
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000042                       # Number of seconds simulated
sim_ticks                                    41867000                       # Number of ticks simulated
final_tick                                   41867000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145271                       # Simulator instruction rate (inst/s)
host_op_rate                                   152825                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               22602762                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733968                       # Number of bytes of host memory used
host_seconds                                     1.85                       # Real time elapsed on the host
sim_insts                                      269080                       # Number of instructions simulated
sim_ops                                        283074                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         38528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             126080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        38528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        920247450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        527384336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         79489813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         22929754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         79489813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         22929754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         79489813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         22929754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         77961163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         22929754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         79489813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         22929754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         81018463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         22929754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         77961163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         24458404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         77961163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         22929754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         82547113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         22929754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         81018463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         22929754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         84075764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         22929754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         85604414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         24458404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         82547113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         22929754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         85604414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         22929754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         81018463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         24458404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3011440992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    920247450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     79489813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     79489813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     79489813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     77961163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     79489813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     81018463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     77961163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     77961163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     82547113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     81018463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     84075764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     85604414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     82547113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     85604414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     81018463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       2135524399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        24458404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24458404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        24458404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       920247450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       527384336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        79489813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        22929754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        79489813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        22929754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        79489813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        22929754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        77961163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        22929754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        79489813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        22929754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        81018463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        22929754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        77961163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        24458404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        77961163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        22929754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        82547113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        22929754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        81018463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        22929754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        84075764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        22929754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        85604414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        24458404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        82547113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        22929754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        85604414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        22929754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        81018463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        24458404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3035899396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1971                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1971                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 126144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  126144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           12                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        36                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      41858500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1971                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   16                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     41                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    303.256724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.477550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.652400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          194     47.43%     47.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           74     18.09%     65.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28      6.85%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      4.40%     76.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      2.69%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      3.18%     82.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.71%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      2.20%     86.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           55     13.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          409                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     89041000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               125997250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9855000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     45175.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63925.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      3012.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3012.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1551                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      21066.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2721600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1485000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13228800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26636670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               176250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               46791120                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1192.548218                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       169500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37779500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   211680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   115500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1310400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25231050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1382250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30793680                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            785.728447                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      2151250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35753750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                  9661                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            7079                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             967                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               6744                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  3067                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           45.477461                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  1004                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                332                       # Number of system calls
system.cpu00.numCycles                          83735                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            19435                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        47356                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                      9661                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             4071                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       28357                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2069                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    5984                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 593                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            48830                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.142494                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.563289                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  39156     80.19%     80.19% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    795      1.63%     81.82% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                    956      1.96%     83.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                    756      1.55%     85.32% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                    614      1.26%     86.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                    597      1.22%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                    675      1.38%     89.18% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                    926      1.90%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                   4355      8.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              48830                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.115376                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.565546                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  15004                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               25307                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                    6503                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                1285                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  731                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1144                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 312                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                47293                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1185                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  731                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  15863                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  2816                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        14293                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                    6903                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                8224                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                45193                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                 1907                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                   38                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                 6117                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             50647                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              209229                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          53180                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               28536                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  22111                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              169                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          168                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    6177                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               7301                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              6496                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             545                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            445                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    42253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               311                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   29861                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            2117                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         17239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        60986                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           93                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        48830                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.611530                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.892122                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             32600     66.76%     66.76% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              2599      5.32%     72.08% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             13631     27.92%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         48830                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               19528     65.40%     65.40% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                123      0.41%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     65.82% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     65.82% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.82% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.82% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               5233     17.52%     83.34% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              4974     16.66%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                29861                       # Type of FU issued
system.cpu00.iq.rate                         0.356613                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           110613                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           59804                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        28756                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                29833                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             74                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         3446                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1886                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  731                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  2434                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 233                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             42573                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts              94                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                7301                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               6496                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              154                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 207                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          110                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          589                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                699                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               29402                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                5036                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             459                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           9                       # number of nop insts executed
system.cpu00.iew.exec_refs                       9897                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   4711                       # Number of branches executed
system.cpu00.iew.exec_stores                     4861                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.351132                       # Inst execution rate
system.cpu00.iew.wb_sent                        28976                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       28784                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   15910                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   35222                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.343751                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.451706                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         17252                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           218                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             664                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        46194                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.548231                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.217525                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        34563     74.82%     74.82% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         4593      9.94%     84.76% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         4357      9.43%     94.20% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         1043      2.26%     96.45% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4          428      0.93%     97.38% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5          617      1.34%     98.72% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          253      0.55%     99.26% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          146      0.32%     99.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          194      0.42%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        46194                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              20907                       # Number of instructions committed
system.cpu00.commit.committedOps                25325                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                         8465                       # Number of memory references committed
system.cpu00.commit.loads                        3855                       # Number of loads committed
system.cpu00.commit.membars                       115                       # Number of memory barriers committed
system.cpu00.commit.branches                     4044                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   21892                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                345                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          16738     66.09%     66.09% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           119      0.47%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.56% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     66.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          3855     15.22%     81.80% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         4610     18.20%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           25325                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 194                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                      87978                       # The number of ROB reads
system.cpu00.rob.rob_writes                     87798                       # The number of ROB writes
system.cpu00.timesIdled                           397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         34905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     20907                       # Number of Instructions Simulated
system.cpu00.committedOps                       25325                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             4.005118                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       4.005118                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.249681                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.249681                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  33943                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 16342                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  102088                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  16130                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 11326                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  119                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              25                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         179.420895                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              7261                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             323                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           22.479876                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   179.420895                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.175216                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.175216                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          298                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.291016                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           18965                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          18965                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         4482                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          4482                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         2675                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         2675                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            3                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           51                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data         7157                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total           7157                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data         7160                       # number of overall hits
system.cpu00.dcache.overall_hits::total          7160                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          253                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         1783                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         1783                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         2036                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         2036                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         2036                       # number of overall misses
system.cpu00.dcache.overall_misses::total         2036                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     14995498                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     14995498                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    113660471                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    113660471                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       152250                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       152250                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        37499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    128655969                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    128655969                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    128655969                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    128655969                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         4735                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         4735                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         4458                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         4458                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data         9193                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total         9193                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data         9196                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total         9196                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.053432                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.053432                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.399955                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.399955                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.221473                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.221473                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.221401                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.221401                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 59270.743083                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 59270.743083                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 63746.758833                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 63746.758833                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        30450                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        30450                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 12499.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 63190.554519                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 63190.554519                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 63190.554519                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 63190.554519                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    30.466667                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu00.dcache.writebacks::total              16                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           98                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         1582                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         1582                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         1680                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         1680                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         1680                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         1680                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          155                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          201                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          201                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          356                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          356                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      9766500                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      9766500                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     14240753                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     14240753                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       136250                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       136250                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     24007253                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     24007253                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     24007253                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     24007253                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.032735                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.032735                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.045087                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.045087                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.038725                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.038725                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.038712                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.038712                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 63009.677419                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 63009.677419                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 70849.517413                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 70849.517413                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        27250                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27250                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 67436.103933                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 67436.103933                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 67436.103933                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 67436.103933                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             224                       # number of replacements
system.cpu00.icache.tags.tagsinuse         255.920931                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              5209                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             602                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            8.652824                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   255.920931                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.499846                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.499846                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           12570                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          12570                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         5209                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          5209                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         5209                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           5209                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         5209                       # number of overall hits
system.cpu00.icache.overall_hits::total          5209                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          775                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          775                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          775                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          775                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          775                       # number of overall misses
system.cpu00.icache.overall_misses::total          775                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     45190000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     45190000                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     45190000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     45190000                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     45190000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     45190000                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         5984                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         5984                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         5984                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         5984                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         5984                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         5984                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.129512                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.129512                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.129512                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.129512                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.129512                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.129512                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 58309.677419                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 58309.677419                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 58309.677419                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 58309.677419                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 58309.677419                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 58309.677419                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           65                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          172                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          172                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          172                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          603                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          603                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          603                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          603                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          603                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          603                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     34877500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     34877500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     34877500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     34877500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     34877500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     34877500                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.100769                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.100769                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.100769                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.100769                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.100769                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.100769                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 57839.966833                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 57839.966833                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 57839.966833                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 57839.966833                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 57839.966833                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 57839.966833                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                  7297                       # Number of BP lookups
system.cpu01.branchPred.condPredicted            6758                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             140                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               5459                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  3597                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           65.891189                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   213                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          23149                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             2595                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        30594                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                      7297                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             3810                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       14797                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   349                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                     944                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            17588                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.854674                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.266629                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  12960     73.69%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    217      1.23%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                     61      0.35%     75.27% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    197      1.12%     76.39% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    131      0.74%     77.13% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    219      1.25%     78.38% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    133      0.76%     79.13% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                     87      0.49%     79.63% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   3583     20.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              17588                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.315219                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.321612                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   2627                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               10787                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    1188                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2840                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  146                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                256                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                29953                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  146                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   3670                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                   640                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         2696                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                    2956                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                7480                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                29321                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 7411                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.RenamedOperands             50165                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              141960                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          39227                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps               44197                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   5964                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               66                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   13907                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               4150                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores               993                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             293                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            150                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    28678                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               107                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   25888                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             521                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          3802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        14680                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        17588                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.471913                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.867825                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              4431     25.19%     25.19% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1               426      2.42%     27.62% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             12731     72.38%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         17588                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               21394     82.64%     82.64% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 52      0.20%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.84% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               3786     14.62%     97.47% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               656      2.53%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                25888                       # Type of FU issued
system.cpu01.iq.rate                         1.118320                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads            69883                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           32594                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        25654                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                25888                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          638                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          388                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  146                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                   392                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             28788                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              64                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                4150                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts                993                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               52                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           37                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                119                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               25794                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                3734                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts              92                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                       4381                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   5970                       # Number of branches executed
system.cpu01.iew.exec_stores                      647                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.114260                       # Inst execution rate
system.cpu01.iew.wb_sent                        25693                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       25654                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   18342                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   36944                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.108212                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.496481                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          3736                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             112                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        17050                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.465279                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.703728                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         5832     34.21%     34.21% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         5976     35.05%     69.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         1411      8.28%     77.53% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1747     10.25%     87.78% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4           44      0.26%     88.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         1771     10.39%     98.42% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6           71      0.42%     98.84% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7           97      0.57%     99.41% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8          101      0.59%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        17050                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              24083                       # Number of instructions committed
system.cpu01.commit.committedOps                24983                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         4117                       # Number of memory references committed
system.cpu01.commit.loads                        3512                       # Number of loads committed
system.cpu01.commit.membars                        37                       # Number of memory barriers committed
system.cpu01.commit.branches                     5863                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   19277                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 97                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          20815     83.32%     83.32% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            51      0.20%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.52% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          3512     14.06%     97.58% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          605      2.42%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           24983                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                 101                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      45304                       # The number of ROB reads
system.cpu01.rob.rob_writes                     58046                       # The number of ROB writes
system.cpu01.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          5561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      60585                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     24083                       # Number of Instructions Simulated
system.cpu01.committedOps                       24983                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.961217                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.961217                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.040347                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.040347                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  34399                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 10999                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                   88308                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  34224                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                  5045                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse           5.991652                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              4146                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              29                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          142.965517                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     5.991652                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.005851                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.005851                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            8618                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           8618                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         3590                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          3590                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          555                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          555                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            4                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data         4145                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           4145                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         4147                       # number of overall hits
system.cpu01.dcache.overall_hits::total          4147                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data           81                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           27                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           13                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            6                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          108                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          108                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          109                       # number of overall misses
system.cpu01.dcache.overall_misses::total          109                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      6609956                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      6609956                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      3172499                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      3172499                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       201984                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       201984                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        37499                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        85996                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        85996                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data      9782455                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total      9782455                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data      9782455                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total      9782455                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         3671                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         3671                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          582                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          582                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         4253                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         4253                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         4256                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         4256                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.022065                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.022065                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.046392                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.046392                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.764706                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.764706                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.025394                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.025394                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.025611                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.025611                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 81604.395062                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 81604.395062                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 117499.962963                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 117499.962963                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 15537.230769                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 15537.230769                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  6249.833333                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  6249.833333                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 90578.287037                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 90578.287037                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 89747.293578                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 89747.293578                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          303                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          303                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           48                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           16                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data           64                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data           64                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           33                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           11                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           13                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            6                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           44                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           45                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      2077504                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      2077504                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data       934501                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total       934501                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       158016                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       158016                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        75504                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        75504                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      3012005                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      3012005                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      3021005                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      3021005                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.008989                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.008989                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.018900                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.018900                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.764706                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.764706                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.010346                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.010346                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.010573                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.010573                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 62954.666667                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 62954.666667                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 84954.636364                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 84954.636364                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         9000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 12155.076923                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12155.076923                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  4500.166667                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  4500.166667                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 68454.659091                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 68454.659091                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 67133.444444                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 67133.444444                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          10.232977                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs               864                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           16.615385                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    10.232977                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.019986                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.019986                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            1940                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           1940                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst          864                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           864                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst          864                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            864                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst          864                       # number of overall hits
system.cpu01.icache.overall_hits::total           864                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           80                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           80                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           80                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           80                       # number of overall misses
system.cpu01.icache.overall_misses::total           80                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      7381500                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      7381500                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      7381500                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      7381500                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      7381500                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      7381500                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst          944                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          944                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst          944                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          944                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst          944                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          944                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.084746                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.084746                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.084746                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.084746                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.084746                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.084746                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 92268.750000                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 92268.750000                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 92268.750000                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 92268.750000                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 92268.750000                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 92268.750000                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          171                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           28                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           28                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           28                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           52                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           52                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      5662500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      5662500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      5662500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      5662500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      5662500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      5662500                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.055085                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.055085                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.055085                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.055085                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.055085                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.055085                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 108894.230769                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 108894.230769                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 108894.230769                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 108894.230769                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 108894.230769                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 108894.230769                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  7040                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            6511                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             140                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               5230                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  3447                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           65.908222                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   211                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          22620                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             2545                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        29753                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      7040                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             3658                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       13994                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   343                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                     949                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            16750                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.894328                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.288640                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  12240     73.07%     73.07% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    215      1.28%     74.36% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                     68      0.41%     74.76% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    188      1.12%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    121      0.72%     76.61% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    217      1.30%     77.90% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    138      0.82%     78.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                     86      0.51%     79.24% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   3477     20.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              16750                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.311229                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.315340                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   2586                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               10118                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    1154                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2749                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  143                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                238                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                29063                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  143                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   3596                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                   543                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         2376                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    2864                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                7228                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                28440                       # Number of instructions processed by rename
system.cpu02.rename.IQFullEvents                 7152                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands             48470                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              137717                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          38056                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               42532                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   5927                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               62                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           64                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   13440                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               4054                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores               964                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             277                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            132                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    27784                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               108                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   24970                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             561                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          3853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        14781                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        16750                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.490746                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.857584                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              4066     24.27%     24.27% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1               398      2.38%     26.65% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             12286     73.35%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         16750                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               20621     82.58%     82.58% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                 52      0.21%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.79% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               3672     14.71%     97.50% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               625      2.50%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                24970                       # Type of FU issued
system.cpu02.iq.rate                         1.103890                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads            67249                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           31750                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        24734                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                24970                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          670                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          391                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  143                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   403                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 110                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             27895                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              64                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                4054                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts                964                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               52                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 109                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           35                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                123                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               24873                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                3619                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts              95                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                       4233                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   5755                       # Number of branches executed
system.cpu02.iew.exec_stores                      614                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.099602                       # Inst execution rate
system.cpu02.iew.wb_sent                        24776                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       24734                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   17707                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   35634                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.093457                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.496913                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          3791                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             112                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        16205                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.483431                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.709363                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         5414     33.41%     33.41% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         5755     35.51%     68.92% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1356      8.37%     77.29% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1676     10.34%     87.63% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4           42      0.26%     87.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         1694     10.45%     98.35% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6           70      0.43%     98.78% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7           98      0.60%     99.38% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8          100      0.62%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        16205                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              23188                       # Number of instructions committed
system.cpu02.commit.committedOps                24039                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         3957                       # Number of memory references committed
system.cpu02.commit.loads                        3384                       # Number of loads committed
system.cpu02.commit.membars                        36                       # Number of memory barriers committed
system.cpu02.commit.branches                     5642                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   18545                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 92                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          20031     83.33%     83.33% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult            51      0.21%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.54% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          3384     14.08%     97.62% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          573      2.38%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           24039                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                 100                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      43597                       # The number of ROB reads
system.cpu02.rob.rob_writes                     56270                       # The number of ROB writes
system.cpu02.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      61114                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     23188                       # Number of Instructions Simulated
system.cpu02.committedOps                       24039                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.975505                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.975505                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.025111                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.025111                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  33166                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 10621                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                   85206                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  32967                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                  4893                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   60                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse           5.946193                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              4004                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              29                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          138.068966                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     5.946193                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.005807                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.005807                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses            8331                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses           8331                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         3477                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          3477                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          530                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          530                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            2                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data         4007                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           4007                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         4009                       # number of overall hits
system.cpu02.dcache.overall_hits::total          4009                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data           82                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           26                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           14                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          108                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          108                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          109                       # number of overall misses
system.cpu02.dcache.overall_misses::total          109                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      4923930                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      4923930                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      2933500                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      2933500                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       202485                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       202485                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        52000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        52000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data      7857430                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total      7857430                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data      7857430                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total      7857430                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         3559                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         3559                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          556                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          556                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         4115                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         4115                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         4118                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         4118                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.023040                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.023040                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.046763                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.046763                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.026245                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.026245                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.026469                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.026469                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 60047.926829                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 60047.926829                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 112826.923077                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 112826.923077                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 14463.214286                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 14463.214286                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         9375                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 72753.981481                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 72753.981481                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 72086.513761                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 72086.513761                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets           77                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets           77                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data           51                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           17                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data           68                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data           68                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           31                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data            9                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           14                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           40                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           41                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      1777007                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      1777007                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data       921750                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total       921750                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       157515                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       157515                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      2698757                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      2698757                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      2708257                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      2708257                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.008710                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.008710                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.016187                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.016187                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.009721                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.009721                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.009956                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.009956                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 57322.806452                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 57322.806452                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 102416.666667                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 102416.666667                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         9500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 11251.071429                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11251.071429                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         7125                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 67468.925000                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 67468.925000                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 66055.048780                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 66055.048780                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse           9.923103                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs               875                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           16.826923                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     9.923103                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.019381                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.019381                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses            1950                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses           1950                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst          875                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           875                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst          875                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            875                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst          875                       # number of overall hits
system.cpu02.icache.overall_hits::total           875                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           74                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           74                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           74                       # number of overall misses
system.cpu02.icache.overall_misses::total           74                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      9017750                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      9017750                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      9017750                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      9017750                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      9017750                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      9017750                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst          949                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          949                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst          949                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          949                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst          949                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          949                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.077977                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.077977                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.077977                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.077977                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.077977                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.077977                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 121861.486486                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 121861.486486                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 121861.486486                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 121861.486486                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 121861.486486                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 121861.486486                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    82.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           22                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           22                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           22                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           52                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      6069500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      6069500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      6069500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      6069500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      6069500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      6069500                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.054795                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.054795                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.054795                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.054795                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.054795                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.054795                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 116721.153846                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 116721.153846                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 116721.153846                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 116721.153846                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 116721.153846                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 116721.153846                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  6750                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            6256                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             131                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               4937                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  3304                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           66.923233                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   200                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          22300                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             2452                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        28456                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      6750                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             3504                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       13555                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   323                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                     890                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            16190                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.873564                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.281379                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  11888     73.43%     73.43% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    213      1.32%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                     65      0.40%     75.15% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    174      1.07%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    117      0.72%     76.94% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    168      1.04%     77.98% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    137      0.85%     78.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                     86      0.53%     79.36% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   3342     20.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              16190                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.302691                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.276054                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   2471                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                9839                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    1107                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2640                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  133                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                228                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                27923                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  133                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   3433                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  1000                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         1926                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    2755                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                6943                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                27380                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 6874                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands             46668                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              132611                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          36663                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               40967                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   5701                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               50                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           54                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   12958                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               3925                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores               950                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             269                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            132                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    26825                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                88                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   24067                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             572                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          3745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        14481                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        16190                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.486535                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.861119                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              3980     24.58%     24.58% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1               353      2.18%     26.76% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             11857     73.24%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         16190                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               19850     82.48%     82.48% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                 52      0.22%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.69% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               3555     14.77%     97.47% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               610      2.53%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                24067                       # Type of FU issued
system.cpu03.iq.rate                         1.079238                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads            64896                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           30663                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        23835                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                24067                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          663                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          391                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  133                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                   401                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                 410                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             26916                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                3925                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts                950                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               41                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 409                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                113                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               23980                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                3502                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts              87                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                       4101                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   5531                       # Number of branches executed
system.cpu03.iew.exec_stores                      599                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.075336                       # Inst execution rate
system.cpu03.iew.wb_sent                        23879                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       23835                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   17059                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   34311                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.068834                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.497187                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          3747                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             103                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        15656                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.479816                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.716950                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         5304     33.88%     33.88% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         5499     35.12%     69.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1307      8.35%     77.35% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1609     10.28%     87.63% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4           18      0.11%     87.74% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         1654     10.56%     98.31% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6           69      0.44%     98.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7           96      0.61%     99.36% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8          100      0.64%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        15656                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              22329                       # Number of instructions committed
system.cpu03.commit.committedOps                23168                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         3821                       # Number of memory references committed
system.cpu03.commit.loads                        3262                       # Number of loads committed
system.cpu03.commit.membars                        35                       # Number of memory barriers committed
system.cpu03.commit.branches                     5431                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   17883                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 91                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          19296     83.29%     83.29% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult            51      0.22%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.51% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          3262     14.08%     97.59% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          559      2.41%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           23168                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                 100                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      42146                       # The number of ROB reads
system.cpu03.rob.rob_writes                     54365                       # The number of ROB writes
system.cpu03.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          6110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      61434                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     22329                       # Number of Instructions Simulated
system.cpu03.committedOps                       23168                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.998701                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.998701                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.001300                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.001300                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  31980                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 10265                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                   82137                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  31713                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                  4733                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           5.567912                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              3901                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              28                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          139.321429                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     5.567912                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.005437                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.005437                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses            8062                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses           8062                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3370                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3370                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          530                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          530                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            1                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data         3900                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           3900                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         3902                       # number of overall hits
system.cpu03.dcache.overall_hits::total          3902                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data           77                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           21                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            4                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data           98                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total           98                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data           99                       # number of overall misses
system.cpu03.dcache.overall_misses::total           99                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      6533488                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      6533488                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      3853250                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      3853250                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        90493                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        90493                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        39499                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        39499                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        60000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        60000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     10386738                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     10386738                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     10386738                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     10386738                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         3447                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         3447                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          551                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          551                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         3998                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         3998                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         4001                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         4001                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.022338                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.022338                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.038113                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.038113                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.024512                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.024512                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.024744                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.024744                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 84850.493506                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 84850.493506                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 183488.095238                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 183488.095238                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 22623.250000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 22623.250000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  9874.750000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  9874.750000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 105987.122449                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 105987.122449                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 104916.545455                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 104916.545455                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          257                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          257                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           48                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           13                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data           61                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data           61                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           29                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data            8                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            4                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           37                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           38                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      1789252                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      1789252                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      1174000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      1174000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        76507                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        76507                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        29001                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        29001                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      2963252                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      2963252                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      2972752                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      2972752                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.008413                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.008413                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.014519                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.014519                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.009255                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.009255                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.009498                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.009498                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 61698.344828                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 61698.344828                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data       146750                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total       146750                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         9500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 19126.750000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19126.750000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  7250.250000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  7250.250000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 80087.891892                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 80087.891892                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 78230.315789                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 78230.315789                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse           9.709295                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs               817                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           15.711538                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     9.709295                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.018963                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.018963                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses            1832                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses           1832                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst          817                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           817                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst          817                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            817                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst          817                       # number of overall hits
system.cpu03.icache.overall_hits::total           817                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           73                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           73                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           73                       # number of overall misses
system.cpu03.icache.overall_misses::total           73                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      7882000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      7882000                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      7882000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      7882000                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      7882000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      7882000                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst          890                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          890                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst          890                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          890                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst          890                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          890                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.082022                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.082022                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.082022                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.082022                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.082022                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.082022                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 107972.602740                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 107972.602740                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 107972.602740                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 107972.602740                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 107972.602740                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 107972.602740                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs    67.500000                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           21                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           21                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           21                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           52                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           52                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           52                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5591500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5591500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5591500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5591500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5591500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5591500                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.058427                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.058427                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.058427                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.058427                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.058427                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.058427                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 107528.846154                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 107528.846154                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 107528.846154                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 107528.846154                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 107528.846154                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 107528.846154                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  6681                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            6218                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             115                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               4837                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  3308                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           68.389498                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   183                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          21859                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             2254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        27577                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      6681                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             3491                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       13644                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   287                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                     764                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            16063                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.829857                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.259212                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  11918     74.20%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    191      1.19%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                     46      0.29%     75.67% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    187      1.16%     76.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    111      0.69%     77.53% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    153      0.95%     78.48% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    118      0.73%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                     80      0.50%     79.71% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   3259     20.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              16063                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.305641                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.261586                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   2366                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                9946                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    1000                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2635                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  116                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                226                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                27161                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  116                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   3323                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                   804                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         2200                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    2651                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                6969                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                26691                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 6907                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands             46011                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              129181                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          35635                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               40815                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   5193                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               51                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   13013                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               3702                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores               920                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             289                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            158                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    26262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                76                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   23792                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             466                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          3384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        12967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        16063                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.481168                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.865506                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              4011     24.97%     24.97% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1               312      1.94%     26.91% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             11740     73.09%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         16063                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               19772     83.10%     83.10% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  3      0.01%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.12% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               3437     14.45%     97.56% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               580      2.44%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                23792                       # Type of FU issued
system.cpu04.iq.rate                         1.088430                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads            64111                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           29725                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        23598                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                23792                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          517                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          390                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  116                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                   359                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 260                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             26341                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                3702                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts                920                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               37                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 259                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           32                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                 96                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               23723                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                3393                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts              67                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                       3963                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   5548                       # Number of branches executed
system.cpu04.iew.exec_stores                      570                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.085274                       # Inst execution rate
system.cpu04.iew.wb_sent                        23638                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       23598                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   16888                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   34110                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.079555                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.495104                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          3322                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts              88                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        15588                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.472543                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.702165                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         5287     33.92%     33.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         5489     35.21%     69.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1273      8.17%     77.30% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1622     10.41%     87.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4           17      0.11%     87.81% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         1671     10.72%     98.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           55      0.35%     98.88% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7           92      0.59%     99.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8           82      0.53%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        15588                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              22136                       # Number of instructions committed
system.cpu04.commit.committedOps                22954                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         3715                       # Number of memory references committed
system.cpu04.commit.loads                        3185                       # Number of loads committed
system.cpu04.commit.membars                        35                       # Number of memory barriers committed
system.cpu04.commit.branches                     5442                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   17655                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 89                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          19237     83.81%     83.81% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.01%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.82% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          3185     13.88%     97.69% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          530      2.31%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           22954                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                  82                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      41457                       # The number of ROB reads
system.cpu04.rob.rob_writes                     53093                       # The number of ROB writes
system.cpu04.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5796                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      61875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     22136                       # Number of Instructions Simulated
system.cpu04.committedOps                       22954                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.987486                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.987486                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.012672                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.012672                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  31566                       # number of integer regfile reads
system.cpu04.int_regfile_writes                  9988                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                   81096                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  31825                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                  4626                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   35                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse           5.496668                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              3774                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          145.153846                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data     5.496668                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.005368                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.005368                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            7800                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           7800                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3270                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3270                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          500                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          500                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            1                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data         3770                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           3770                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         3772                       # number of overall hits
system.cpu04.dcache.overall_hits::total          3772                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data           73                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            7                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            5                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data           92                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data           93                       # number of overall misses
system.cpu04.dcache.overall_misses::total           93                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      6308422                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      6308422                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      3389000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      3389000                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       150490                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       150490                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        37499                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        64000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        64000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data      9697422                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total      9697422                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data      9697422                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total      9697422                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         3343                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         3343                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          519                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          519                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         3862                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         3862                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         3865                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         3865                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.021837                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.021837                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.036609                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.036609                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.023822                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.023822                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.024062                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.024062                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 86416.739726                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 86416.739726                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 178368.421053                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 178368.421053                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 21498.571429                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 21498.571429                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  7499.800000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  7499.800000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 105406.760870                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 105406.760870                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 104273.354839                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 104273.354839                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          229                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           45                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           12                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data           57                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data           57                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           28                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data            7                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            7                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            5                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           35                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           36                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      1841257                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      1841257                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      1001750                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      1001750                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       125010                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       125010                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      2843007                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      2843007                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      2852007                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      2852007                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.008376                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.008376                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.013487                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.013487                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.009063                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.009063                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.009314                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.009314                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 65759.178571                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 65759.178571                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 143107.142857                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 143107.142857                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         9000                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 17858.571429                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17858.571429                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 81228.771429                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 81228.771429                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 79222.416667                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 79222.416667                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse           9.519211                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs               692                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           13.568627                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     9.519211                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.018592                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.018592                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            1579                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           1579                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst          692                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total           692                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst          692                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total            692                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst          692                       # number of overall hits
system.cpu04.icache.overall_hits::total           692                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           72                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           72                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           72                       # number of overall misses
system.cpu04.icache.overall_misses::total           72                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      7712000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      7712000                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      7712000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      7712000                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      7712000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      7712000                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst          764                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total          764                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst          764                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total          764                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst          764                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total          764                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.094241                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.094241                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.094241                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.094241                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.094241                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.094241                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 107111.111111                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 107111.111111                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 107111.111111                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 107111.111111                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 107111.111111                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 107111.111111                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    74.500000                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           21                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           21                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           21                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           51                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           51                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           51                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      6134750                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      6134750                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      6134750                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      6134750                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      6134750                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      6134750                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.066754                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.066754                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.066754                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.066754                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.066754                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.066754                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 120289.215686                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 120289.215686                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 120289.215686                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 120289.215686                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 120289.215686                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 120289.215686                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  6281                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            5840                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             115                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               4484                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  3088                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           68.867083                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   176                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          21307                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             2260                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        25868                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      6281                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             3264                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       12517                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   285                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                     727                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            14941                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.843518                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.269122                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  11063     74.04%     74.04% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    183      1.22%     75.27% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                     41      0.27%     75.54% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    164      1.10%     76.64% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                     96      0.64%     77.28% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    145      0.97%     78.25% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    117      0.78%     79.04% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                     80      0.54%     79.57% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   3052     20.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              14941                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.294786                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.214061                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   2363                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                9057                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                     939                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2467                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  115                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                205                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                25418                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  115                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   3262                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                   773                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         1761                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    2482                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                6548                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                24983                       # Number of instructions processed by rename
system.cpu05.rename.IQFullEvents                 6496                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands             43188                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              120928                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          33355                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               38335                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   4850                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               43                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           41                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   12164                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               3478                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores               790                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             257                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            128                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    24542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                71                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   22368                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             416                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          3064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        11446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        14941                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.497089                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.855924                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              3605     24.13%     24.13% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1               304      2.03%     26.16% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             11032     73.84%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         14941                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               18595     83.13%     83.13% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  3      0.01%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.15% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               3228     14.43%     97.58% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               542      2.42%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                22368                       # Type of FU issued
system.cpu05.iq.rate                         1.049796                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads            60091                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           27682                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        22175                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                22368                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          491                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          298                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  115                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                   322                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 430                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             24616                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                3478                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts                790                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 429                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           32                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                 96                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               22287                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                3183                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts              79                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                       3715                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   5215                       # Number of branches executed
system.cpu05.iew.exec_stores                      532                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.045994                       # Inst execution rate
system.cpu05.iew.wb_sent                        22212                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       22175                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   15868                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   32000                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.040738                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.495875                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          3000                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts              88                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        14504                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.485728                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.692386                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         4783     32.98%     32.98% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         5194     35.81%     68.79% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1201      8.28%     77.07% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1530     10.55%     87.62% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4           45      0.31%     87.93% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         1546     10.66%     98.59% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           51      0.35%     98.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7           85      0.59%     99.52% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8           69      0.48%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        14504                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              20789                       # Number of instructions committed
system.cpu05.commit.committedOps                21549                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         3479                       # Number of memory references committed
system.cpu05.commit.loads                        2987                       # Number of loads committed
system.cpu05.commit.membars                        33                       # Number of memory barriers committed
system.cpu05.commit.branches                     5112                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   16570                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 83                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          18068     83.85%     83.85% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.01%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.86% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          2987     13.86%     97.72% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          492      2.28%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           21549                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                  69                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      38685                       # The number of ROB reads
system.cpu05.rob.rob_writes                     49605                       # The number of ROB writes
system.cpu05.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      62427                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     20789                       # Number of Instructions Simulated
system.cpu05.committedOps                       21549                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.024917                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.024917                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.975689                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.975689                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  29662                       # number of integer regfile reads
system.cpu05.int_regfile_writes                  9384                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                   76182                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  29907                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                  4370                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           5.262713                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              3534                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          135.923077                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     5.262713                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.005139                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.005139                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            7319                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           7319                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         3066                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3066                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          464                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          464                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            1                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data         3530                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           3530                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         3532                       # number of overall hits
system.cpu05.dcache.overall_hits::total          3532                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data           77                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           19                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            6                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data           96                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           96                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data           97                       # number of overall misses
system.cpu05.dcache.overall_misses::total           97                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      5192916                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      5192916                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      3296500                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      3296500                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       169499                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       169499                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data      8489416                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total      8489416                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data      8489416                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total      8489416                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         3143                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         3143                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          483                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          483                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         3626                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         3626                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         3629                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         3629                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.024499                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.024499                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.039337                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.039337                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.026475                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.026475                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.026729                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.026729                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 67440.467532                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 67440.467532                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data       173500                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total       173500                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 28249.833333                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 28249.833333                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data        12500                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 88431.416667                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 88431.416667                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 87519.752577                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 87519.752577                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets           49                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets           49                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           49                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           12                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data           61                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data           61                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           28                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data            7                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            6                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           35                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           36                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      1920758                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      1920758                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      1051250                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      1051250                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       149501                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       149501                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      2972008                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      2972008                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      2981508                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      2981508                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.008909                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.008909                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.014493                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.009653                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.009653                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.009920                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.009920                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 68598.500000                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 68598.500000                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 150178.571429                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 150178.571429                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         9500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 24916.833333                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24916.833333                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         9500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 84914.514286                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 84914.514286                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 82819.666667                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 82819.666667                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           9.216633                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs               651                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           12.519231                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     9.216633                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.018001                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.018001                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            1506                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           1506                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst          651                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total           651                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst          651                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total            651                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst          651                       # number of overall hits
system.cpu05.icache.overall_hits::total           651                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           76                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           76                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           76                       # number of overall misses
system.cpu05.icache.overall_misses::total           76                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      7907500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      7907500                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      7907500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      7907500                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      7907500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      7907500                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst          727                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total          727                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst          727                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total          727                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst          727                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total          727                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.104539                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.104539                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.104539                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.104539                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.104539                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.104539                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 104046.052632                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 104046.052632                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 104046.052632                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 104046.052632                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 104046.052632                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 104046.052632                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs          131                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          131                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           24                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           24                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           24                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           52                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           52                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           52                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      5881250                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      5881250                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      5881250                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      5881250                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      5881250                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      5881250                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.071527                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.071527                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.071527                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.071527                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.071527                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.071527                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 113100.961538                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 113100.961538                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 113100.961538                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 113100.961538                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 113100.961538                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 113100.961538                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  5945                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            5483                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             123                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               4163                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  2921                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           70.165746                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   170                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          20299                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             2327                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        24686                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      5945                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             3091                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       12164                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   299                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                     756                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            14669                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.798691                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.230852                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  10924     74.47%     74.47% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    178      1.21%     75.68% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                     37      0.25%     75.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    169      1.15%     77.09% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    102      0.70%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    184      1.25%     79.04% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    110      0.75%     79.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                     82      0.56%     80.35% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   2883     19.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              14669                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.292872                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.216119                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   2314                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                9000                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                     942                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2292                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  121                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                212                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                24046                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  121                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   3160                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                   802                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         2153                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    2363                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                6070                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                23532                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                 6005                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands             40386                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              113843                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          31362                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               35640                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   4738                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               50                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   11333                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               3262                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores               779                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             237                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    22990                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                87                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   20911                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             388                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          2966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        11125                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        14669                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.425523                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.891659                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              4038     27.53%     27.53% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1               351      2.39%     29.92% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             10280     70.08%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         14669                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               17314     82.80%     82.80% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  3      0.01%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.81% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               3046     14.57%     97.38% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               548      2.62%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                20911                       # Type of FU issued
system.cpu06.iq.rate                         1.030149                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads            56877                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           26046                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        20691                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                20911                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          460                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          284                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  121                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                   306                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 350                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             23080                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              64                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                3262                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts                779                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               43                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 349                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           31                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                103                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               20824                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                3004                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts              85                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                       3543                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   4847                       # Number of branches executed
system.cpu06.iew.exec_stores                      539                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.025863                       # Inst execution rate
system.cpu06.iew.wb_sent                        20729                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       20691                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   14737                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   29767                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.019311                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.495078                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          2905                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts              95                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        14243                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.411992                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.700187                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         5240     36.79%     36.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         4784     33.59%     70.38% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1138      7.99%     78.37% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1402      9.84%     88.21% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4           15      0.11%     88.32% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         1445     10.15%     98.46% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           55      0.39%     98.85% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7           82      0.58%     99.42% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8           82      0.58%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        14243                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              19360                       # Number of instructions committed
system.cpu06.commit.committedOps                20111                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         3297                       # Number of memory references committed
system.cpu06.commit.loads                        2802                       # Number of loads committed
system.cpu06.commit.membars                        32                       # Number of memory barriers committed
system.cpu06.commit.branches                     4754                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   15489                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 82                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          16812     83.60%     83.60% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.01%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          2802     13.93%     97.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          495      2.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           20111                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                  82                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      36878                       # The number of ROB reads
system.cpu06.rob.rob_writes                     46524                       # The number of ROB writes
system.cpu06.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          5630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      63435                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     19360                       # Number of Instructions Simulated
system.cpu06.committedOps                       20111                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.048502                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.048502                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.953742                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.953742                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  27647                       # number of integer regfile reads
system.cpu06.int_regfile_writes                  8815                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                   71220                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  27696                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  4199                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse           5.209390                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              3337                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          128.346154                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data     5.209390                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.005087                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.005087                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            6930                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           6930                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         2874                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          2874                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          459                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          459                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            2                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data         3333                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           3333                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         3335                       # number of overall hits
system.cpu06.dcache.overall_hits::total          3335                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data           65                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           19                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           14                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            4                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data           84                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           84                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data           85                       # number of overall misses
system.cpu06.dcache.overall_misses::total           85                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      6067500                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      6067500                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      3514000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      3514000                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       234494                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       234494                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        36500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        36500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data      9581500                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total      9581500                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data      9581500                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total      9581500                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         2939                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         2939                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          478                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          478                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         3417                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         3417                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         3420                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         3420                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.022116                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.022116                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.039749                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.039749                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.024583                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.024583                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.024854                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.024854                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 93346.153846                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 93346.153846                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 184947.368421                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 184947.368421                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 16749.571429                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 16749.571429                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         9375                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 114065.476190                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 114065.476190                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 112723.529412                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 112723.529412                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          215                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          215                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data           37                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           12                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data           49                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data           49                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           28                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data            7                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           14                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            4                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           35                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           36                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      1858500                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      1858500                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      1064000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      1064000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       189006                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       189006                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      2922500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      2922500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      2932000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      2932000                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.009527                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.009527                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.014644                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.014644                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.010243                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.010243                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.010526                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.010526                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data        66375                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total        66375                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data       152000                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total       152000                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 13500.428571                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13500.428571                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         7125                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data        83500                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total        83500                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 81444.444444                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 81444.444444                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           9.072522                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs               681                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           12.849057                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     9.072522                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.017720                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.017720                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            1565                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           1565                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst          681                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total           681                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst          681                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total            681                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst          681                       # number of overall hits
system.cpu06.icache.overall_hits::total           681                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           75                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           75                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           75                       # number of overall misses
system.cpu06.icache.overall_misses::total           75                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      7684750                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      7684750                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      7684750                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      7684750                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      7684750                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      7684750                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst          756                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total          756                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst          756                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total          756                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst          756                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total          756                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.099206                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.099206                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.099206                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.099206                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.099206                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.099206                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 102463.333333                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 102463.333333                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 102463.333333                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 102463.333333                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 102463.333333                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 102463.333333                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs          166                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           83                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           22                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           22                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           22                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           53                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           53                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      5905750                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      5905750                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      5905750                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      5905750                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      5905750                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      5905750                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.070106                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.070106                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.070106                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.070106                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.070106                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.070106                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 111429.245283                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 111429.245283                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 111429.245283                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 111429.245283                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 111429.245283                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 111429.245283                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  6121                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            5673                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             114                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               4034                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  3006                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           74.516609                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   169                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          19529                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             2210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        25146                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      6121                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             3175                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       11969                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   281                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                     713                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            14359                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.868097                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.283195                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  10580     73.68%     73.68% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    176      1.23%     74.91% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                     47      0.33%     75.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    157      1.09%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                     92      0.64%     76.97% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    145      1.01%     77.98% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    114      0.79%     78.77% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                     78      0.54%     79.32% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   2970     20.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              14359                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.313431                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.287624                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   2263                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                8660                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                     932                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2391                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  113                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                207                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                24727                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  113                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   3137                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                   325                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         2027                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    2424                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                6333                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                24268                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 6279                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.RenamedOperands             41896                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              117463                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          32364                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               37242                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   4651                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               44                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           42                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   11770                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               3364                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores               791                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             251                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            128                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    23824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                75                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   21737                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             399                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          2928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        11053                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        14359                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.513824                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.845537                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              3339     23.25%     23.25% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1               303      2.11%     25.36% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             10717     74.64%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         14359                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               18063     83.10%     83.10% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  3      0.01%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.11% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               3131     14.40%     97.52% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               540      2.48%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                21737                       # Type of FU issued
system.cpu07.iq.rate                         1.113063                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads            58230                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           26830                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        21545                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                21737                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          451                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          298                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  113                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                   304                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             23902                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                3364                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts                791                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               36                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           30                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                 96                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               21663                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                3091                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts              72                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                       3620                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   5070                       # Number of branches executed
system.cpu07.iew.exec_stores                      529                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.109273                       # Inst execution rate
system.cpu07.iew.wb_sent                        21577                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       21545                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   15382                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   31046                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.103231                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.495458                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          2866                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts              87                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        13942                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.504160                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.694162                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         4467     32.04%     32.04% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         5068     36.35%     68.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1173      8.41%     76.80% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1488     10.67%     87.48% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4           77      0.55%     88.03% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         1459     10.46%     98.49% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           54      0.39%     98.88% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7           82      0.59%     99.47% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8           74      0.53%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        13942                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              20211                       # Number of instructions committed
system.cpu07.commit.committedOps                20971                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         3406                       # Number of memory references committed
system.cpu07.commit.loads                        2913                       # Number of loads committed
system.cpu07.commit.membars                        33                       # Number of memory barriers committed
system.cpu07.commit.branches                     4967                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   16137                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 83                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          17563     83.75%     83.75% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.01%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.76% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          2913     13.89%     97.65% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          493      2.35%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           20971                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                  74                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      37406                       # The number of ROB reads
system.cpu07.rob.rob_writes                     48157                       # The number of ROB writes
system.cpu07.timesIdled                            38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      64205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     20211                       # Number of Instructions Simulated
system.cpu07.committedOps                       20971                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.966256                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.966256                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.034922                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.034922                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  28804                       # number of integer regfile reads
system.cpu07.int_regfile_writes                  9122                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                   74016                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  29031                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  4273                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   31                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           4.907547                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              3441                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          132.346154                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     4.907547                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.004793                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.004793                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            7135                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           7135                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         2974                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          2974                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          461                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          461                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.demand_hits::cpu07.data         3435                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           3435                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         3437                       # number of overall hits
system.cpu07.dcache.overall_hits::total          3437                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data           74                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           22                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            8                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            4                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data           96                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           96                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data           97                       # number of overall misses
system.cpu07.dcache.overall_misses::total           97                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      3773976                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      3773976                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      1680250                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      1680250                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       186994                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       186994                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        37500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data      5454226                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total      5454226                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data      5454226                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total      5454226                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         3048                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         3048                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          483                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          483                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         3531                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         3531                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         3534                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         3534                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.024278                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.024278                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.045549                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.045549                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.027188                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.027188                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.027448                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.027448                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 50999.675676                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 50999.675676                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data        76375                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total        76375                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 23374.250000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 23374.250000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         9375                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 56814.854167                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 56814.854167                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 56229.134021                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 56229.134021                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data           47                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           15                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data           62                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data           62                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           27                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data            7                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            8                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           34                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           35                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      1611752                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      1611752                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data       492500                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total       492500                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       159506                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       159506                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      2104252                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      2104252                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      2113252                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      2113252                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.008858                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.008858                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.014493                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.009629                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.009629                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.009904                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.009904                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 59694.518519                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 59694.518519                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 70357.142857                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 70357.142857                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         9000                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 19938.250000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19938.250000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         7125                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 61889.764706                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 61889.764706                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 60378.628571                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 60378.628571                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           8.544899                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs               640                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           12.549020                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     8.544899                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.016689                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.016689                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            1477                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           1477                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst          640                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           640                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst          640                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            640                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst          640                       # number of overall hits
system.cpu07.icache.overall_hits::total           640                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           73                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           73                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           73                       # number of overall misses
system.cpu07.icache.overall_misses::total           73                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      7762000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      7762000                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      7762000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      7762000                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      7762000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      7762000                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst          713                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          713                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst          713                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          713                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst          713                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          713                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.102384                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.102384                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.102384                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.102384                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.102384                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.102384                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 106328.767123                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 106328.767123                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 106328.767123                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 106328.767123                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 106328.767123                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 106328.767123                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs          204                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          102                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           22                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           22                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           22                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           51                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           51                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           51                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5852250                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5852250                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5852250                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5852250                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5852250                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5852250                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.071529                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.071529                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.071529                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.071529                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.071529                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.071529                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst       114750                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total       114750                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst       114750                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total       114750                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst       114750                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total       114750                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  5292                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            4884                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             108                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               5071                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  2580                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           50.877539                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   151                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          18770                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             2143                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        21792                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      5292                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             2731                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       10639                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   261                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                     640                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            12934                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.800139                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.227098                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                   9572     74.01%     74.01% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    238      1.84%     75.85% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                     31      0.24%     76.09% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    135      1.04%     77.13% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                     79      0.61%     77.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    144      1.11%     78.85% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                     94      0.73%     79.58% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    150      1.16%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   2491     19.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              12934                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.281939                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.161002                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   2157                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                7807                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                     809                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2059                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  102                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                192                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                21348                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  102                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   2918                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                   273                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         2123                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    2088                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                5430                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                20922                       # Number of instructions processed by rename
system.cpu08.rename.IQFullEvents                 5385                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.RenamedOperands             35948                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              101187                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          27877                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               32052                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   3892                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               50                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           50                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   10271                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               2890                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores               724                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             190                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores             99                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    20539                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                72                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   18685                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             326                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          2548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         9806                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        12934                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.444642                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.882218                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              3436     26.57%     26.57% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1               311      2.40%     28.97% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              9187     71.03%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         12934                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               15507     82.99%     82.99% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  3      0.02%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.01% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               2691     14.40%     97.41% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               484      2.59%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                18685                       # Type of FU issued
system.cpu08.iq.rate                         0.995471                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads            50628                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           23161                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        18514                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                18685                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          386                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          288                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  102                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                   262                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             20614                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                2890                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts                724                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               38                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           22                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           62                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                 84                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               18617                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                2654                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts              66                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       3130                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   4352                       # Number of branches executed
system.cpu08.iew.exec_stores                      476                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.991849                       # Inst execution rate
system.cpu08.iew.wb_sent                        18541                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       18514                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   13177                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   26562                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.986361                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.496085                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          2485                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts              80                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        12570                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.436993                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.678433                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         4398     34.99%     34.99% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         4365     34.73%     69.71% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1022      8.13%     77.84% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1286     10.23%     88.07% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4           45      0.36%     88.43% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         1285     10.22%     98.66% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6           46      0.37%     99.02% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7           69      0.55%     99.57% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8           54      0.43%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        12570                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              17408                       # Number of instructions committed
system.cpu08.commit.committedOps                18063                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         2940                       # Number of memory references committed
system.cpu08.commit.loads                        2504                       # Number of loads committed
system.cpu08.commit.membars                        28                       # Number of memory barriers committed
system.cpu08.commit.branches                     4276                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   13903                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 72                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          15121     83.71%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.01%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.72% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          2504     13.86%     97.59% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          436      2.41%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           18063                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                  54                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      32804                       # The number of ROB reads
system.cpu08.rob.rob_writes                     41530                       # The number of ROB writes
system.cpu08.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          5836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      64964                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     17408                       # Number of Instructions Simulated
system.cpu08.committedOps                       18063                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.078240                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.078240                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.927437                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.927437                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  24731                       # number of integer regfile reads
system.cpu08.int_regfile_writes                  7863                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                   63612                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  24835                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  3780                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           4.594502                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              2961                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              25                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          118.440000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     4.594502                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.004487                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.004487                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            6159                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           6159                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         2560                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          2560                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          397                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          397                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            1                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu08.dcache.demand_hits::cpu08.data         2957                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           2957                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         2959                       # number of overall hits
system.cpu08.dcache.overall_hits::total          2959                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data           51                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           22                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           14                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            6                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data           73                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data           74                       # number of overall misses
system.cpu08.dcache.overall_misses::total           74                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      3630750                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      3630750                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      2521750                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      2521750                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       220484                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       220484                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        38500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        68000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        68000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data      6152500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total      6152500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data      6152500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total      6152500                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         2611                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         2611                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          419                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          419                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         3030                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         3030                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         3033                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         3033                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.019533                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.019533                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.052506                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.052506                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.024092                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.024092                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.024398                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.024398                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 71191.176471                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 71191.176471                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data       114625                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total       114625                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 15748.857143                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 15748.857143                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  6416.666667                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  6416.666667                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 84280.821918                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 84280.821918                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 83141.891892                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 83141.891892                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           56                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           56                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           24                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           15                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data           39                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data           39                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           27                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data            7                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           14                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            6                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           34                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           35                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      1325500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      1325500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data       798500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total       798500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       174016                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       174016                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        59000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        59000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      2124000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      2124000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      2133000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      2133000                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.010341                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.010341                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.016706                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.016706                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.011221                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.011221                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.011540                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.011540                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 49092.592593                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 49092.592593                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 114071.428571                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 114071.428571                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         9000                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 12429.714286                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12429.714286                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  4916.666667                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  4916.666667                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 62470.588235                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 62470.588235                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 60942.857143                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 60942.857143                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           8.167735                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs               569                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           11.156863                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     8.167735                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.015953                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.015953                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            1331                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           1331                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst          569                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           569                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst          569                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            569                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst          569                       # number of overall hits
system.cpu08.icache.overall_hits::total           569                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           71                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           71                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           71                       # number of overall misses
system.cpu08.icache.overall_misses::total           71                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      7165750                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      7165750                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      7165750                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      7165750                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      7165750                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      7165750                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst          640                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          640                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst          640                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          640                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst          640                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          640                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.110937                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.110937                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.110937                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.110937                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.110937                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.110937                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 100926.056338                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 100926.056338                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 100926.056338                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 100926.056338                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 100926.056338                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 100926.056338                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs          168                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           84                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           20                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           20                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           20                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           51                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           51                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           51                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      5661500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      5661500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      5661500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      5661500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      5661500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      5661500                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.079687                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.079687                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.079687                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.079687                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.079687                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.079687                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 111009.803922                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 111009.803922                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 111009.803922                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 111009.803922                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 111009.803922                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 111009.803922                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  4548                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            4135                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             110                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               3025                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2187                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           72.297521                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   142                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          17968                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             2265                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        18866                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      4548                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2329                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                        9736                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   259                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                     638                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  51                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            12152                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.673716                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.120773                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   9101     74.89%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    301      2.48%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                     30      0.25%     77.62% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    139      1.14%     78.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                     72      0.59%     79.35% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    129      1.06%     80.41% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                     97      0.80%     81.21% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    218      1.79%     83.01% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   2065     16.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              12152                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.253117                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.049978                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   1958                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                7592                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                     794                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1707                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  101                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                197                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                18524                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                  96                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  101                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   2596                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                   890                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         2219                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    1845                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                4501                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                18111                       # Number of instructions processed by rename
system.cpu09.rename.IQFullEvents                 4461                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands             30623                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               87476                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          24021                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               26553                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   4067                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               46                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           45                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    8531                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               2533                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores               724                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             176                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores             83                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    17697                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                65                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   15764                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             364                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          2739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        10153                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        12152                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.297235                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.941826                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              4120     33.90%     33.90% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1               300      2.47%     36.37% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              7732     63.63%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         12152                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               13008     82.52%     82.52% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  3      0.02%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.54% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               2324     14.74%     97.28% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               429      2.72%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                15764                       # Type of FU issued
system.cpu09.iq.rate                         0.877337                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads            44042                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           20503                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        15589                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                15764                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          436                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          340                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  101                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                   287                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 590                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             17765                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                2533                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts                724                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 589                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           22                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                 90                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               15695                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                2287                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts              67                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       2706                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   3641                       # Number of branches executed
system.cpu09.iew.exec_stores                      419                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.873497                       # Inst execution rate
system.cpu09.iew.wb_sent                        15619                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       15589                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   11069                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   22354                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.867598                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.495169                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          2675                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts              82                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        11764                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.277032                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.657797                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         5008     42.57%     42.57% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         3592     30.53%     73.10% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          862      7.33%     80.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1053      8.95%     89.38% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4           13      0.11%     89.49% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         1080      9.18%     98.67% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           42      0.36%     99.03% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7           68      0.58%     99.61% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8           46      0.39%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        11764                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              14446                       # Number of instructions committed
system.cpu09.commit.committedOps                15023                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         2481                       # Number of memory references committed
system.cpu09.commit.loads                        2097                       # Number of loads committed
system.cpu09.commit.membars                        26                       # Number of memory barriers committed
system.cpu09.commit.branches                     3544                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   11581                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 64                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          12540     83.47%     83.47% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.01%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          2097     13.96%     97.44% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          384      2.56%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           15023                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                  46                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      29195                       # The number of ROB reads
system.cpu09.rob.rob_writes                     35854                       # The number of ROB writes
system.cpu09.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          5816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      65766                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     14446                       # Number of Instructions Simulated
system.cpu09.committedOps                       15023                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.243805                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.243805                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.803985                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.803985                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  20769                       # number of integer regfile reads
system.cpu09.int_regfile_writes                  6723                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                   53730                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  20682                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  3340                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           4.341719                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              2538                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              25                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          101.520000                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     4.341719                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.004240                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.004240                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            5313                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           5313                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         2186                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          2186                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          348                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          348                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data         2534                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           2534                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         2536                       # number of overall hits
system.cpu09.dcache.overall_hits::total          2536                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data           61                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           22                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           11                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data           83                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           83                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data           84                       # number of overall misses
system.cpu09.dcache.overall_misses::total           84                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      4927445                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      4927445                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      4025500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      4025500                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       222497                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       222497                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data      8952945                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total      8952945                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data      8952945                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total      8952945                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         2247                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         2247                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          370                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          370                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         2617                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         2617                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         2620                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         2620                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.027147                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.027147                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.059459                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.059459                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.031716                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.031716                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.032061                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.032061                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 80777.786885                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 80777.786885                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 182977.272727                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 182977.272727                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data        20227                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total        20227                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data        12500                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 107866.807229                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 107866.807229                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 106582.678571                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 106582.678571                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           34                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           15                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data           49                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data           49                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           27                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data            7                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           11                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           34                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           35                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      1777505                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      1777505                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      1281750                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      1281750                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       186503                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       186503                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      3059255                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      3059255                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      3068755                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      3068755                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.012016                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.012016                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.018919                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.018919                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.012992                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.012992                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.013359                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.013359                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 65833.518519                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 65833.518519                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 183107.142857                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 183107.142857                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         9500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 16954.818182                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16954.818182                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         9500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 89978.088235                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 89978.088235                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 87678.714286                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 87678.714286                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           7.941023                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs               566                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           10.481481                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     7.941023                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.015510                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.015510                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            1330                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           1330                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst          566                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           566                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst          566                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            566                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst          566                       # number of overall hits
system.cpu09.icache.overall_hits::total           566                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           72                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           72                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           72                       # number of overall misses
system.cpu09.icache.overall_misses::total           72                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      7134250                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      7134250                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      7134250                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      7134250                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      7134250                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      7134250                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst          638                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          638                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst          638                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          638                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst          638                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          638                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.112853                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.112853                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.112853                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.112853                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.112853                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.112853                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 99086.805556                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 99086.805556                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 99086.805556                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 99086.805556                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 99086.805556                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 99086.805556                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs          145                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          145                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           18                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           18                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           18                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           54                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           54                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           54                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      5703250                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      5703250                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      5703250                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      5703250                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      5703250                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      5703250                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.084639                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.084639                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.084639                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.084639                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.084639                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.084639                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 105615.740741                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 105615.740741                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 105615.740741                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 105615.740741                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 105615.740741                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 105615.740741                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  4296                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            3933                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             104                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               2551                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  2067                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           81.027048                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   124                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          17217                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             2357                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        17828                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      4296                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2191                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                        8664                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   247                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                     574                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            11166                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.714132                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.164536                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   8376     75.01%     75.01% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    213      1.91%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                     22      0.20%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    121      1.08%     78.20% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                     73      0.65%     78.86% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    113      1.01%     79.87% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                     89      0.80%     80.66% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    143      1.28%     81.95% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   2016     18.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              11166                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.249521                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.035488                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   2007                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                6694                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                     736                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1634                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                   95                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                173                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                17557                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                   95                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   2618                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                   962                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1410                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    1741                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                4340                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                17192                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                 4302                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands             29272                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               83079                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          22837                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               25733                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   3528                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    8136                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               2412                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores               653                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             169                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             75                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    16891                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                56                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   15203                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             322                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          2411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         8990                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        11166                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.361544                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.919873                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              3435     30.76%     30.76% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1               259      2.32%     33.08% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              7472     66.92%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         11166                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               12550     82.55%     82.55% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  3      0.02%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.57% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               2254     14.83%     97.40% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               396      2.60%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                15203                       # Type of FU issued
system.cpu10.iq.rate                         0.883023                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads            41892                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           19364                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        15016                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                15203                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          390                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          294                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                   95                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                   253                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 610                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             16950                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                2412                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts                653                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               28                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 609                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           22                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           62                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                 84                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               15139                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                2223                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts              62                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                       2611                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   3508                       # Number of branches executed
system.cpu10.iew.exec_stores                      388                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.879305                       # Inst execution rate
system.cpu10.iew.wb_sent                        15049                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       15016                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   10677                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   21481                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.872161                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.497044                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          2349                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts              76                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        10819                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.343562                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.689527                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         4327     39.99%     39.99% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         3442     31.81%     71.81% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          820      7.58%     79.39% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1013      9.36%     88.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4           15      0.14%     88.89% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1040      9.61%     98.50% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6           39      0.36%     98.86% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7           63      0.58%     99.45% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8           60      0.55%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        10819                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              13988                       # Number of instructions committed
system.cpu10.commit.committedOps                14536                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         2381                       # Number of memory references committed
system.cpu10.commit.loads                        2022                       # Number of loads committed
system.cpu10.commit.membars                        25                       # Number of memory barriers committed
system.cpu10.commit.branches                     3434                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   11199                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 61                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          12153     83.61%     83.61% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.01%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.62% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          2022     13.91%     97.53% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          359      2.47%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           14536                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                  60                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      27436                       # The number of ROB reads
system.cpu10.rob.rob_writes                     34183                       # The number of ROB writes
system.cpu10.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          6051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      66517                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     13988                       # Number of Instructions Simulated
system.cpu10.committedOps                       14536                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.230841                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.230841                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.812453                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.812453                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  20056                       # number of integer regfile reads
system.cpu10.int_regfile_writes                  6462                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                   51804                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  20000                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  3194                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   19                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           4.335629                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              2437                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           93.730769                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     4.335629                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.004234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.004234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            5103                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           5103                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         2100                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          2100                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          333                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          333                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            1                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data         2433                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           2433                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         2435                       # number of overall hits
system.cpu10.dcache.overall_hits::total          2435                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data           69                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           19                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            4                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data           88                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           88                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data           89                       # number of overall misses
system.cpu10.dcache.overall_misses::total           89                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      5907940                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      5907940                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      4088000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      4088000                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        49000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        49000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        38500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data      9995940                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total      9995940                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data      9995940                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total      9995940                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         2169                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         2169                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          352                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          352                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         2521                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         2521                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         2524                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         2524                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.031812                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.031812                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.053977                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.053977                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.034907                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.034907                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.035261                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.035261                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 85622.318841                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 85622.318841                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 215157.894737                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 215157.894737                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data        12250                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 12833.333333                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 12833.333333                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 113590.227273                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 113590.227273                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 112313.932584                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 112313.932584                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          175                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          175                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data           41                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           12                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data           53                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data           53                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           28                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data            7                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            4                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           35                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           36                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data      1696505                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total      1696505                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      1233750                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      1233750                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      2930255                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      2930255                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      2939255                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      2939255                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.012909                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.012909                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.019886                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.019886                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.013883                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.013883                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.014263                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.014263                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 60589.464286                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 60589.464286                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data       176250                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total       176250                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         9000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 83721.571429                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 83721.571429                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 81645.972222                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 81645.972222                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           7.534551                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs               496                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs            9.358491                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     7.534551                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.014716                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.014716                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            1201                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           1201                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst          496                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           496                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst          496                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            496                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst          496                       # number of overall hits
system.cpu10.icache.overall_hits::total           496                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           78                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           78                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           78                       # number of overall misses
system.cpu10.icache.overall_misses::total           78                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      7908750                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      7908750                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      7908750                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      7908750                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      7908750                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      7908750                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst          574                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          574                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst          574                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          574                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst          574                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          574                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.135889                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.135889                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.135889                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.135889                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.135889                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.135889                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 101394.230769                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 101394.230769                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 101394.230769                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 101394.230769                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 101394.230769                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 101394.230769                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          107                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           25                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           25                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           25                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           53                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           53                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      6081000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      6081000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      6081000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      6081000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      6081000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      6081000                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.092334                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.092334                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.092334                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.092334                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.092334                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.092334                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 114735.849057                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 114735.849057                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 114735.849057                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 114735.849057                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 114735.849057                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 114735.849057                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  3661                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            3280                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             112                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               2198                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  1729                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           78.662420                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   145                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          16551                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             2114                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        15343                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      3661                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             1874                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                        8119                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   255                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                     616                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            10382                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.614429                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.072096                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   7870     75.80%     75.80% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    216      2.08%     77.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                     30      0.29%     78.17% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    129      1.24%     79.42% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                     52      0.50%     79.92% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    156      1.50%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                     89      0.86%     82.28% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    144      1.39%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   1696     16.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              10382                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.221195                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.927013                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   1876                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                6340                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                     729                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1339                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                   98                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                179                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                15155                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                  97                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                   98                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   2390                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  1095                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1754                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    1540                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3505                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                14761                       # Number of instructions processed by rename
system.cpu11.rename.IQFullEvents                 3465                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands             24513                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups               71151                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          19438                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               21019                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   3491                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               53                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           52                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    6708                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               2067                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               690                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             135                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             56                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    14348                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                67                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   12624                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             310                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          2495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         9089                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        10382                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.215951                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.961339                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              3918     37.74%     37.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1               304      2.93%     40.67% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              6160     59.33%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         10382                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               10359     82.06%     82.06% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  3      0.02%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.08% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               1895     15.01%     97.09% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               367      2.91%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                12624                       # Type of FU issued
system.cpu11.iq.rate                         0.762733                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            35938                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           16912                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        12447                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                12624                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          402                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          374                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                   98                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                   264                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 820                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             14418                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              72                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                2067                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                690                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 819                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           18                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                 90                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               12550                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                1858                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts              72                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                       2217                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   2897                       # Number of branches executed
system.cpu11.iew.exec_stores                      359                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.758262                       # Inst execution rate
system.cpu11.iew.wb_sent                        12471                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       12447                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                    8798                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   17640                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.752039                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.498753                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          2433                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts              83                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        10020                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.189621                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.632333                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         4653     46.44%     46.44% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         2858     28.52%     74.96% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          687      6.86%     81.82% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          834      8.32%     90.14% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4           12      0.12%     90.26% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5          850      8.48%     98.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6           29      0.29%     99.03% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7           62      0.62%     99.65% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8           35      0.35%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        10020                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              11459                       # Number of instructions committed
system.cpu11.commit.committedOps                11920                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         1981                       # Number of memory references committed
system.cpu11.commit.loads                        1665                       # Number of loads committed
system.cpu11.commit.membars                        22                       # Number of memory barriers committed
system.cpu11.commit.branches                     2808                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                    9194                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 52                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu           9937     83.36%     83.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.02%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.38% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          1665     13.97%     97.35% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          316      2.65%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           11920                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                  35                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      24169                       # The number of ROB reads
system.cpu11.rob.rob_writes                     29134                       # The number of ROB writes
system.cpu11.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      67183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     11459                       # Number of Instructions Simulated
system.cpu11.committedOps                       11920                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.444367                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.444367                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.692345                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.692345                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  16548                       # number of integer regfile reads
system.cpu11.int_regfile_writes                  5418                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                   43011                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  16340                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  2817                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   63                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           4.506067                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              2029                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              28                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           72.464286                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     4.506067                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.004400                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.004400                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            4320                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           4320                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         1749                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          1749                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          276                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          276                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            1                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data         2025                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           2025                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         2027                       # number of overall hits
system.cpu11.dcache.overall_hits::total          2027                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data           66                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           22                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           15                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data           88                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           88                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data           89                       # number of overall misses
system.cpu11.dcache.overall_misses::total           89                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      4779956                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      4779956                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      3675500                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      3675500                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       301489                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       301489                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        37500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data      8455456                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total      8455456                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data      8455456                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total      8455456                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         1815                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         1815                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          298                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          298                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         2113                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         2113                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         2116                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         2116                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.036364                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.036364                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.073826                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.073826                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.041647                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.041647                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.042060                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.042060                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 72423.575758                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 72423.575758                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 167068.181818                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 167068.181818                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 20099.266667                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 20099.266667                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data        12500                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 96084.727273                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 96084.727273                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 95005.123596                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 95005.123596                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           19                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data           38                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           15                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data           53                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data           53                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           28                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data            7                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           15                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           35                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           36                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      1678504                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      1678504                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      1203000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      1203000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       248011                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       248011                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      2881504                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      2881504                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      2891004                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      2891004                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.015427                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.015427                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.023490                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.023490                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.016564                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.016564                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.017013                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.017013                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 59946.571429                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 59946.571429                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 171857.142857                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 171857.142857                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 16534.066667                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16534.066667                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         9500                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 82328.685714                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 82328.685714                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 80305.666667                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 80305.666667                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           7.348044                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs               541                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs            9.836364                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     7.348044                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.014352                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.014352                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            1287                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           1287                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst          541                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           541                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst          541                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            541                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst          541                       # number of overall hits
system.cpu11.icache.overall_hits::total           541                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           75                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           75                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           75                       # number of overall misses
system.cpu11.icache.overall_misses::total           75                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      7847250                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      7847250                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      7847250                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      7847250                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      7847250                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      7847250                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst          616                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          616                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst          616                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          616                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst          616                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          616                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.121753                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.121753                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.121753                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.121753                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.121753                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.121753                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst       104630                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total       104630                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst       104630                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total       104630                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst       104630                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total       104630                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           20                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           20                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           20                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           55                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           55                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      6045500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      6045500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      6045500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      6045500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      6045500                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      6045500                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.089286                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.089286                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.089286                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.089286                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.089286                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.089286                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 109918.181818                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 109918.181818                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 109918.181818                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 109918.181818                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 109918.181818                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 109918.181818                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  3453                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            3032                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             119                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               1901                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  1594                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           83.850605                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   139                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          15751                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             2209                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        14535                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      3453                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             1733                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                        7461                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   267                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                     647                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples             9825                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.630941                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.078403                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   7413     75.45%     75.45% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    206      2.10%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                     26      0.26%     77.81% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    141      1.44%     79.25% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                     59      0.60%     79.85% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    133      1.35%     81.20% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                     93      0.95%     82.15% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    148      1.51%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   1606     16.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total               9825                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.219224                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.922799                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   1904                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                5830                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                     755                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1232                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  104                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                198                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                14475                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 113                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  104                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   2384                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  1158                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1487                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    1494                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3198                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                14057                       # Number of instructions processed by rename
system.cpu12.rename.IQFullEvents                 3168                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands             22980                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               67700                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          18417                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               19512                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   3467                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               47                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    6086                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               2004                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               703                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             161                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             67                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    13596                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                62                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   11766                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             352                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          2574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         9613                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples         9825                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.197557                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.965379                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              3799     38.67%     38.67% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1               286      2.91%     41.58% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              5740     58.42%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total          9825                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu                9625     81.80%     81.80% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  3      0.03%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.83% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               1786     15.18%     97.01% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               352      2.99%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                11766                       # Type of FU issued
system.cpu12.iq.rate                         0.747000                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            33707                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           16234                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        11577                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                11766                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          449                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          405                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  104                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                   276                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 870                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             13661                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              56                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                2004                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                703                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               28                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 869                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           19                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                 98                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               11691                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                1754                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts              73                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                       2095                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   2692                       # Number of branches executed
system.cpu12.iew.exec_stores                      341                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.742239                       # Inst execution rate
system.cpu12.iew.wb_sent                        11606                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       11577                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                    8150                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   16379                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.735001                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.497588                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          2513                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts              90                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples         9446                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.173407                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.627580                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         4446     47.07%     47.07% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         2665     28.21%     75.28% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          644      6.82%     82.10% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          773      8.18%     90.28% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4           42      0.44%     90.73% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          748      7.92%     98.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           32      0.34%     98.98% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7           56      0.59%     99.58% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8           40      0.42%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total         9446                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              10643                       # Number of instructions committed
system.cpu12.commit.committedOps                11084                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         1853                       # Number of memory references committed
system.cpu12.commit.loads                        1555                       # Number of loads committed
system.cpu12.commit.membars                        22                       # Number of memory barriers committed
system.cpu12.commit.branches                     2608                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                    8554                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 50                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu           9229     83.26%     83.26% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.02%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.28% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          1555     14.03%     97.31% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          298      2.69%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           11084                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                  40                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      22847                       # The number of ROB reads
system.cpu12.rob.rob_writes                     27639                       # The number of ROB writes
system.cpu12.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          5926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      67983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     10643                       # Number of Instructions Simulated
system.cpu12.committedOps                       11084                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.479940                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.479940                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.675703                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.675703                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  15339                       # number of integer regfile reads
system.cpu12.int_regfile_writes                  5101                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                   40089                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  15055                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  2688                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   44                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           4.001422                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              1922                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           73.923077                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     4.001422                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.003908                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.003908                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            4072                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           4072                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         1655                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          1655                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          263                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          263                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.demand_hits::cpu12.data         1918                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           1918                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         1920                       # number of overall hits
system.cpu12.dcache.overall_hits::total          1920                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data           56                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           22                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           10                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            4                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data           78                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data           79                       # number of overall misses
system.cpu12.dcache.overall_misses::total           79                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      4820500                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      4820500                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      4198750                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      4198750                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       180991                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       180991                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        29499                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        29499                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      9019250                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      9019250                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      9019250                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      9019250                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         1711                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         1711                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          285                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          285                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         1996                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         1996                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         1999                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         1999                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.032729                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.032729                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.077193                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.077193                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.039078                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.039078                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.039520                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.039520                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 86080.357143                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 86080.357143                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 190852.272727                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 190852.272727                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 18099.100000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 18099.100000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         9375                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 115631.410256                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 115631.410256                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 114167.721519                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 114167.721519                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           59                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           59                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data           28                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           15                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data           43                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data           43                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           28                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data            7                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           10                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           35                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           36                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      1448000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      1448000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1398000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1398000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       148509                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       148509                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        25001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        25001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      2846000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      2846000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      2855000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      2855000                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.016365                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.016365                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.024561                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.024561                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.017535                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.017535                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.018009                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.018009                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 51714.285714                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 51714.285714                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 199714.285714                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 199714.285714                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         9000                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 14850.900000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14850.900000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         7125                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 81314.285714                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 81314.285714                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 79305.555556                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 79305.555556                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           7.056107                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs               569                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           10.160714                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     7.056107                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.013781                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.013781                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            1350                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           1350                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst          569                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           569                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst          569                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            569                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst          569                       # number of overall hits
system.cpu12.icache.overall_hits::total           569                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           78                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           78                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           78                       # number of overall misses
system.cpu12.icache.overall_misses::total           78                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      7622500                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      7622500                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      7622500                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      7622500                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      7622500                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      7622500                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst          647                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          647                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst          647                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          647                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst          647                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          647                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.120556                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.120556                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.120556                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.120556                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.120556                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.120556                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 97724.358974                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 97724.358974                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 97724.358974                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 97724.358974                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 97724.358974                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 97724.358974                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           77                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           22                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           22                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           22                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           56                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           56                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           56                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      6149500                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      6149500                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      6149500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      6149500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      6149500                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      6149500                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.086553                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.086553                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.086553                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.086553                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.086553                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.086553                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 109812.500000                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 109812.500000                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 109812.500000                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 109812.500000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 109812.500000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 109812.500000                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  3116                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            2745                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             108                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               1736                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  1449                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           83.467742                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   110                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          14976                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             2449                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        13223                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      3116                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             1559                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                        6974                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   241                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                     560                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  51                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples             9551                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.518794                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.027697                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   7495     78.47%     78.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                     58      0.61%     79.08% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                     22      0.23%     79.31% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    121      1.27%     80.58% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                     47      0.49%     81.07% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    148      1.55%     82.62% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                     77      0.81%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                     13      0.14%     83.56% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   1570     16.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total               9551                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.208066                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.882946                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   1703                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                5977                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                     666                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1112                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                   93                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                170                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                13020                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                  86                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                   93                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   2131                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                   982                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         2109                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    1338                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                2898                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                12660                       # Number of instructions processed by rename
system.cpu13.rename.IQFullEvents                 2858                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands             20691                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups               61016                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          16646                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               17280                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   3400                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               45                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           44                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    5495                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               1749                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               616                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             140                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             56                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    12121                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                65                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   10537                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             317                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          2355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         8338                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples         9551                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.103235                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.979914                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              4143     43.38%     43.38% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1               279      2.92%     46.30% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              5129     53.70%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total          9551                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu                8648     82.07%     82.07% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  3      0.03%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.10% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               1583     15.02%     97.12% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               303      2.88%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                10537                       # Type of FU issued
system.cpu13.iq.rate                         0.703592                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            30940                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           14543                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        10382                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                10537                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          371                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          348                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                   93                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                   241                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 730                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             12189                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              88                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                1749                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                616                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 729                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           18                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                 92                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               10470                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                1551                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts              65                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       1847                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   2409                       # Number of branches executed
system.cpu13.iew.exec_stores                      296                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.699119                       # Inst execution rate
system.cpu13.iew.wb_sent                        10408                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       10382                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                    7324                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   14738                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.693243                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.496947                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          2293                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts              81                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples         9217                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.066616                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.585425                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         4779     51.85%     51.85% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         2367     25.68%     77.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          575      6.24%     83.77% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          684      7.42%     91.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4           12      0.13%     91.32% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          697      7.56%     98.88% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           22      0.24%     99.12% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7           51      0.55%     99.67% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8           30      0.33%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total         9217                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts               9448                       # Number of instructions committed
system.cpu13.commit.committedOps                 9831                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         1646                       # Number of memory references committed
system.cpu13.commit.loads                        1378                       # Number of loads committed
system.cpu13.commit.membars                        20                       # Number of memory barriers committed
system.cpu13.commit.branches                     2313                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                    7586                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 44                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu           8183     83.24%     83.24% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.02%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.26% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          1378     14.02%     97.27% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          268      2.73%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total            9831                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                  30                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      21181                       # The number of ROB reads
system.cpu13.rob.rob_writes                     24648                       # The number of ROB writes
system.cpu13.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          5425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      68758                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                      9448                       # Number of Instructions Simulated
system.cpu13.committedOps                        9831                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.585097                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.585097                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.630876                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.630876                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  13784                       # number of integer regfile reads
system.cpu13.int_regfile_writes                  4545                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                   35904                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  13582                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  2437                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           3.749110                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              1678                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           62.148148                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     3.749110                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.003661                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.003661                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            3621                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           3621                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         1441                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          1441                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          230                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          230                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            1                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data         1671                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           1671                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         1673                       # number of overall hits
system.cpu13.dcache.overall_hits::total          1673                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data           72                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           19                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           16                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data           91                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           91                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data           92                       # number of overall misses
system.cpu13.dcache.overall_misses::total           92                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      4069214                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      4069214                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3898250                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3898250                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       307986                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       307986                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        38500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      7967464                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      7967464                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      7967464                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      7967464                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         1513                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         1513                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          249                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          249                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         1762                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         1762                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         1765                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         1765                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.047588                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.047588                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.076305                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.076305                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.941176                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.941176                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.051646                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.051646                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.052125                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.052125                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 56516.861111                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 56516.861111                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 205171.052632                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 205171.052632                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 19249.125000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 19249.125000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 12833.333333                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 12833.333333                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 87554.549451                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 87554.549451                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 86602.869565                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 86602.869565                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           44                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           12                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data           56                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data           56                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           28                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data            7                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           16                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           35                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           36                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      1271253                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      1271253                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1218750                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1218750                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       252514                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       252514                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      2490003                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      2490003                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      2499503                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      2499503                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.018506                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.018506                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.028112                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.028112                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.941176                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.941176                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.019864                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.019864                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.020397                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.020397                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 45401.892857                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 45401.892857                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 174107.142857                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 174107.142857                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         9500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 15782.125000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15782.125000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 71142.942857                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 71142.942857                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 69430.638889                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 69430.638889                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           6.585546                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs               488                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs            9.037037                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     6.585546                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.012862                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.012862                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            1174                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           1174                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst          488                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           488                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst          488                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            488                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst          488                       # number of overall hits
system.cpu13.icache.overall_hits::total           488                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           72                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           72                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           72                       # number of overall misses
system.cpu13.icache.overall_misses::total           72                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      6660250                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      6660250                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      6660250                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      6660250                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      6660250                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      6660250                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst          560                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          560                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst          560                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          560                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst          560                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          560                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.128571                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.128571                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.128571                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.128571                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.128571                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.128571                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 92503.472222                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 92503.472222                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 92503.472222                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 92503.472222                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 92503.472222                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 92503.472222                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          112                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           18                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           18                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           18                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           54                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           54                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      5439500                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      5439500                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      5439500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      5439500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      5439500                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      5439500                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.096429                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.096429                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.096429                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.096429                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.096429                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.096429                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 100731.481481                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 100731.481481                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 100731.481481                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 100731.481481                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 100731.481481                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 100731.481481                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  3113                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            2759                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             103                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               1639                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1440                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           87.858450                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   114                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          14274                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             2523                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        13047                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      3113                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             1554                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                        6329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   233                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                     533                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples             8976                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.597259                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.063944                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   6823     76.01%     76.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    204      2.27%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                     20      0.22%     78.51% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    108      1.20%     79.71% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                     50      0.56%     80.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                     96      1.07%     81.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                     82      0.91%     82.25% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    147      1.64%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   1446     16.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total               8976                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.218089                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.914040                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   1662                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                5448                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                     658                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1121                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                   87                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                174                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                13029                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 102                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                   87                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   2093                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                   903                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1635                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    1336                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2922                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                12702                       # Number of instructions processed by rename
system.cpu14.rename.IQFullEvents                 2896                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands             20784                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               61227                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          16729                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               17645                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   3128                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    5619                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               1798                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               681                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             130                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             57                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    12397                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                46                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   10678                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             353                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          2398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         8977                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples         8976                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.189617                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.969236                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              3526     39.28%     39.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1               222      2.47%     41.76% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              5228     58.24%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total          8976                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu                8736     81.81%     81.81% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  3      0.03%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.84% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               1616     15.13%     96.98% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               323      3.02%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                10678                       # Type of FU issued
system.cpu14.iq.rate                         0.748073                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            30683                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           14843                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        10533                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                10678                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          386                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          406                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                   87                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                   259                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 634                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             12446                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                1798                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                681                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               22                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 633                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           15                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                 83                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               10623                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                1585                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts              53                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                       1898                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   2442                       # Number of branches executed
system.cpu14.iew.exec_stores                      313                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.744220                       # Inst execution rate
system.cpu14.iew.wb_sent                        10559                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       10533                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                    7416                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   14958                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.737915                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.495788                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          2336                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts              74                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples         8630                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.163963                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.625750                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         4117     47.71%     47.71% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         2390     27.69%     75.40% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          590      6.84%     82.24% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          701      8.12%     90.36% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4           10      0.12%     90.48% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          714      8.27%     98.75% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           24      0.28%     99.03% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7           54      0.63%     99.65% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8           30      0.35%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total         8630                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts               9633                       # Number of instructions committed
system.cpu14.commit.committedOps                10045                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         1687                       # Number of memory references committed
system.cpu14.commit.loads                        1412                       # Number of loads committed
system.cpu14.commit.membars                        21                       # Number of memory barriers committed
system.cpu14.commit.branches                     2359                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                    7759                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 47                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu           8356     83.19%     83.19% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.02%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.21% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          1412     14.06%     97.26% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          275      2.74%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           10045                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                  30                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      20838                       # The number of ROB reads
system.cpu14.rob.rob_writes                     25174                       # The number of ROB writes
system.cpu14.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          5298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      69460                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                      9633                       # Number of Instructions Simulated
system.cpu14.committedOps                       10045                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.481781                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.481781                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.674863                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.674863                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  13946                       # number of integer regfile reads
system.cpu14.int_regfile_writes                  4654                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   36426                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  13660                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  2469                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           3.441924                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              1758                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              25                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           70.320000                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     3.441924                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.003361                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.003361                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            3717                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           3717                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         1506                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          1506                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          248                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          248                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.demand_hits::cpu14.data         1754                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           1754                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         1756                       # number of overall hits
system.cpu14.dcache.overall_hits::total          1756                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data           55                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           19                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            5                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data           74                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data           75                       # number of overall misses
system.cpu14.dcache.overall_misses::total           75                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      3693494                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      3693494                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3492500                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3492500                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        86997                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        86997                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        37000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      7185994                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      7185994                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      7185994                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      7185994                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         1561                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         1561                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          267                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          267                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         1828                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         1828                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         1831                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         1831                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.035234                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.035234                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.071161                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.071161                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.040481                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.040481                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.040961                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.040961                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 67154.436364                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 67154.436364                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 183815.789474                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 183815.789474                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 17399.400000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 17399.400000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 12333.333333                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 97108.027027                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 97108.027027                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 95813.253333                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 95813.253333                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           28                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           12                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data           40                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data           40                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           27                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data            7                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            5                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           34                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           35                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      1311003                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      1311003                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      1121500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      1121500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        71003                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        71003                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      2432503                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      2432503                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      2441503                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      2441503                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.017297                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.017297                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.026217                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.026217                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.018600                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.018600                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.019115                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.019115                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 48555.666667                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 48555.666667                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 160214.285714                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 160214.285714                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         9000                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 14200.600000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14200.600000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 71544.205882                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 71544.205882                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 69757.228571                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 69757.228571                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           6.500610                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs               456                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs            8.142857                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     6.500610                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.012697                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.012697                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            1122                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           1122                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst          456                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           456                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst          456                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            456                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst          456                       # number of overall hits
system.cpu14.icache.overall_hits::total           456                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           77                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           77                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           77                       # number of overall misses
system.cpu14.icache.overall_misses::total           77                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      6879750                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      6879750                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      6879750                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      6879750                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      6879750                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      6879750                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst          533                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          533                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst          533                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          533                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst          533                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          533                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.144465                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.144465                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.144465                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.144465                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.144465                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.144465                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 89347.402597                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 89347.402597                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 89347.402597                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 89347.402597                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 89347.402597                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 89347.402597                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          119                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           21                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           21                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           21                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           56                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           56                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           56                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      5497500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      5497500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      5497500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      5497500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      5497500                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      5497500                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.105066                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.105066                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.105066                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.105066                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.105066                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.105066                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 98169.642857                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 98169.642857                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 98169.642857                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 98169.642857                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 98169.642857                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 98169.642857                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  2899                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            2568                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect              94                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               2731                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1329                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           48.663493                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                    94                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          13861                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             2700                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        12238                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      2899                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             1423                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                        6288                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   221                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                     500                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples             9106                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.474193                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.977020                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   7093     77.89%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    194      2.13%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                     20      0.22%     80.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                     93      1.02%     81.27% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                     51      0.56%     81.83% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                     81      0.89%     82.71% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                     73      0.80%     83.52% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    144      1.58%     85.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   1357     14.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total               9106                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.209148                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.882909                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   1799                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                5575                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                     606                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1046                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                   80                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                158                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                12098                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 103                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                   80                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   2209                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                   577                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         2273                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    1231                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                2736                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                11746                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                 2711                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands             19241                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               56670                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          15516                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               16567                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   2673                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    5317                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               1668                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               599                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             127                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             66                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    11433                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                41                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                    9986                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             248                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          2002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         7655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples         9106                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.096640                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.983273                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              4004     43.97%     43.97% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1               218      2.39%     46.37% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              4884     53.63%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total          9106                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu                8144     81.55%     81.55% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  3      0.03%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.58% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               1518     15.20%     96.79% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               321      3.21%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                 9986                       # Type of FU issued
system.cpu15.iq.rate                         0.720439                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            29324                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           13482                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses         9839                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                 9986                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          332                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          316                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                   80                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                   205                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 362                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             11477                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                1668                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                599                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               19                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 361                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           11                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           58                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                 69                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts                9928                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                1488                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts              56                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                       1801                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   2261                       # Number of branches executed
system.cpu15.iew.exec_stores                      313                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.716254                       # Inst execution rate
system.cpu15.iew.wb_sent                         9866                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                        9839                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                    6878                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   13789                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.709833                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.498803                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          1940                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts              64                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples         8821                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.073801                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.600204                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         4587     52.00%     52.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         2228     25.26%     77.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          565      6.41%     83.66% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          654      7.41%     91.08% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           11      0.12%     91.20% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          665      7.54%     98.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           26      0.29%     99.04% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7           53      0.60%     99.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8           32      0.36%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total         8821                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts               9052                       # Number of instructions committed
system.cpu15.commit.committedOps                 9472                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         1619                       # Number of memory references committed
system.cpu15.commit.loads                        1336                       # Number of loads committed
system.cpu15.commit.membars                        21                       # Number of memory barriers committed
system.cpu15.commit.branches                     2208                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                    7337                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 47                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu           7851     82.89%     82.89% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.02%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.91% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          1336     14.10%     97.01% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          283      2.99%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total            9472                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                  32                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      20032                       # The number of ROB reads
system.cpu15.rob.rob_writes                     23177                       # The number of ROB writes
system.cpu15.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          4755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      69873                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                      9052                       # Number of Instructions Simulated
system.cpu15.committedOps                        9472                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.531264                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.531264                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.653055                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.653055                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  13044                       # number of integer regfile reads
system.cpu15.int_regfile_writes                  4379                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   34047                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  12666                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  2405                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   10                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           3.844251                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              1684                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              30                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           56.133333                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     3.844251                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.003754                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.003754                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            3538                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           3538                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         1421                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          1421                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          257                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          257                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.demand_hits::cpu15.data         1678                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           1678                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         1680                       # number of overall hits
system.cpu15.dcache.overall_hits::total          1680                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data           43                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           20                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            3                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data           63                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data           64                       # number of overall misses
system.cpu15.dcache.overall_misses::total           64                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      3194749                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      3194749                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      3924250                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      3924250                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        44997                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        44997                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        37000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      7118999                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      7118999                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      7118999                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      7118999                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         1464                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         1464                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          277                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          277                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         1741                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         1741                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         1744                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         1744                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.029372                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.029372                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.072202                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.072202                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.036186                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.036186                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.036697                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.036697                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 74296.488372                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 74296.488372                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 196212.500000                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 196212.500000                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        14999                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        14999                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 12333.333333                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 112999.984127                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 112999.984127                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 111234.359375                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 111234.359375                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           15                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           11                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           26                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           26                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           28                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data            9                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           37                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           38                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      1453251                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      1453251                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      1234000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      1234000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        35003                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        35003                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      2687251                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      2687251                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      2696751                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      2696751                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.019126                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.019126                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.032491                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.032491                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.021252                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.021252                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.021789                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.021789                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 51901.821429                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 51901.821429                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 137111.111111                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 137111.111111                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         9500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 11667.666667                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11667.666667                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 72628.405405                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 72628.405405                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 70967.131579                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 70967.131579                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           6.049420                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs               433                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs            8.169811                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     6.049420                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.011815                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.011815                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            1053                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           1053                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst          433                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           433                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst          433                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            433                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst          433                       # number of overall hits
system.cpu15.icache.overall_hits::total           433                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           67                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           67                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           67                       # number of overall misses
system.cpu15.icache.overall_misses::total           67                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      5628500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      5628500                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      5628500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      5628500                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      5628500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      5628500                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst          500                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          500                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst          500                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          500                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst          500                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          500                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.134000                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.134000                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.134000                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.134000                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.134000                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.134000                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 84007.462687                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 84007.462687                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 84007.462687                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 84007.462687                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 84007.462687                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 84007.462687                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          236                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          236                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           14                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           14                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           14                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           53                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           53                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           53                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      4723500                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      4723500                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      4723500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      4723500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      4723500                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      4723500                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.106000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.106000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.106000                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.106000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.106000                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.106000                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 89122.641509                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 89122.641509                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 89122.641509                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 89122.641509                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 89122.641509                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 89122.641509                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2142                       # Transaction distribution
system.membus.trans_dist::ReadResp               2136                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate            5                       # Transaction distribution
system.membus.trans_dist::Writeback                16                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               25                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              73                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           13                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           13                       # Transaction distribution
system.membus.trans_dist::ReadExReq               290                       # Transaction distribution
system.membus.trans_dist::ReadExResp              290                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port          734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port           63                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        38528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port        23104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  127104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              535                       # Total snoops (count)
system.membus.snoop_fanout::samples              2570                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                   2570    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total                2570                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3117997                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3203500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1913241                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer5.occupancy             276000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             314974                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer9.occupancy             278500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer10.occupancy            287228                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer13.occupancy            277000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer14.occupancy            223240                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer17.occupancy            273750                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer18.occupancy            233982                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer21.occupancy            275750                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer22.occupancy            216991                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer25.occupancy            283250                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer26.occupancy            261994                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer29.occupancy            266250                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer30.occupancy            228742                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer33.occupancy            269500                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer34.occupancy            266984                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer37.occupancy            284750                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer38.occupancy            235742                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer41.occupancy            279000                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer42.occupancy            204245                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer45.occupancy            293500                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer46.occupancy            264485                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer49.occupancy            298000                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer50.occupancy            241990                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer53.occupancy            286000                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer54.occupancy            270483                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer57.occupancy            299000                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer58.occupancy            206994                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer61.occupancy            280000                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer62.occupancy            202246                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
