;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CLK
CLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
CLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
CLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
CLK__CFG2_SRC_SEL_MASK EQU 0x07
CLK__INDEX EQU 0x02
CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK__PM_ACT_MSK EQU 0x04
CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK__PM_STBY_MSK EQU 0x04

; I2C
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; IML
IML__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
IML__0__MASK EQU 0x08
IML__0__PC EQU CYREG_PRT12_PC3
IML__0__PORT EQU 12
IML__0__SHIFT EQU 3
IML__1__INTTYPE EQU CYREG_PICU12_INTTYPE4
IML__1__MASK EQU 0x10
IML__1__PC EQU CYREG_PRT12_PC4
IML__1__PORT EQU 12
IML__1__SHIFT EQU 4
IML__AG EQU CYREG_PRT12_AG
IML__BIE EQU CYREG_PRT12_BIE
IML__BIT_MASK EQU CYREG_PRT12_BIT_MASK
IML__BYP EQU CYREG_PRT12_BYP
IML__DM0 EQU CYREG_PRT12_DM0
IML__DM1 EQU CYREG_PRT12_DM1
IML__DM2 EQU CYREG_PRT12_DM2
IML__DR EQU CYREG_PRT12_DR
IML__INP_DIS EQU CYREG_PRT12_INP_DIS
IML__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
IML__MASK EQU 0x18
IML__PORT EQU 12
IML__PRT EQU CYREG_PRT12_PRT
IML__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
IML__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
IML__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
IML__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
IML__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
IML__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
IML__PS EQU CYREG_PRT12_PS
IML__SHIFT EQU 3
IML__SIO_CFG EQU CYREG_PRT12_SIO_CFG
IML__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
IML__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
IML__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
IML__SLW EQU CYREG_PRT12_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

; SCL
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SCL__0__MASK EQU 0x20
SCL__0__PC EQU CYREG_PRT12_PC5
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 5
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x20
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 5
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
SDA__0__MASK EQU 0x40
SDA__0__PC EQU CYREG_PRT12_PC6
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 6
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x40
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 6
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

; IMAD
IMAD__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
IMAD__0__MASK EQU 0x40
IMAD__0__PC EQU CYREG_PRT2_PC6
IMAD__0__PORT EQU 2
IMAD__0__SHIFT EQU 6
IMAD__1__INTTYPE EQU CYREG_PICU2_INTTYPE7
IMAD__1__MASK EQU 0x80
IMAD__1__PC EQU CYREG_PRT2_PC7
IMAD__1__PORT EQU 2
IMAD__1__SHIFT EQU 7
IMAD__AG EQU CYREG_PRT2_AG
IMAD__AMUX EQU CYREG_PRT2_AMUX
IMAD__BIE EQU CYREG_PRT2_BIE
IMAD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IMAD__BYP EQU CYREG_PRT2_BYP
IMAD__CTL EQU CYREG_PRT2_CTL
IMAD__DM0 EQU CYREG_PRT2_DM0
IMAD__DM1 EQU CYREG_PRT2_DM1
IMAD__DM2 EQU CYREG_PRT2_DM2
IMAD__DR EQU CYREG_PRT2_DR
IMAD__INP_DIS EQU CYREG_PRT2_INP_DIS
IMAD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IMAD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IMAD__LCD_EN EQU CYREG_PRT2_LCD_EN
IMAD__MASK EQU 0xC0
IMAD__PORT EQU 2
IMAD__PRT EQU CYREG_PRT2_PRT
IMAD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IMAD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IMAD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IMAD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IMAD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IMAD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IMAD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IMAD__PS EQU CYREG_PRT2_PS
IMAD__SHIFT EQU 6
IMAD__SLW EQU CYREG_PRT2_SLW

; IMAI
IMAI__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
IMAI__0__MASK EQU 0x01
IMAI__0__PC EQU CYREG_PRT0_PC0
IMAI__0__PORT EQU 0
IMAI__0__SHIFT EQU 0
IMAI__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
IMAI__1__MASK EQU 0x02
IMAI__1__PC EQU CYREG_PRT0_PC1
IMAI__1__PORT EQU 0
IMAI__1__SHIFT EQU 1
IMAI__AG EQU CYREG_PRT0_AG
IMAI__AMUX EQU CYREG_PRT0_AMUX
IMAI__BIE EQU CYREG_PRT0_BIE
IMAI__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IMAI__BYP EQU CYREG_PRT0_BYP
IMAI__CTL EQU CYREG_PRT0_CTL
IMAI__DM0 EQU CYREG_PRT0_DM0
IMAI__DM1 EQU CYREG_PRT0_DM1
IMAI__DM2 EQU CYREG_PRT0_DM2
IMAI__DR EQU CYREG_PRT0_DR
IMAI__INP_DIS EQU CYREG_PRT0_INP_DIS
IMAI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IMAI__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IMAI__LCD_EN EQU CYREG_PRT0_LCD_EN
IMAI__MASK EQU 0x03
IMAI__PORT EQU 0
IMAI__PRT EQU CYREG_PRT0_PRT
IMAI__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IMAI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IMAI__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IMAI__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IMAI__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IMAI__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IMAI__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IMAI__PS EQU CYREG_PRT0_PS
IMAI__SHIFT EQU 0
IMAI__SLW EQU CYREG_PRT0_SLW

; IMAS
IMAS__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
IMAS__0__MASK EQU 0x08
IMAS__0__PC EQU CYREG_PRT0_PC3
IMAS__0__PORT EQU 0
IMAS__0__SHIFT EQU 3
IMAS__1__INTTYPE EQU CYREG_PICU0_INTTYPE4
IMAS__1__MASK EQU 0x10
IMAS__1__PC EQU CYREG_PRT0_PC4
IMAS__1__PORT EQU 0
IMAS__1__SHIFT EQU 4
IMAS__AG EQU CYREG_PRT0_AG
IMAS__AMUX EQU CYREG_PRT0_AMUX
IMAS__BIE EQU CYREG_PRT0_BIE
IMAS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IMAS__BYP EQU CYREG_PRT0_BYP
IMAS__CTL EQU CYREG_PRT0_CTL
IMAS__DM0 EQU CYREG_PRT0_DM0
IMAS__DM1 EQU CYREG_PRT0_DM1
IMAS__DM2 EQU CYREG_PRT0_DM2
IMAS__DR EQU CYREG_PRT0_DR
IMAS__INP_DIS EQU CYREG_PRT0_INP_DIS
IMAS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IMAS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IMAS__LCD_EN EQU CYREG_PRT0_LCD_EN
IMAS__MASK EQU 0x18
IMAS__PORT EQU 0
IMAS__PRT EQU CYREG_PRT0_PRT
IMAS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IMAS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IMAS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IMAS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IMAS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IMAS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IMAS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IMAS__PS EQU CYREG_PRT0_PS
IMAS__SHIFT EQU 3
IMAS__SLW EQU CYREG_PRT0_SLW

; IMPD
IMPD__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
IMPD__0__MASK EQU 0x08
IMPD__0__PC EQU CYREG_PRT2_PC3
IMPD__0__PORT EQU 2
IMPD__0__SHIFT EQU 3
IMPD__1__INTTYPE EQU CYREG_PICU2_INTTYPE4
IMPD__1__MASK EQU 0x10
IMPD__1__PC EQU CYREG_PRT2_PC4
IMPD__1__PORT EQU 2
IMPD__1__SHIFT EQU 4
IMPD__AG EQU CYREG_PRT2_AG
IMPD__AMUX EQU CYREG_PRT2_AMUX
IMPD__BIE EQU CYREG_PRT2_BIE
IMPD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IMPD__BYP EQU CYREG_PRT2_BYP
IMPD__CTL EQU CYREG_PRT2_CTL
IMPD__DM0 EQU CYREG_PRT2_DM0
IMPD__DM1 EQU CYREG_PRT2_DM1
IMPD__DM2 EQU CYREG_PRT2_DM2
IMPD__DR EQU CYREG_PRT2_DR
IMPD__INP_DIS EQU CYREG_PRT2_INP_DIS
IMPD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IMPD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IMPD__LCD_EN EQU CYREG_PRT2_LCD_EN
IMPD__MASK EQU 0x18
IMPD__PORT EQU 2
IMPD__PRT EQU CYREG_PRT2_PRT
IMPD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IMPD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IMPD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IMPD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IMPD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IMPD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IMPD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IMPD__PS EQU CYREG_PRT2_PS
IMPD__SHIFT EQU 3
IMPD__SLW EQU CYREG_PRT2_SLW

; IMPI
IMPI__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
IMPI__0__MASK EQU 0x20
IMPI__0__PC EQU CYREG_PRT0_PC5
IMPI__0__PORT EQU 0
IMPI__0__SHIFT EQU 5
IMPI__1__INTTYPE EQU CYREG_PICU0_INTTYPE6
IMPI__1__MASK EQU 0x40
IMPI__1__PC EQU CYREG_PRT0_PC6
IMPI__1__PORT EQU 0
IMPI__1__SHIFT EQU 6
IMPI__AG EQU CYREG_PRT0_AG
IMPI__AMUX EQU CYREG_PRT0_AMUX
IMPI__BIE EQU CYREG_PRT0_BIE
IMPI__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IMPI__BYP EQU CYREG_PRT0_BYP
IMPI__CTL EQU CYREG_PRT0_CTL
IMPI__DM0 EQU CYREG_PRT0_DM0
IMPI__DM1 EQU CYREG_PRT0_DM1
IMPI__DM2 EQU CYREG_PRT0_DM2
IMPI__DR EQU CYREG_PRT0_DR
IMPI__INP_DIS EQU CYREG_PRT0_INP_DIS
IMPI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IMPI__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IMPI__LCD_EN EQU CYREG_PRT0_LCD_EN
IMPI__MASK EQU 0x60
IMPI__PORT EQU 0
IMPI__PRT EQU CYREG_PRT0_PRT
IMPI__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IMPI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IMPI__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IMPI__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IMPI__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IMPI__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IMPI__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IMPI__PS EQU CYREG_PRT0_PS
IMPI__SHIFT EQU 5
IMPI__SLW EQU CYREG_PRT0_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT3_PC0
Rx_1__0__PORT EQU 3
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT3_AG
Rx_1__AMUX EQU CYREG_PRT3_AMUX
Rx_1__BIE EQU CYREG_PRT3_BIE
Rx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_1__BYP EQU CYREG_PRT3_BYP
Rx_1__CTL EQU CYREG_PRT3_CTL
Rx_1__DM0 EQU CYREG_PRT3_DM0
Rx_1__DM1 EQU CYREG_PRT3_DM1
Rx_1__DM2 EQU CYREG_PRT3_DM2
Rx_1__DR EQU CYREG_PRT3_DR
Rx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 3
Rx_1__PRT EQU CYREG_PRT3_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_1__PS EQU CYREG_PRT3_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT3_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT3_PC1
Tx_1__0__PORT EQU 3
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT3_AG
Tx_1__AMUX EQU CYREG_PRT3_AMUX
Tx_1__BIE EQU CYREG_PRT3_BIE
Tx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_1__BYP EQU CYREG_PRT3_BYP
Tx_1__CTL EQU CYREG_PRT3_CTL
Tx_1__DM0 EQU CYREG_PRT3_DM0
Tx_1__DM1 EQU CYREG_PRT3_DM1
Tx_1__DM2 EQU CYREG_PRT3_DM2
Tx_1__DR EQU CYREG_PRT3_DR
Tx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 3
Tx_1__PRT EQU CYREG_PRT3_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_1__PS EQU CYREG_PRT3_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT3_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; INFRA
INFRA__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
INFRA__0__MASK EQU 0x04
INFRA__0__PC EQU CYREG_PRT1_PC2
INFRA__0__PORT EQU 1
INFRA__0__SHIFT EQU 2
INFRA__AG EQU CYREG_PRT1_AG
INFRA__AMUX EQU CYREG_PRT1_AMUX
INFRA__BIE EQU CYREG_PRT1_BIE
INFRA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
INFRA__BYP EQU CYREG_PRT1_BYP
INFRA__CTL EQU CYREG_PRT1_CTL
INFRA__DM0 EQU CYREG_PRT1_DM0
INFRA__DM1 EQU CYREG_PRT1_DM1
INFRA__DM2 EQU CYREG_PRT1_DM2
INFRA__DR EQU CYREG_PRT1_DR
INFRA__INP_DIS EQU CYREG_PRT1_INP_DIS
INFRA__INTSTAT EQU CYREG_PICU1_INTSTAT
INFRA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
INFRA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
INFRA__LCD_EN EQU CYREG_PRT1_LCD_EN
INFRA__MASK EQU 0x04
INFRA__PORT EQU 1
INFRA__PRT EQU CYREG_PRT1_PRT
INFRA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
INFRA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
INFRA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
INFRA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
INFRA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
INFRA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
INFRA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
INFRA__PS EQU CYREG_PRT1_PS
INFRA__SHIFT EQU 2
INFRA__SLW EQU CYREG_PRT1_SLW
INFRA__SNAP EQU CYREG_PICU1_SNAP

; IRQRX
IRQRX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IRQRX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IRQRX__INTC_MASK EQU 0x01
IRQRX__INTC_NUMBER EQU 0
IRQRX__INTC_PRIOR_NUM EQU 7
IRQRX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
IRQRX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IRQRX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; MotorAD
MotorAD__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MotorAD__0__MASK EQU 0x40
MotorAD__0__PC EQU CYREG_PRT1_PC6
MotorAD__0__PORT EQU 1
MotorAD__0__SHIFT EQU 6
MotorAD__AG EQU CYREG_PRT1_AG
MotorAD__AMUX EQU CYREG_PRT1_AMUX
MotorAD__BIE EQU CYREG_PRT1_BIE
MotorAD__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MotorAD__BYP EQU CYREG_PRT1_BYP
MotorAD__CTL EQU CYREG_PRT1_CTL
MotorAD__DM0 EQU CYREG_PRT1_DM0
MotorAD__DM1 EQU CYREG_PRT1_DM1
MotorAD__DM2 EQU CYREG_PRT1_DM2
MotorAD__DR EQU CYREG_PRT1_DR
MotorAD__INP_DIS EQU CYREG_PRT1_INP_DIS
MotorAD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MotorAD__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MotorAD__LCD_EN EQU CYREG_PRT1_LCD_EN
MotorAD__MASK EQU 0x40
MotorAD__PORT EQU 1
MotorAD__PRT EQU CYREG_PRT1_PRT
MotorAD__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MotorAD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MotorAD__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MotorAD__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MotorAD__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MotorAD__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MotorAD__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MotorAD__PS EQU CYREG_PRT1_PS
MotorAD__SHIFT EQU 6
MotorAD__SLW EQU CYREG_PRT1_SLW

; MotorAI
MotorAI__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
MotorAI__0__MASK EQU 0x80
MotorAI__0__PC EQU CYREG_PRT1_PC7
MotorAI__0__PORT EQU 1
MotorAI__0__SHIFT EQU 7
MotorAI__AG EQU CYREG_PRT1_AG
MotorAI__AMUX EQU CYREG_PRT1_AMUX
MotorAI__BIE EQU CYREG_PRT1_BIE
MotorAI__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MotorAI__BYP EQU CYREG_PRT1_BYP
MotorAI__CTL EQU CYREG_PRT1_CTL
MotorAI__DM0 EQU CYREG_PRT1_DM0
MotorAI__DM1 EQU CYREG_PRT1_DM1
MotorAI__DM2 EQU CYREG_PRT1_DM2
MotorAI__DR EQU CYREG_PRT1_DR
MotorAI__INP_DIS EQU CYREG_PRT1_INP_DIS
MotorAI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MotorAI__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MotorAI__LCD_EN EQU CYREG_PRT1_LCD_EN
MotorAI__MASK EQU 0x80
MotorAI__PORT EQU 1
MotorAI__PRT EQU CYREG_PRT1_PRT
MotorAI__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MotorAI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MotorAI__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MotorAI__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MotorAI__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MotorAI__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MotorAI__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MotorAI__PS EQU CYREG_PRT1_PS
MotorAI__SHIFT EQU 7
MotorAI__SLW EQU CYREG_PRT1_SLW

; MotorPD
MotorPD__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
MotorPD__0__MASK EQU 0x80
MotorPD__0__PC EQU CYREG_PRT0_PC7
MotorPD__0__PORT EQU 0
MotorPD__0__SHIFT EQU 7
MotorPD__AG EQU CYREG_PRT0_AG
MotorPD__AMUX EQU CYREG_PRT0_AMUX
MotorPD__BIE EQU CYREG_PRT0_BIE
MotorPD__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MotorPD__BYP EQU CYREG_PRT0_BYP
MotorPD__CTL EQU CYREG_PRT0_CTL
MotorPD__DM0 EQU CYREG_PRT0_DM0
MotorPD__DM1 EQU CYREG_PRT0_DM1
MotorPD__DM2 EQU CYREG_PRT0_DM2
MotorPD__DR EQU CYREG_PRT0_DR
MotorPD__INP_DIS EQU CYREG_PRT0_INP_DIS
MotorPD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MotorPD__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MotorPD__LCD_EN EQU CYREG_PRT0_LCD_EN
MotorPD__MASK EQU 0x80
MotorPD__PORT EQU 0
MotorPD__PRT EQU CYREG_PRT0_PRT
MotorPD__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MotorPD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MotorPD__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MotorPD__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MotorPD__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MotorPD__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MotorPD__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MotorPD__PS EQU CYREG_PRT0_PS
MotorPD__SHIFT EQU 7
MotorPD__SLW EQU CYREG_PRT0_SLW

; MotorPI
MotorPI__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
MotorPI__0__MASK EQU 0x20
MotorPI__0__PC EQU CYREG_PRT2_PC5
MotorPI__0__PORT EQU 2
MotorPI__0__SHIFT EQU 5
MotorPI__AG EQU CYREG_PRT2_AG
MotorPI__AMUX EQU CYREG_PRT2_AMUX
MotorPI__BIE EQU CYREG_PRT2_BIE
MotorPI__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MotorPI__BYP EQU CYREG_PRT2_BYP
MotorPI__CTL EQU CYREG_PRT2_CTL
MotorPI__DM0 EQU CYREG_PRT2_DM0
MotorPI__DM1 EQU CYREG_PRT2_DM1
MotorPI__DM2 EQU CYREG_PRT2_DM2
MotorPI__DR EQU CYREG_PRT2_DR
MotorPI__INP_DIS EQU CYREG_PRT2_INP_DIS
MotorPI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MotorPI__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MotorPI__LCD_EN EQU CYREG_PRT2_LCD_EN
MotorPI__MASK EQU 0x20
MotorPI__PORT EQU 2
MotorPI__PRT EQU CYREG_PRT2_PRT
MotorPI__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MotorPI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MotorPI__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MotorPI__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MotorPI__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MotorPI__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MotorPI__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MotorPI__PS EQU CYREG_PRT2_PS
MotorPI__SHIFT EQU 5
MotorPI__SLW EQU CYREG_PRT2_SLW

; PWM_D_A
PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_D_A_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_D_A_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_D_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_D_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
PWM_D_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_D_A_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
PWM_D_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_D_A_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_D_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_D_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_D_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_D_A_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_D_A_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_D_A_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_D_A_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_D_A_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_D_A_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_D_A_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_D_A_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_D_A_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_D_A_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_D_A_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_D_A_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_D_A_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_D_A_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
PWM_D_A_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
PWM_D_A_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_D_A_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
PWM_D_A_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
PWM_D_A_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_D_A_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_D_A_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
PWM_D_A_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
PWM_D_A_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_D_A_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; PWMdoor
PWMdoor__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
PWMdoor__0__MASK EQU 0x20
PWMdoor__0__PC EQU CYREG_PRT1_PC5
PWMdoor__0__PORT EQU 1
PWMdoor__0__SHIFT EQU 5
PWMdoor__AG EQU CYREG_PRT1_AG
PWMdoor__AMUX EQU CYREG_PRT1_AMUX
PWMdoor__BIE EQU CYREG_PRT1_BIE
PWMdoor__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PWMdoor__BYP EQU CYREG_PRT1_BYP
PWMdoor__CTL EQU CYREG_PRT1_CTL
PWMdoor__DM0 EQU CYREG_PRT1_DM0
PWMdoor__DM1 EQU CYREG_PRT1_DM1
PWMdoor__DM2 EQU CYREG_PRT1_DM2
PWMdoor__DR EQU CYREG_PRT1_DR
PWMdoor__INP_DIS EQU CYREG_PRT1_INP_DIS
PWMdoor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PWMdoor__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PWMdoor__LCD_EN EQU CYREG_PRT1_LCD_EN
PWMdoor__MASK EQU 0x20
PWMdoor__PORT EQU 1
PWMdoor__PRT EQU CYREG_PRT1_PRT
PWMdoor__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PWMdoor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PWMdoor__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PWMdoor__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PWMdoor__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PWMdoor__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PWMdoor__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PWMdoor__PS EQU CYREG_PRT1_PS
PWMdoor__SHIFT EQU 5
PWMdoor__SLW EQU CYREG_PRT1_SLW

; IRQINFRA
IRQINFRA__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IRQINFRA__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IRQINFRA__INTC_MASK EQU 0x20
IRQINFRA__INTC_NUMBER EQU 5
IRQINFRA__INTC_PRIOR_NUM EQU 7
IRQINFRA__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
IRQINFRA__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IRQINFRA__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Lanzamiento
Lanzamiento__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Lanzamiento__0__MASK EQU 0x01
Lanzamiento__0__PC EQU CYREG_PRT2_PC0
Lanzamiento__0__PORT EQU 2
Lanzamiento__0__SHIFT EQU 0
Lanzamiento__AG EQU CYREG_PRT2_AG
Lanzamiento__AMUX EQU CYREG_PRT2_AMUX
Lanzamiento__BIE EQU CYREG_PRT2_BIE
Lanzamiento__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Lanzamiento__BYP EQU CYREG_PRT2_BYP
Lanzamiento__CTL EQU CYREG_PRT2_CTL
Lanzamiento__DM0 EQU CYREG_PRT2_DM0
Lanzamiento__DM1 EQU CYREG_PRT2_DM1
Lanzamiento__DM2 EQU CYREG_PRT2_DM2
Lanzamiento__DR EQU CYREG_PRT2_DR
Lanzamiento__INP_DIS EQU CYREG_PRT2_INP_DIS
Lanzamiento__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Lanzamiento__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Lanzamiento__LCD_EN EQU CYREG_PRT2_LCD_EN
Lanzamiento__MASK EQU 0x01
Lanzamiento__PORT EQU 2
Lanzamiento__PRT EQU CYREG_PRT2_PRT
Lanzamiento__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Lanzamiento__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Lanzamiento__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Lanzamiento__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Lanzamiento__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Lanzamiento__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Lanzamiento__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Lanzamiento__PS EQU CYREG_PRT2_PS
Lanzamiento__SHIFT EQU 0
Lanzamiento__SLW EQU CYREG_PRT2_SLW

; Pin_Ascensor
Pin_Ascensor__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Pin_Ascensor__0__MASK EQU 0x04
Pin_Ascensor__0__PC EQU CYREG_PRT0_PC2
Pin_Ascensor__0__PORT EQU 0
Pin_Ascensor__0__SHIFT EQU 2
Pin_Ascensor__AG EQU CYREG_PRT0_AG
Pin_Ascensor__AMUX EQU CYREG_PRT0_AMUX
Pin_Ascensor__BIE EQU CYREG_PRT0_BIE
Pin_Ascensor__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Ascensor__BYP EQU CYREG_PRT0_BYP
Pin_Ascensor__CTL EQU CYREG_PRT0_CTL
Pin_Ascensor__DM0 EQU CYREG_PRT0_DM0
Pin_Ascensor__DM1 EQU CYREG_PRT0_DM1
Pin_Ascensor__DM2 EQU CYREG_PRT0_DM2
Pin_Ascensor__DR EQU CYREG_PRT0_DR
Pin_Ascensor__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Ascensor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Ascensor__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Ascensor__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Ascensor__MASK EQU 0x04
Pin_Ascensor__PORT EQU 0
Pin_Ascensor__PRT EQU CYREG_PRT0_PRT
Pin_Ascensor__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Ascensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Ascensor__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Ascensor__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Ascensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Ascensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Ascensor__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Ascensor__PS EQU CYREG_PRT0_PS
Pin_Ascensor__SHIFT EQU 2
Pin_Ascensor__SLW EQU CYREG_PRT0_SLW

; PWM_Motores_A
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_Motores_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB07_F1
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; PWM_Motores_P
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Motores_P_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_Motores_P_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Motores_P_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Motores_P_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_Motores_P_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_Motores_P_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_Motores_P_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
PWM_Motores_P_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Motores_P_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Motores_P_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Motores_P_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Motores_P_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_Motores_P_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
PWM_Motores_P_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Motores_P_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Motores_P_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_Motores_P_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_Motores_P_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_Motores_P_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
