// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state13 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] p_src_rows_V_read;
input  [10:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln444_reg_5591;
reg   [0:0] and_ln118_reg_5600;
reg   [0:0] icmp_ln899_reg_5520;
reg   [0:0] icmp_ln887_reg_5511;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] and_ln512_reg_5647;
reg   [0:0] and_ln512_reg_5647_pp0_iter7_reg;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [31:0] t_V_4_reg_1054;
wire  signed [31:0] p_src_cols_V_read_cas_fu_1065_p1;
reg  signed [31:0] p_src_cols_V_read_cas_reg_4741;
wire  signed [31:0] p_src_rows_V_read_cas_fu_1069_p1;
reg  signed [31:0] p_src_rows_V_read_cas_reg_4747;
wire   [1:0] add_ln400_fu_1073_p2;
wire    ap_CS_fsm_state2;
wire  signed [31:0] sext_ln443_1_fu_1094_p1;
reg  signed [31:0] sext_ln443_1_reg_5464;
wire   [0:0] icmp_ln400_fu_1079_p2;
wire  signed [31:0] sext_ln443_3_fu_1107_p1;
reg  signed [31:0] sext_ln443_3_reg_5469;
wire   [2:0] add_ln507_fu_1128_p2;
reg   [2:0] add_ln507_reg_5474;
wire   [2:0] add_ln147_fu_1134_p2;
reg   [2:0] add_ln147_reg_5483;
wire  signed [31:0] sext_ln147_1_fu_1157_p1;
reg  signed [31:0] sext_ln147_1_reg_5492;
wire   [2:0] add_ln458_fu_1161_p2;
reg   [2:0] add_ln458_reg_5497;
wire   [0:0] icmp_ln443_fu_1167_p2;
wire    ap_CS_fsm_state3;
wire   [31:0] i_V_fu_1172_p2;
reg   [31:0] i_V_reg_5506;
wire   [0:0] icmp_ln887_fu_1178_p2;
wire   [0:0] xor_ln457_fu_1183_p2;
reg   [0:0] xor_ln457_reg_5515;
wire   [0:0] icmp_ln899_fu_1189_p2;
wire   [0:0] icmp_ln879_fu_1195_p2;
reg   [0:0] icmp_ln879_reg_5525;
wire   [0:0] icmp_ln879_1_fu_1201_p2;
reg   [0:0] icmp_ln879_1_reg_5529;
wire   [0:0] icmp_ln879_2_fu_1207_p2;
reg   [0:0] icmp_ln879_2_reg_5533;
wire   [0:0] icmp_ln899_1_fu_1213_p2;
reg   [0:0] icmp_ln899_1_reg_5537;
wire   [2:0] sub_ln493_fu_1559_p2;
reg   [2:0] sub_ln493_reg_5556;
wire   [2:0] sub_ln493_1_fu_1591_p2;
reg   [2:0] sub_ln493_1_reg_5563;
wire   [2:0] sub_ln493_2_fu_1623_p2;
reg   [2:0] sub_ln493_2_reg_5570;
wire   [2:0] sub_ln493_3_fu_1655_p2;
reg   [2:0] sub_ln493_3_reg_5577;
wire   [2:0] sub_ln493_4_fu_1687_p2;
reg   [2:0] sub_ln493_4_reg_5584;
wire   [0:0] icmp_ln444_fu_1692_p2;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_predicate_op338_read_state5;
reg    ap_predicate_op349_read_state5;
reg    ap_predicate_op363_read_state5;
reg    ap_predicate_op374_read_state5;
reg    ap_predicate_op398_read_state5;
reg    ap_predicate_op409_read_state5;
reg    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state8_pp0_stage0_iter4;
wire    ap_block_state9_pp0_stage0_iter5;
wire    ap_block_state10_pp0_stage0_iter6;
wire    ap_block_state11_pp0_stage0_iter7;
reg    ap_block_state12_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln444_reg_5591_pp0_iter1_reg;
reg   [0:0] icmp_ln444_reg_5591_pp0_iter2_reg;
reg   [0:0] icmp_ln444_reg_5591_pp0_iter3_reg;
reg   [0:0] icmp_ln444_reg_5591_pp0_iter4_reg;
reg   [0:0] icmp_ln444_reg_5591_pp0_iter5_reg;
wire   [31:0] j_V_fu_1697_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] and_ln118_fu_1744_p2;
reg   [0:0] and_ln118_reg_5600_pp0_iter1_reg;
wire   [31:0] select_ln118_3_fu_1790_p3;
reg   [31:0] select_ln118_3_reg_5604;
wire   [0:0] or_ln457_fu_1802_p2;
reg   [0:0] or_ln457_reg_5609;
reg   [0:0] or_ln457_reg_5609_pp0_iter1_reg;
wire   [2:0] sub_ln493_5_fu_1807_p2;
reg   [2:0] sub_ln493_5_reg_5628;
reg   [2:0] sub_ln493_5_reg_5628_pp0_iter1_reg;
wire   [0:0] and_ln512_fu_1812_p2;
reg   [0:0] and_ln512_reg_5647_pp0_iter1_reg;
reg   [0:0] and_ln512_reg_5647_pp0_iter2_reg;
reg   [0:0] and_ln512_reg_5647_pp0_iter3_reg;
reg   [0:0] and_ln512_reg_5647_pp0_iter4_reg;
reg   [0:0] and_ln512_reg_5647_pp0_iter5_reg;
reg   [0:0] and_ln512_reg_5647_pp0_iter6_reg;
reg   [9:0] k_buf_0_val_6_addr_reg_5656;
reg   [9:0] k_buf_0_val_7_addr_reg_5662;
reg   [9:0] k_buf_0_val_8_addr_reg_5668;
reg   [9:0] k_buf_0_val_9_addr_reg_5674;
reg   [9:0] k_buf_1_val_6_addr_reg_5685;
reg   [9:0] k_buf_1_val_7_addr_reg_5691;
reg   [9:0] k_buf_1_val_8_addr_reg_5697;
reg   [9:0] k_buf_1_val_9_addr_reg_5703;
wire   [7:0] tmp_16_fu_1874_p7;
reg   [7:0] tmp_16_reg_5709;
wire   [7:0] tmp_23_fu_1914_p7;
reg   [7:0] tmp_23_reg_5719;
reg   [9:0] k_buf_2_val_6_addr_reg_5724;
wire   [7:0] tmp_24_fu_1929_p7;
reg   [7:0] tmp_24_reg_5730;
reg   [9:0] k_buf_2_val_7_addr_reg_5735;
wire   [7:0] tmp_25_fu_1944_p7;
reg   [7:0] tmp_25_reg_5741;
reg   [9:0] k_buf_2_val_8_addr_reg_5746;
wire   [7:0] tmp_26_fu_1959_p7;
reg   [7:0] tmp_26_reg_5752;
reg   [9:0] k_buf_2_val_9_addr_reg_5757;
wire   [7:0] tmp_27_fu_1974_p7;
reg   [7:0] tmp_27_reg_5763;
wire   [7:0] src_kernel_win_0_va_20_fu_2314_p3;
reg   [7:0] src_kernel_win_0_va_20_reg_5768;
reg   [7:0] src_kernel_win_0_va_20_reg_5768_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_20_reg_5768_pp0_iter4_reg;
reg   [7:0] src_kernel_win_0_va_20_reg_5768_pp0_iter5_reg;
wire   [7:0] src_kernel_win_0_va_21_fu_2336_p3;
reg   [7:0] src_kernel_win_0_va_21_reg_5774;
reg   [7:0] src_kernel_win_0_va_21_reg_5774_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_21_reg_5774_pp0_iter4_reg;
reg   [7:0] src_kernel_win_0_va_21_reg_5774_pp0_iter5_reg;
wire   [7:0] src_kernel_win_0_va_22_fu_2358_p3;
reg   [7:0] src_kernel_win_0_va_22_reg_5780;
reg   [7:0] src_kernel_win_0_va_22_reg_5780_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_22_reg_5780_pp0_iter4_reg;
reg   [7:0] src_kernel_win_0_va_22_reg_5780_pp0_iter5_reg;
wire   [7:0] src_kernel_win_0_va_23_fu_2380_p3;
reg   [7:0] src_kernel_win_0_va_23_reg_5786;
reg   [7:0] src_kernel_win_0_va_23_reg_5786_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_23_reg_5786_pp0_iter4_reg;
wire   [7:0] src_kernel_win_0_va_24_fu_2402_p3;
reg   [7:0] src_kernel_win_0_va_24_reg_5792;
wire   [16:0] grp_fu_4265_p3;
reg   [16:0] add_ln703_reg_5798;
reg    ap_enable_reg_pp0_iter2;
wire   [7:0] src_kernel_win_1_va_20_fu_2663_p3;
reg   [7:0] src_kernel_win_1_va_20_reg_5803;
reg   [7:0] src_kernel_win_1_va_20_reg_5803_pp0_iter3_reg;
reg   [7:0] src_kernel_win_1_va_20_reg_5803_pp0_iter4_reg;
reg   [7:0] src_kernel_win_1_va_20_reg_5803_pp0_iter5_reg;
wire   [7:0] src_kernel_win_1_va_21_fu_2685_p3;
reg   [7:0] src_kernel_win_1_va_21_reg_5809;
reg   [7:0] src_kernel_win_1_va_21_reg_5809_pp0_iter3_reg;
reg   [7:0] src_kernel_win_1_va_21_reg_5809_pp0_iter4_reg;
reg   [7:0] src_kernel_win_1_va_21_reg_5809_pp0_iter5_reg;
wire   [7:0] src_kernel_win_1_va_22_fu_2707_p3;
reg   [7:0] src_kernel_win_1_va_22_reg_5815;
reg   [7:0] src_kernel_win_1_va_22_reg_5815_pp0_iter3_reg;
reg   [7:0] src_kernel_win_1_va_22_reg_5815_pp0_iter4_reg;
reg   [7:0] src_kernel_win_1_va_22_reg_5815_pp0_iter5_reg;
wire   [7:0] src_kernel_win_1_va_23_fu_2729_p3;
reg   [7:0] src_kernel_win_1_va_23_reg_5821;
reg   [7:0] src_kernel_win_1_va_23_reg_5821_pp0_iter3_reg;
reg   [7:0] src_kernel_win_1_va_23_reg_5821_pp0_iter4_reg;
wire   [7:0] src_kernel_win_1_va_24_fu_2751_p3;
reg   [7:0] src_kernel_win_1_va_24_reg_5827;
wire   [16:0] grp_fu_4273_p3;
reg   [16:0] add_ln703_24_reg_5833;
wire   [7:0] src_kernel_win_2_va_35_fu_2848_p3;
reg   [7:0] src_kernel_win_2_va_35_reg_5838;
reg   [7:0] src_kernel_win_2_va_35_reg_5838_pp0_iter3_reg;
reg   [7:0] src_kernel_win_2_va_35_reg_5838_pp0_iter4_reg;
reg   [7:0] src_kernel_win_2_va_35_reg_5838_pp0_iter5_reg;
wire   [7:0] src_kernel_win_2_va_36_fu_2870_p3;
reg   [7:0] src_kernel_win_2_va_36_reg_5844;
reg   [7:0] src_kernel_win_2_va_36_reg_5844_pp0_iter3_reg;
reg   [7:0] src_kernel_win_2_va_36_reg_5844_pp0_iter4_reg;
reg   [7:0] src_kernel_win_2_va_36_reg_5844_pp0_iter5_reg;
wire   [7:0] src_kernel_win_2_va_37_fu_2892_p3;
reg   [7:0] src_kernel_win_2_va_37_reg_5850;
reg   [7:0] src_kernel_win_2_va_37_reg_5850_pp0_iter3_reg;
reg   [7:0] src_kernel_win_2_va_37_reg_5850_pp0_iter4_reg;
reg   [7:0] src_kernel_win_2_va_37_reg_5850_pp0_iter5_reg;
wire   [7:0] src_kernel_win_2_va_38_fu_2914_p3;
reg   [7:0] src_kernel_win_2_va_38_reg_5856;
reg   [7:0] src_kernel_win_2_va_38_reg_5856_pp0_iter3_reg;
reg   [7:0] src_kernel_win_2_va_38_reg_5856_pp0_iter4_reg;
wire   [7:0] src_kernel_win_2_va_39_fu_2936_p3;
reg   [7:0] src_kernel_win_2_va_39_reg_5862;
wire   [16:0] grp_fu_4281_p3;
reg   [16:0] add_ln703_48_reg_5868;
wire   [18:0] grp_fu_4298_p3;
reg   [18:0] add_ln703_2_reg_5873;
reg    ap_enable_reg_pp0_iter3;
wire   [16:0] grp_fu_4306_p3;
reg   [16:0] add_ln703_3_reg_5878;
wire   [18:0] grp_fu_4323_p3;
reg   [18:0] add_ln703_26_reg_5883;
wire   [16:0] grp_fu_4331_p3;
reg   [16:0] add_ln703_27_reg_5888;
wire   [18:0] grp_fu_4348_p3;
reg   [18:0] add_ln703_50_reg_5893;
wire   [16:0] grp_fu_4356_p3;
reg   [16:0] add_ln703_51_reg_5898;
wire   [19:0] grp_fu_4372_p3;
reg   [19:0] add_ln703_6_reg_5903;
reg    ap_enable_reg_pp0_iter4;
wire   [17:0] grp_fu_4380_p3;
reg   [17:0] add_ln703_8_reg_5908;
wire   [19:0] grp_fu_4396_p3;
reg   [19:0] add_ln703_30_reg_5913;
wire   [17:0] grp_fu_4404_p3;
reg   [17:0] add_ln703_32_reg_5918;
wire   [19:0] grp_fu_4420_p3;
reg   [19:0] add_ln703_54_reg_5923;
wire   [17:0] grp_fu_4428_p3;
reg   [17:0] add_ln703_56_reg_5928;
(* use_dsp48 = "no" *) wire   [20:0] add_ln703_10_fu_3340_p2;
reg   [20:0] add_ln703_10_reg_5933;
wire   [18:0] mul_ln1118_13_fu_4462_p2;
reg   [18:0] mul_ln1118_13_reg_5938;
wire   [19:0] mul_ln1118_14_fu_4468_p2;
reg   [19:0] mul_ln1118_14_reg_5943;
wire   [17:0] grp_fu_4454_p3;
reg   [17:0] add_ln703_17_reg_5948;
reg    ap_enable_reg_pp0_iter5;
wire   [17:0] grp_fu_4474_p3;
reg   [17:0] mul_ln703_4_reg_5953;
(* use_dsp48 = "no" *) wire   [20:0] add_ln703_34_fu_3408_p2;
reg   [20:0] add_ln703_34_reg_5958;
wire   [18:0] mul_ln1118_32_fu_4508_p2;
reg   [18:0] mul_ln1118_32_reg_5963;
wire   [19:0] mul_ln1118_33_fu_4514_p2;
reg   [19:0] mul_ln1118_33_reg_5968;
wire   [17:0] grp_fu_4500_p3;
reg   [17:0] add_ln703_41_reg_5973;
wire   [17:0] grp_fu_4520_p3;
reg   [17:0] mul_ln703_7_reg_5978;
(* use_dsp48 = "no" *) wire   [20:0] add_ln703_58_fu_3476_p2;
reg   [20:0] add_ln703_58_reg_5983;
wire   [18:0] mul_ln1118_51_fu_4554_p2;
reg   [18:0] mul_ln1118_51_reg_5988;
wire   [19:0] mul_ln1118_52_fu_4560_p2;
reg   [19:0] mul_ln1118_52_reg_5993;
wire   [17:0] grp_fu_4546_p3;
reg   [17:0] add_ln703_65_reg_5998;
wire   [17:0] grp_fu_4566_p3;
reg   [17:0] mul_ln703_10_reg_6003;
wire   [21:0] grp_fu_4574_p3;
reg   [21:0] add_ln703_12_reg_6008;
reg    ap_enable_reg_pp0_iter6;
(* use_dsp48 = "no" *) wire   [19:0] add_ln703_15_fu_3644_p2;
reg   [19:0] add_ln703_15_reg_6013;
(* use_dsp48 = "no" *) wire   [18:0] add_ln703_22_fu_3655_p2;
reg   [18:0] add_ln703_22_reg_6018;
wire   [21:0] grp_fu_4625_p3;
reg   [21:0] add_ln703_36_reg_6023;
(* use_dsp48 = "no" *) wire   [19:0] add_ln703_39_fu_3711_p2;
reg   [19:0] add_ln703_39_reg_6028;
(* use_dsp48 = "no" *) wire   [18:0] add_ln703_46_fu_3722_p2;
reg   [18:0] add_ln703_46_reg_6033;
wire   [21:0] grp_fu_4676_p3;
reg   [21:0] add_ln703_60_reg_6038;
(* use_dsp48 = "no" *) wire   [19:0] add_ln703_63_fu_3778_p2;
reg   [19:0] add_ln703_63_reg_6043;
(* use_dsp48 = "no" *) wire   [18:0] add_ln703_70_fu_3789_p2;
reg   [18:0] add_ln703_70_reg_6048;
wire   [7:0] p_Val2_12_fu_4095_p3;
reg   [7:0] p_Val2_12_reg_6053;
wire   [7:0] p_Val2_13_fu_4176_p3;
reg   [7:0] p_Val2_13_reg_6058;
wire   [7:0] p_Val2_14_fu_4257_p3;
reg   [7:0] p_Val2_14_reg_6063;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter1_state5;
reg    ap_enable_reg_pp0_iter7;
wire   [9:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
reg    k_buf_0_val_5_we0;
wire   [7:0] k_buf_0_val_5_q0;
wire   [9:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
wire   [9:0] k_buf_0_val_6_address0;
reg    k_buf_0_val_6_ce0;
reg    k_buf_0_val_6_we0;
wire   [7:0] k_buf_0_val_6_q0;
wire   [9:0] k_buf_0_val_6_address1;
reg    k_buf_0_val_6_ce1;
reg    k_buf_0_val_6_we1;
wire   [9:0] k_buf_0_val_7_address0;
reg    k_buf_0_val_7_ce0;
reg    k_buf_0_val_7_we0;
wire   [7:0] k_buf_0_val_7_q0;
wire   [9:0] k_buf_0_val_7_address1;
reg    k_buf_0_val_7_ce1;
reg    k_buf_0_val_7_we1;
wire   [9:0] k_buf_0_val_8_address0;
reg    k_buf_0_val_8_ce0;
reg    k_buf_0_val_8_we0;
wire   [7:0] k_buf_0_val_8_q0;
wire   [9:0] k_buf_0_val_8_address1;
reg    k_buf_0_val_8_ce1;
reg    k_buf_0_val_8_we1;
wire   [9:0] k_buf_0_val_9_address0;
reg    k_buf_0_val_9_ce0;
reg    k_buf_0_val_9_we0;
wire   [7:0] k_buf_0_val_9_q0;
wire   [9:0] k_buf_0_val_9_address1;
reg    k_buf_0_val_9_ce1;
reg    k_buf_0_val_9_we1;
wire   [9:0] k_buf_1_val_5_address0;
reg    k_buf_1_val_5_ce0;
reg    k_buf_1_val_5_we0;
wire   [7:0] k_buf_1_val_5_q0;
wire   [9:0] k_buf_1_val_5_address1;
reg    k_buf_1_val_5_ce1;
reg    k_buf_1_val_5_we1;
wire   [9:0] k_buf_1_val_6_address0;
reg    k_buf_1_val_6_ce0;
reg    k_buf_1_val_6_we0;
wire   [7:0] k_buf_1_val_6_q0;
wire   [9:0] k_buf_1_val_6_address1;
reg    k_buf_1_val_6_ce1;
reg    k_buf_1_val_6_we1;
wire   [9:0] k_buf_1_val_7_address0;
reg    k_buf_1_val_7_ce0;
reg    k_buf_1_val_7_we0;
wire   [7:0] k_buf_1_val_7_q0;
wire   [9:0] k_buf_1_val_7_address1;
reg    k_buf_1_val_7_ce1;
reg    k_buf_1_val_7_we1;
wire   [9:0] k_buf_1_val_8_address0;
reg    k_buf_1_val_8_ce0;
reg    k_buf_1_val_8_we0;
wire   [7:0] k_buf_1_val_8_q0;
wire   [9:0] k_buf_1_val_8_address1;
reg    k_buf_1_val_8_ce1;
reg    k_buf_1_val_8_we1;
wire   [9:0] k_buf_1_val_9_address0;
reg    k_buf_1_val_9_ce0;
reg    k_buf_1_val_9_we0;
wire   [7:0] k_buf_1_val_9_q0;
wire   [9:0] k_buf_1_val_9_address1;
reg    k_buf_1_val_9_ce1;
reg    k_buf_1_val_9_we1;
wire   [9:0] k_buf_2_val_5_address0;
reg    k_buf_2_val_5_ce0;
reg    k_buf_2_val_5_we0;
wire   [7:0] k_buf_2_val_5_q0;
wire   [9:0] k_buf_2_val_5_address1;
reg    k_buf_2_val_5_ce1;
reg    k_buf_2_val_5_we1;
wire   [9:0] k_buf_2_val_6_address0;
reg    k_buf_2_val_6_ce0;
reg    k_buf_2_val_6_we0;
wire   [7:0] k_buf_2_val_6_q0;
wire   [9:0] k_buf_2_val_6_address1;
reg    k_buf_2_val_6_ce1;
reg    k_buf_2_val_6_we1;
wire   [9:0] k_buf_2_val_7_address0;
reg    k_buf_2_val_7_ce0;
reg    k_buf_2_val_7_we0;
wire   [7:0] k_buf_2_val_7_q0;
wire   [9:0] k_buf_2_val_7_address1;
reg    k_buf_2_val_7_ce1;
reg    k_buf_2_val_7_we1;
wire   [9:0] k_buf_2_val_8_address0;
reg    k_buf_2_val_8_ce0;
reg    k_buf_2_val_8_we0;
wire   [7:0] k_buf_2_val_8_q0;
wire   [9:0] k_buf_2_val_8_address1;
reg    k_buf_2_val_8_ce1;
reg    k_buf_2_val_8_we1;
wire   [9:0] k_buf_2_val_9_address0;
reg    k_buf_2_val_9_ce0;
reg    k_buf_2_val_9_we0;
wire   [7:0] k_buf_2_val_9_q0;
wire   [9:0] k_buf_2_val_9_address1;
reg    k_buf_2_val_9_ce1;
reg    k_buf_2_val_9_we1;
reg   [1:0] phi_ln400_reg_1032;
reg   [31:0] t_V_reg_1043;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln835_fu_1853_p1;
reg   [7:0] src_kernel_win_0_va_fu_288;
reg   [7:0] src_kernel_win_0_va_1_fu_292;
reg   [7:0] src_kernel_win_0_va_2_fu_296;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_27;
reg   [7:0] src_kernel_win_0_va_3_fu_300;
reg   [7:0] src_kernel_win_0_va_4_fu_304;
reg   [7:0] src_kernel_win_0_va_5_fu_308;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_30;
reg   [7:0] src_kernel_win_0_va_6_fu_312;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_31;
reg   [7:0] src_kernel_win_0_va_7_fu_316;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_32;
reg   [7:0] src_kernel_win_0_va_8_fu_320;
reg   [7:0] src_kernel_win_0_va_9_fu_324;
reg   [7:0] src_kernel_win_0_va_10_fu_328;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_35;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_53;
reg   [7:0] src_kernel_win_0_va_11_fu_332;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_36;
reg   [7:0] src_kernel_win_0_va_12_fu_336;
reg   [7:0] src_kernel_win_0_va_13_fu_340;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_38;
reg   [7:0] src_kernel_win_0_va_14_fu_344;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_39;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_56;
reg   [7:0] src_kernel_win_0_va_15_fu_348;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_40;
reg   [7:0] src_kernel_win_0_va_16_fu_352;
reg   [7:0] src_kernel_win_0_va_17_fu_356;
reg   [7:0] src_kernel_win_0_va_18_fu_360;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_43;
reg   [7:0] src_kernel_win_0_va_19_fu_364;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_0_va_44;
reg   [7:0] src_kernel_win_1_va_fu_368;
reg   [7:0] src_kernel_win_1_va_1_fu_372;
reg   [7:0] src_kernel_win_1_va_2_fu_376;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_27;
reg   [7:0] src_kernel_win_1_va_3_fu_380;
reg   [7:0] src_kernel_win_1_va_4_fu_384;
reg   [7:0] src_kernel_win_1_va_5_fu_388;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_30;
reg   [7:0] src_kernel_win_1_va_6_fu_392;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_31;
reg   [7:0] src_kernel_win_1_va_7_fu_396;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_32;
reg   [7:0] src_kernel_win_1_va_8_fu_400;
reg   [7:0] src_kernel_win_1_va_9_fu_404;
reg   [7:0] src_kernel_win_1_va_10_fu_408;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_35;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_53;
reg   [7:0] src_kernel_win_1_va_11_fu_412;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_36;
reg   [7:0] src_kernel_win_1_va_12_fu_416;
reg   [7:0] src_kernel_win_1_va_13_fu_420;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_38;
reg   [7:0] src_kernel_win_1_va_14_fu_424;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_39;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_56;
reg   [7:0] src_kernel_win_1_va_15_fu_428;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_40;
reg   [7:0] src_kernel_win_1_va_16_fu_432;
reg   [7:0] src_kernel_win_1_va_17_fu_436;
reg   [7:0] src_kernel_win_1_va_18_fu_440;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_43;
reg   [7:0] src_kernel_win_1_va_19_fu_444;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_1_va_44;
reg   [7:0] src_kernel_win_2_va_fu_448;
reg   [7:0] src_kernel_win_2_va_1_fu_452;
reg   [7:0] src_kernel_win_2_va_2_fu_456;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_42;
reg   [7:0] src_kernel_win_2_va_3_fu_460;
reg   [7:0] src_kernel_win_2_va_4_fu_464;
reg   [7:0] src_kernel_win_2_va_5_fu_468;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_45;
reg   [7:0] src_kernel_win_2_va_6_fu_472;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_46;
reg   [7:0] src_kernel_win_2_va_7_fu_476;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_47;
reg   [7:0] src_kernel_win_2_va_8_fu_480;
reg   [7:0] src_kernel_win_2_va_9_fu_484;
reg   [7:0] src_kernel_win_2_va_10_fu_488;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_50;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_28;
reg   [7:0] src_kernel_win_2_va_11_fu_492;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_51;
reg   [7:0] src_kernel_win_2_va_12_fu_496;
reg   [7:0] src_kernel_win_2_va_13_fu_500;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_53;
reg   [7:0] src_kernel_win_2_va_14_fu_504;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_54;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_31;
reg   [7:0] src_kernel_win_2_va_15_fu_508;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_55;
reg   [7:0] src_kernel_win_2_va_16_fu_512;
reg   [7:0] src_kernel_win_2_va_17_fu_516;
reg   [7:0] src_kernel_win_2_va_18_fu_520;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_58;
reg   [7:0] src_kernel_win_2_va_19_fu_524;
reg   [7:0] ap_sig_allocacmp_src_kernel_win_2_va_59;
reg   [7:0] right_border_buf_0_s_fu_528;
wire   [7:0] col_buf_0_val_0_0_fu_2099_p3;
reg   [7:0] right_border_buf_0_1_fu_532;
reg   [7:0] right_border_buf_0_2_fu_536;
reg   [7:0] right_border_buf_2_s_fu_540;
reg   [7:0] right_border_buf_2_1_fu_544;
reg   [7:0] right_border_buf_0_3_fu_548;
wire   [7:0] col_buf_0_val_1_0_fu_2121_p3;
reg   [7:0] right_border_buf_0_4_fu_552;
reg   [7:0] right_border_buf_0_5_fu_556;
reg   [7:0] right_border_buf_2_2_fu_560;
wire   [7:0] col_buf_2_val_4_0_fu_2802_p3;
reg   [7:0] ap_sig_allocacmp_right_border_buf_2_16;
reg   [7:0] right_border_buf_2_3_fu_564;
reg   [7:0] right_border_buf_0_6_fu_568;
wire   [7:0] col_buf_0_val_2_0_fu_2143_p3;
reg   [7:0] right_border_buf_0_7_fu_572;
reg   [7:0] right_border_buf_0_8_fu_576;
reg   [7:0] right_border_buf_2_4_fu_580;
reg   [7:0] right_border_buf_2_5_fu_584;
wire   [7:0] col_buf_2_val_3_0_fu_2796_p3;
reg   [7:0] ap_sig_allocacmp_right_border_buf_2_18;
reg   [7:0] right_border_buf_0_9_fu_588;
wire   [7:0] col_buf_0_val_3_0_fu_2165_p3;
reg   [7:0] right_border_buf_0_10_fu_592;
reg   [7:0] right_border_buf_0_11_fu_596;
reg   [7:0] right_border_buf_2_6_fu_600;
reg   [7:0] right_border_buf_2_7_fu_604;
reg   [7:0] right_border_buf_0_12_fu_608;
wire   [7:0] col_buf_0_val_4_0_fu_2187_p3;
reg   [7:0] right_border_buf_0_13_fu_612;
reg   [7:0] right_border_buf_0_14_fu_616;
reg   [7:0] right_border_buf_2_8_fu_620;
wire   [7:0] col_buf_2_val_2_0_fu_2790_p3;
reg   [7:0] ap_sig_allocacmp_right_border_buf_2_20;
reg   [7:0] right_border_buf_2_9_fu_624;
reg   [7:0] right_border_buf_1_s_fu_628;
wire   [7:0] col_buf_1_val_0_0_fu_2480_p3;
reg   [7:0] right_border_buf_1_1_fu_632;
reg   [7:0] right_border_buf_1_2_fu_636;
reg   [7:0] right_border_buf_2_10_fu_640;
reg   [7:0] right_border_buf_2_11_fu_644;
wire   [7:0] col_buf_2_val_1_0_fu_2784_p3;
reg   [7:0] ap_sig_allocacmp_right_border_buf_2_22;
reg   [7:0] right_border_buf_1_3_fu_648;
wire   [7:0] col_buf_1_val_1_0_fu_2502_p3;
reg   [7:0] right_border_buf_1_4_fu_652;
reg   [7:0] right_border_buf_1_5_fu_656;
reg   [7:0] right_border_buf_2_12_fu_660;
reg   [7:0] right_border_buf_2_13_fu_664;
reg   [7:0] right_border_buf_1_6_fu_668;
wire   [7:0] col_buf_1_val_2_0_fu_2524_p3;
reg   [7:0] right_border_buf_1_7_fu_672;
reg   [7:0] right_border_buf_1_8_fu_676;
reg   [7:0] right_border_buf_2_14_fu_680;
wire   [7:0] col_buf_2_val_0_0_fu_2778_p3;
reg   [7:0] ap_sig_allocacmp_right_border_buf_2_24;
reg   [7:0] right_border_buf_1_9_fu_684;
reg   [7:0] right_border_buf_1_10_fu_688;
wire   [7:0] col_buf_1_val_3_0_fu_2546_p3;
reg   [7:0] right_border_buf_1_11_fu_692;
reg   [7:0] right_border_buf_1_12_fu_696;
reg   [7:0] right_border_buf_1_13_fu_700;
reg   [7:0] right_border_buf_1_14_fu_704;
wire   [7:0] col_buf_1_val_4_0_fu_2553_p3;
reg   [7:0] ap_sig_allocacmp_right_border_buf_1_16;
reg    ap_block_pp0_stage0_01001;
wire  signed [10:0] p_src_cols_V_read_cas_fu_1065_p0;
wire  signed [9:0] p_src_rows_V_read_cas_fu_1069_p0;
wire  signed [10:0] sext_ln443_fu_1085_p0;
wire  signed [11:0] sext_ln443_fu_1085_p1;
wire   [11:0] add_ln443_fu_1088_p2;
wire  signed [9:0] sext_ln443_2_fu_1098_p0;
wire  signed [10:0] sext_ln443_2_fu_1098_p1;
wire   [10:0] add_ln443_1_fu_1101_p2;
wire  signed [9:0] trunc_ln506_fu_1111_p0;
wire  signed [10:0] trunc_ln458_fu_1114_p0;
wire  signed [9:0] trunc_ln147_fu_1117_p0;
wire   [1:0] trunc_ln147_fu_1117_p1;
wire   [2:0] trunc_ln506_fu_1111_p1;
wire   [2:0] shl_ln_fu_1120_p3;
wire  signed [10:0] shl_ln147_1_fu_1140_p1;
wire   [11:0] shl_ln147_1_fu_1140_p3;
wire  signed [12:0] sext_ln147_fu_1147_p1;
wire   [12:0] add_ln147_1_fu_1151_p2;
wire   [2:0] trunc_ln458_fu_1114_p1;
wire   [31:0] add_ln506_fu_1222_p2;
wire   [0:0] tmp_fu_1228_p3;
wire   [0:0] icmp_ln118_fu_1242_p2;
wire   [0:0] xor_ln118_1_fu_1236_p2;
wire   [0:0] tmp_20_fu_1253_p3;
wire   [31:0] sub_ln142_1_fu_1261_p2;
wire   [31:0] select_ln139_1_fu_1267_p3;
wire   [31:0] add_ln506_1_fu_1284_p2;
wire   [0:0] tmp_31_fu_1290_p3;
wire   [0:0] icmp_ln118_2_fu_1304_p2;
wire   [0:0] xor_ln118_2_fu_1298_p2;
wire   [0:0] tmp_36_fu_1315_p3;
wire   [31:0] sub_ln142_2_fu_1323_p2;
wire   [31:0] select_ln139_2_fu_1329_p3;
wire   [31:0] add_ln506_2_fu_1346_p2;
wire   [0:0] tmp_37_fu_1352_p3;
wire   [0:0] icmp_ln118_3_fu_1366_p2;
wire   [0:0] xor_ln118_3_fu_1360_p2;
wire   [0:0] tmp_38_fu_1377_p3;
wire   [31:0] sub_ln142_3_fu_1385_p2;
wire   [31:0] select_ln139_3_fu_1391_p3;
wire   [31:0] add_ln506_3_fu_1408_p2;
wire   [0:0] tmp_39_fu_1414_p3;
wire   [0:0] icmp_ln118_4_fu_1428_p2;
wire   [0:0] xor_ln118_4_fu_1422_p2;
wire   [0:0] tmp_40_fu_1439_p3;
wire   [31:0] sub_ln142_4_fu_1447_p2;
wire   [31:0] select_ln139_4_fu_1453_p3;
wire   [31:0] add_ln506_4_fu_1470_p2;
wire   [0:0] tmp_41_fu_1476_p3;
wire   [0:0] icmp_ln118_5_fu_1490_p2;
wire   [0:0] xor_ln118_5_fu_1484_p2;
wire   [0:0] tmp_42_fu_1501_p3;
wire   [31:0] sub_ln142_5_fu_1509_p2;
wire   [31:0] select_ln139_5_fu_1515_p3;
wire   [2:0] trunc_ln147_1_fu_1280_p1;
wire   [0:0] icmp_ln144_1_fu_1275_p2;
wire   [2:0] sub_ln144_fu_1532_p2;
wire   [2:0] trunc_ln506_1_fu_1218_p1;
wire   [0:0] and_ln118_1_fu_1247_p2;
wire   [2:0] add_ln118_fu_1545_p2;
wire   [2:0] select_ln144_1_fu_1537_p3;
wire   [2:0] select_ln118_fu_1551_p3;
wire   [2:0] trunc_ln147_2_fu_1342_p1;
wire   [0:0] icmp_ln144_2_fu_1337_p2;
wire   [2:0] sub_ln144_1_fu_1564_p2;
wire   [0:0] and_ln118_2_fu_1309_p2;
wire   [2:0] add_ln118_1_fu_1577_p2;
wire   [2:0] select_ln144_2_fu_1569_p3;
wire   [2:0] select_ln118_1_fu_1583_p3;
wire   [2:0] trunc_ln147_3_fu_1404_p1;
wire   [0:0] icmp_ln144_3_fu_1399_p2;
wire   [2:0] sub_ln144_2_fu_1596_p2;
wire   [0:0] and_ln118_3_fu_1371_p2;
wire   [2:0] add_ln118_2_fu_1609_p2;
wire   [2:0] select_ln144_3_fu_1601_p3;
wire   [2:0] select_ln118_2_fu_1615_p3;
wire   [2:0] trunc_ln147_4_fu_1466_p1;
wire   [0:0] icmp_ln144_4_fu_1461_p2;
wire   [2:0] sub_ln144_3_fu_1628_p2;
wire   [0:0] and_ln118_4_fu_1433_p2;
wire   [2:0] xor_ln118_fu_1641_p2;
wire   [2:0] select_ln144_4_fu_1633_p3;
wire   [2:0] select_ln118_4_fu_1647_p3;
wire   [2:0] trunc_ln147_5_fu_1528_p1;
wire   [0:0] icmp_ln144_5_fu_1523_p2;
wire   [2:0] sub_ln144_4_fu_1660_p2;
wire   [0:0] and_ln118_5_fu_1495_p2;
wire   [2:0] add_ln118_3_fu_1673_p2;
wire   [2:0] select_ln144_5_fu_1665_p3;
wire   [2:0] select_ln118_5_fu_1679_p3;
wire   [29:0] tmp_43_fu_1703_p4;
wire   [31:0] add_ln451_fu_1719_p2;
wire   [0:0] tmp_44_fu_1725_p3;
wire   [0:0] icmp_ln118_1_fu_1739_p2;
wire   [0:0] xor_ln118_6_fu_1733_p2;
wire   [0:0] tmp_45_fu_1750_p3;
wire   [31:0] sub_ln142_fu_1758_p2;
wire   [31:0] select_ln139_fu_1764_p3;
wire   [0:0] icmp_ln144_fu_1772_p2;
wire   [31:0] sub_ln147_fu_1777_p2;
wire   [31:0] select_ln144_fu_1782_p3;
wire   [2:0] trunc_ln458_1_fu_1798_p1;
wire   [0:0] icmp_ln891_fu_1713_p2;
wire   [7:0] tmp_1_fu_2084_p7;
wire   [7:0] tmp_2_fu_2106_p7;
wire   [7:0] tmp_3_fu_2128_p7;
wire   [7:0] tmp_4_fu_2150_p7;
wire   [7:0] tmp_5_fu_2172_p7;
wire   [7:0] tmp_6_fu_2299_p7;
wire   [7:0] tmp_7_fu_2321_p7;
wire   [7:0] tmp_8_fu_2343_p7;
wire   [7:0] tmp_10_fu_2365_p7;
wire   [7:0] tmp_11_fu_2387_p7;
wire   [7:0] mul_ln703_fu_2423_p1;
wire   [7:0] tmp_12_fu_2465_p7;
wire   [7:0] tmp_13_fu_2487_p7;
wire   [7:0] tmp_14_fu_2509_p7;
wire   [7:0] tmp_15_fu_2531_p7;
wire   [7:0] tmp_17_fu_2648_p7;
wire   [7:0] tmp_18_fu_2670_p7;
wire   [7:0] tmp_19_fu_2692_p7;
wire   [7:0] tmp_21_fu_2714_p7;
wire   [7:0] tmp_22_fu_2736_p7;
wire   [7:0] mul_ln703_1_fu_2772_p1;
wire   [7:0] tmp_28_fu_2833_p7;
wire   [7:0] tmp_29_fu_2855_p7;
wire   [7:0] tmp_30_fu_2877_p7;
wire   [7:0] tmp_32_fu_2899_p7;
wire   [7:0] tmp_33_fu_2921_p7;
wire   [7:0] mul_ln703_2_fu_2957_p1;
wire   [17:0] grp_fu_4289_p3;
wire   [7:0] mul_ln703_3_fu_2993_p1;
wire   [17:0] grp_fu_4314_p3;
wire   [7:0] mul_ln703_6_fu_3029_p1;
wire   [17:0] grp_fu_4339_p3;
wire   [7:0] mul_ln703_9_fu_3065_p1;
wire   [18:0] zext_ln703_5_fu_3164_p1;
(* use_dsp48 = "no" *) wire   [18:0] add_ln703_4_fu_3167_p2;
wire   [7:0] mul_ln1118_7_fu_3187_p1;
wire   [18:0] zext_ln703_26_fu_3206_p1;
(* use_dsp48 = "no" *) wire   [18:0] add_ln703_28_fu_3209_p2;
wire   [7:0] mul_ln1118_26_fu_3229_p1;
wire   [18:0] zext_ln703_47_fu_3248_p1;
(* use_dsp48 = "no" *) wire   [18:0] add_ln703_52_fu_3251_p2;
wire   [7:0] mul_ln1118_45_fu_3271_p1;
wire   [18:0] grp_fu_4436_p3;
wire   [20:0] zext_ln703_11_fu_3337_p1;
wire   [20:0] grp_fu_4445_p3;
wire   [7:0] mul_ln1118_16_fu_3367_p1;
wire   [18:0] grp_fu_4482_p3;
wire   [20:0] zext_ln703_32_fu_3405_p1;
wire   [20:0] grp_fu_4491_p3;
wire   [7:0] mul_ln1118_35_fu_3435_p1;
wire   [18:0] grp_fu_4528_p3;
wire   [20:0] zext_ln703_53_fu_3473_p1;
wire   [20:0] grp_fu_4537_p3;
wire   [7:0] mul_ln1118_54_fu_3503_p1;
wire   [18:0] grp_fu_4607_p3;
wire   [19:0] zext_ln703_15_fu_3641_p1;
wire   [19:0] grp_fu_4590_p3;
wire   [17:0] grp_fu_4615_p4;
wire   [18:0] zext_ln703_19_fu_3652_p1;
wire   [18:0] grp_fu_4598_p3;
wire   [18:0] grp_fu_4658_p3;
wire   [19:0] zext_ln703_36_fu_3708_p1;
wire   [19:0] grp_fu_4641_p3;
wire   [17:0] grp_fu_4666_p4;
wire   [18:0] zext_ln703_40_fu_3719_p1;
wire   [18:0] grp_fu_4649_p3;
wire   [18:0] grp_fu_4709_p3;
wire   [19:0] zext_ln703_57_fu_3775_p1;
wire   [19:0] grp_fu_4692_p3;
wire   [17:0] grp_fu_4717_p4;
wire   [18:0] zext_ln703_61_fu_3786_p1;
wire   [18:0] grp_fu_4700_p3;
wire   [21:0] zext_ln703_16_fu_4022_p1;
wire   [21:0] zext_ln703_20_fu_4030_p1;
(* use_dsp48 = "no" *) wire   [21:0] add_ln703_16_fu_4025_p2;
wire   [21:0] p_Val2_s_fu_4033_p2;
wire   [0:0] tmp_48_fu_4049_p3;
wire   [7:0] p_Val2_1_fu_4039_p4;
wire   [7:0] zext_ln415_fu_4057_p1;
wire   [0:0] tmp_49_fu_4067_p3;
wire   [7:0] p_Val2_2_fu_4061_p2;
wire   [0:0] tmp_50_fu_4081_p3;
wire   [0:0] xor_ln777_fu_4075_p2;
wire   [0:0] deleted_zeros_fu_4089_p2;
wire   [21:0] zext_ln703_37_fu_4103_p1;
wire   [21:0] zext_ln703_41_fu_4111_p1;
(* use_dsp48 = "no" *) wire   [21:0] add_ln703_40_fu_4106_p2;
wire   [21:0] p_Val2_4_fu_4114_p2;
wire   [0:0] tmp_54_fu_4130_p3;
wire   [7:0] p_Val2_5_fu_4120_p4;
wire   [7:0] zext_ln415_1_fu_4138_p1;
wire   [0:0] tmp_55_fu_4148_p3;
wire   [7:0] p_Val2_6_fu_4142_p2;
wire   [0:0] tmp_56_fu_4162_p3;
wire   [0:0] xor_ln777_1_fu_4156_p2;
wire   [0:0] deleted_zeros_1_fu_4170_p2;
wire   [21:0] zext_ln703_58_fu_4184_p1;
wire   [21:0] zext_ln703_62_fu_4192_p1;
(* use_dsp48 = "no" *) wire   [21:0] add_ln703_64_fu_4187_p2;
wire   [21:0] p_Val2_8_fu_4195_p2;
wire   [0:0] tmp_60_fu_4211_p3;
wire   [7:0] p_Val2_9_fu_4201_p4;
wire   [7:0] zext_ln415_2_fu_4219_p1;
wire   [0:0] tmp_61_fu_4229_p3;
wire   [7:0] p_Val2_10_fu_4223_p2;
wire   [0:0] tmp_62_fu_4243_p3;
wire   [0:0] xor_ln777_2_fu_4237_p2;
wire   [0:0] deleted_zeros_2_fu_4251_p2;
wire   [7:0] grp_fu_4265_p0;
wire   [7:0] grp_fu_4265_p1;
wire   [16:0] grp_fu_4265_p2;
wire   [7:0] grp_fu_4273_p0;
wire   [7:0] grp_fu_4273_p1;
wire   [16:0] grp_fu_4273_p2;
wire   [7:0] grp_fu_4281_p0;
wire   [7:0] grp_fu_4281_p1;
wire   [16:0] grp_fu_4281_p2;
wire   [9:0] grp_fu_4289_p0;
wire   [7:0] grp_fu_4289_p1;
wire   [16:0] grp_fu_4289_p2;
wire   [9:0] grp_fu_4298_p0;
wire   [7:0] grp_fu_4298_p1;
wire   [17:0] grp_fu_4298_p2;
wire   [7:0] grp_fu_4306_p0;
wire   [7:0] grp_fu_4306_p1;
wire   [16:0] grp_fu_4306_p2;
wire   [9:0] grp_fu_4314_p0;
wire   [7:0] grp_fu_4314_p1;
wire   [16:0] grp_fu_4314_p2;
wire   [9:0] grp_fu_4323_p0;
wire   [7:0] grp_fu_4323_p1;
wire   [17:0] grp_fu_4323_p2;
wire   [7:0] grp_fu_4331_p0;
wire   [7:0] grp_fu_4331_p1;
wire   [16:0] grp_fu_4331_p2;
wire   [9:0] grp_fu_4339_p0;
wire   [7:0] grp_fu_4339_p1;
wire   [16:0] grp_fu_4339_p2;
wire   [9:0] grp_fu_4348_p0;
wire   [7:0] grp_fu_4348_p1;
wire   [17:0] grp_fu_4348_p2;
wire   [7:0] grp_fu_4356_p0;
wire   [7:0] grp_fu_4356_p1;
wire   [16:0] grp_fu_4356_p2;
wire   [10:0] grp_fu_4364_p0;
wire   [7:0] grp_fu_4364_p1;
wire   [18:0] grp_fu_4364_p2;
wire   [11:0] grp_fu_4372_p0;
wire   [7:0] grp_fu_4372_p1;
wire   [19:0] grp_fu_4364_p3;
wire   [9:0] grp_fu_4380_p0;
wire   [7:0] grp_fu_4380_p1;
wire   [17:0] grp_fu_4380_p2;
wire   [10:0] grp_fu_4388_p0;
wire   [7:0] grp_fu_4388_p1;
wire   [18:0] grp_fu_4388_p2;
wire   [11:0] grp_fu_4396_p0;
wire   [7:0] grp_fu_4396_p1;
wire   [19:0] grp_fu_4388_p3;
wire   [9:0] grp_fu_4404_p0;
wire   [7:0] grp_fu_4404_p1;
wire   [17:0] grp_fu_4404_p2;
wire   [10:0] grp_fu_4412_p0;
wire   [7:0] grp_fu_4412_p1;
wire   [18:0] grp_fu_4412_p2;
wire   [11:0] grp_fu_4420_p0;
wire   [7:0] grp_fu_4420_p1;
wire   [19:0] grp_fu_4412_p3;
wire   [9:0] grp_fu_4428_p0;
wire   [7:0] grp_fu_4428_p1;
wire   [17:0] grp_fu_4428_p2;
wire   [10:0] grp_fu_4436_p0;
wire   [7:0] grp_fu_4436_p1;
wire   [17:0] grp_fu_4436_p2;
wire   [11:0] grp_fu_4445_p0;
wire   [7:0] grp_fu_4445_p1;
wire   [19:0] grp_fu_4445_p2;
wire   [9:0] grp_fu_4454_p0;
wire   [7:0] grp_fu_4454_p1;
wire   [17:0] grp_fu_4454_p2;
wire   [10:0] mul_ln1118_13_fu_4462_p0;
wire   [7:0] mul_ln1118_13_fu_4462_p1;
wire   [11:0] mul_ln1118_14_fu_4468_p0;
wire   [7:0] mul_ln1118_14_fu_4468_p1;
wire   [7:0] grp_fu_4474_p0;
wire   [7:0] grp_fu_4474_p1;
wire   [9:0] grp_fu_4474_p2;
wire   [10:0] grp_fu_4482_p0;
wire   [7:0] grp_fu_4482_p1;
wire   [17:0] grp_fu_4482_p2;
wire   [11:0] grp_fu_4491_p0;
wire   [7:0] grp_fu_4491_p1;
wire   [19:0] grp_fu_4491_p2;
wire   [9:0] grp_fu_4500_p0;
wire   [7:0] grp_fu_4500_p1;
wire   [17:0] grp_fu_4500_p2;
wire   [10:0] mul_ln1118_32_fu_4508_p0;
wire   [7:0] mul_ln1118_32_fu_4508_p1;
wire   [11:0] mul_ln1118_33_fu_4514_p0;
wire   [7:0] mul_ln1118_33_fu_4514_p1;
wire   [7:0] grp_fu_4520_p0;
wire   [7:0] grp_fu_4520_p1;
wire   [9:0] grp_fu_4520_p2;
wire   [10:0] grp_fu_4528_p0;
wire   [7:0] grp_fu_4528_p1;
wire   [17:0] grp_fu_4528_p2;
wire   [11:0] grp_fu_4537_p0;
wire   [7:0] grp_fu_4537_p1;
wire   [19:0] grp_fu_4537_p2;
wire   [9:0] grp_fu_4546_p0;
wire   [7:0] grp_fu_4546_p1;
wire   [17:0] grp_fu_4546_p2;
wire   [10:0] mul_ln1118_51_fu_4554_p0;
wire   [7:0] mul_ln1118_51_fu_4554_p1;
wire   [11:0] mul_ln1118_52_fu_4560_p0;
wire   [7:0] mul_ln1118_52_fu_4560_p1;
wire   [7:0] grp_fu_4566_p0;
wire   [7:0] grp_fu_4566_p1;
wire   [9:0] grp_fu_4566_p2;
wire   [12:0] grp_fu_4574_p0;
wire   [7:0] grp_fu_4574_p1;
wire   [21:0] grp_fu_4581_p3;
wire   [11:0] grp_fu_4581_p0;
wire   [7:0] grp_fu_4581_p1;
wire   [20:0] grp_fu_4581_p2;
wire   [10:0] grp_fu_4590_p0;
wire   [7:0] grp_fu_4590_p1;
wire   [9:0] grp_fu_4598_p0;
wire   [7:0] grp_fu_4598_p1;
wire   [17:0] grp_fu_4598_p2;
wire   [9:0] grp_fu_4607_p0;
wire   [7:0] grp_fu_4607_p1;
wire   [7:0] grp_fu_4615_p0;
wire   [7:0] grp_fu_4615_p1;
wire   [7:0] grp_fu_4615_p2;
wire   [12:0] grp_fu_4625_p0;
wire   [7:0] grp_fu_4625_p1;
wire   [21:0] grp_fu_4632_p3;
wire   [11:0] grp_fu_4632_p0;
wire   [7:0] grp_fu_4632_p1;
wire   [20:0] grp_fu_4632_p2;
wire   [10:0] grp_fu_4641_p0;
wire   [7:0] grp_fu_4641_p1;
wire   [9:0] grp_fu_4649_p0;
wire   [7:0] grp_fu_4649_p1;
wire   [17:0] grp_fu_4649_p2;
wire   [9:0] grp_fu_4658_p0;
wire   [7:0] grp_fu_4658_p1;
wire   [7:0] grp_fu_4666_p0;
wire   [7:0] grp_fu_4666_p1;
wire   [7:0] grp_fu_4666_p2;
wire   [12:0] grp_fu_4676_p0;
wire   [7:0] grp_fu_4676_p1;
wire   [21:0] grp_fu_4683_p3;
wire   [11:0] grp_fu_4683_p0;
wire   [7:0] grp_fu_4683_p1;
wire   [20:0] grp_fu_4683_p2;
wire   [10:0] grp_fu_4692_p0;
wire   [7:0] grp_fu_4692_p1;
wire   [9:0] grp_fu_4700_p0;
wire   [7:0] grp_fu_4700_p1;
wire   [17:0] grp_fu_4700_p2;
wire   [9:0] grp_fu_4709_p0;
wire   [7:0] grp_fu_4709_p1;
wire   [7:0] grp_fu_4717_p0;
wire   [7:0] grp_fu_4717_p1;
wire   [7:0] grp_fu_4717_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op339_store_state5;
reg    ap_enable_operation_339;
reg    ap_enable_state5_pp0_iter1_stage0;
reg    ap_predicate_op337_load_state5;
reg    ap_enable_operation_337;
reg    ap_enable_operation_451;
reg    ap_enable_state6_pp0_iter2_stage0;
reg    ap_predicate_op464_store_state6;
reg    ap_enable_operation_464;
reg    ap_predicate_op341_store_state5;
reg    ap_enable_operation_341;
reg    ap_enable_operation_335;
wire    ap_enable_operation_448;
reg    ap_predicate_op465_store_state6;
reg    ap_enable_operation_465;
reg    ap_predicate_op343_store_state5;
reg    ap_enable_operation_343;
reg    ap_enable_operation_333;
wire    ap_enable_operation_445;
reg    ap_predicate_op466_store_state6;
reg    ap_enable_operation_466;
reg    ap_predicate_op345_store_state5;
reg    ap_enable_operation_345;
reg    ap_enable_operation_331;
wire    ap_enable_operation_442;
reg    ap_predicate_op467_store_state6;
reg    ap_enable_operation_467;
reg    ap_predicate_op347_store_state5;
reg    ap_enable_operation_347;
reg    ap_enable_operation_329;
wire    ap_enable_operation_439;
reg    ap_predicate_op350_store_state5;
reg    ap_enable_operation_350;
reg    ap_predicate_op364_store_state5;
reg    ap_enable_operation_364;
reg    ap_predicate_op361_load_state5;
reg    ap_enable_operation_361;
reg    ap_enable_operation_526;
reg    ap_predicate_op536_store_state6;
reg    ap_enable_operation_536;
reg    ap_predicate_op366_store_state5;
reg    ap_enable_operation_366;
reg    ap_enable_operation_359;
wire    ap_enable_operation_523;
reg    ap_predicate_op537_store_state6;
reg    ap_enable_operation_537;
reg    ap_predicate_op368_store_state5;
reg    ap_enable_operation_368;
reg    ap_enable_operation_357;
wire    ap_enable_operation_520;
reg    ap_predicate_op538_store_state6;
reg    ap_enable_operation_538;
reg    ap_predicate_op370_store_state5;
reg    ap_enable_operation_370;
reg    ap_enable_operation_355;
wire    ap_enable_operation_517;
reg    ap_predicate_op539_store_state6;
reg    ap_enable_operation_539;
reg    ap_predicate_op372_store_state5;
reg    ap_enable_operation_372;
reg    ap_enable_operation_353;
wire    ap_enable_operation_514;
reg    ap_predicate_op375_store_state5;
reg    ap_enable_operation_375;
reg    ap_predicate_op399_store_state5;
reg    ap_enable_operation_399;
reg    ap_predicate_op396_load_state5;
reg    ap_enable_operation_396;
reg    ap_enable_operation_580;
reg    ap_predicate_op582_store_state6;
reg    ap_enable_operation_582;
reg    ap_predicate_op401_store_state5;
reg    ap_enable_operation_401;
reg    ap_enable_operation_393;
wire    ap_enable_operation_578;
reg    ap_predicate_op583_store_state6;
reg    ap_enable_operation_583;
reg    ap_predicate_op403_store_state5;
reg    ap_enable_operation_403;
reg    ap_enable_operation_390;
wire    ap_enable_operation_576;
reg    ap_predicate_op584_store_state6;
reg    ap_enable_operation_584;
reg    ap_predicate_op405_store_state5;
reg    ap_enable_operation_405;
reg    ap_enable_operation_387;
wire    ap_enable_operation_574;
reg    ap_predicate_op585_store_state6;
reg    ap_enable_operation_585;
reg    ap_predicate_op407_store_state5;
reg    ap_enable_operation_407;
reg    ap_enable_operation_384;
wire    ap_enable_operation_572;
reg    ap_predicate_op410_store_state5;
reg    ap_enable_operation_410;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [15:0] grp_fu_4265_p10;
wire   [15:0] grp_fu_4273_p10;
wire   [15:0] grp_fu_4281_p10;
wire   [17:0] grp_fu_4289_p10;
wire   [17:0] grp_fu_4289_p20;
wire   [17:0] grp_fu_4298_p10;
wire   [18:0] grp_fu_4298_p20;
wire   [15:0] grp_fu_4306_p10;
wire   [17:0] grp_fu_4314_p10;
wire   [17:0] grp_fu_4314_p20;
wire   [17:0] grp_fu_4323_p10;
wire   [18:0] grp_fu_4323_p20;
wire   [15:0] grp_fu_4331_p10;
wire   [17:0] grp_fu_4339_p10;
wire   [17:0] grp_fu_4339_p20;
wire   [17:0] grp_fu_4348_p10;
wire   [18:0] grp_fu_4348_p20;
wire   [15:0] grp_fu_4356_p10;
wire   [18:0] grp_fu_4364_p10;
wire   [19:0] grp_fu_4364_p20;
wire   [19:0] grp_fu_4372_p10;
wire   [17:0] grp_fu_4380_p10;
wire   [18:0] grp_fu_4388_p10;
wire   [19:0] grp_fu_4388_p20;
wire   [19:0] grp_fu_4396_p10;
wire   [17:0] grp_fu_4404_p10;
wire   [18:0] grp_fu_4412_p10;
wire   [19:0] grp_fu_4412_p20;
wire   [19:0] grp_fu_4420_p10;
wire   [17:0] grp_fu_4428_p10;
wire   [18:0] grp_fu_4436_p10;
wire   [18:0] grp_fu_4436_p20;
wire   [19:0] grp_fu_4445_p10;
wire   [20:0] grp_fu_4445_p20;
wire   [17:0] grp_fu_4454_p10;
wire   [8:0] grp_fu_4474_p00;
wire   [8:0] grp_fu_4474_p10;
wire   [18:0] grp_fu_4482_p10;
wire   [18:0] grp_fu_4482_p20;
wire   [19:0] grp_fu_4491_p10;
wire   [20:0] grp_fu_4491_p20;
wire   [17:0] grp_fu_4500_p10;
wire   [8:0] grp_fu_4520_p00;
wire   [8:0] grp_fu_4520_p10;
wire   [18:0] grp_fu_4528_p10;
wire   [18:0] grp_fu_4528_p20;
wire   [19:0] grp_fu_4537_p10;
wire   [20:0] grp_fu_4537_p20;
wire   [17:0] grp_fu_4546_p10;
wire   [8:0] grp_fu_4566_p00;
wire   [8:0] grp_fu_4566_p10;
wire   [20:0] grp_fu_4574_p10;
wire   [19:0] grp_fu_4581_p10;
wire   [21:0] grp_fu_4581_p20;
wire   [18:0] grp_fu_4590_p10;
wire   [17:0] grp_fu_4598_p10;
wire   [18:0] grp_fu_4598_p20;
wire   [17:0] grp_fu_4607_p10;
wire   [8:0] grp_fu_4615_p00;
wire   [8:0] grp_fu_4615_p10;
wire   [20:0] grp_fu_4625_p10;
wire   [19:0] grp_fu_4632_p10;
wire   [21:0] grp_fu_4632_p20;
wire   [18:0] grp_fu_4641_p10;
wire   [17:0] grp_fu_4649_p10;
wire   [18:0] grp_fu_4649_p20;
wire   [17:0] grp_fu_4658_p10;
wire   [8:0] grp_fu_4666_p00;
wire   [8:0] grp_fu_4666_p10;
wire   [20:0] grp_fu_4676_p10;
wire   [19:0] grp_fu_4683_p10;
wire   [21:0] grp_fu_4683_p20;
wire   [18:0] grp_fu_4692_p10;
wire   [17:0] grp_fu_4700_p10;
wire   [18:0] grp_fu_4700_p20;
wire   [17:0] grp_fu_4709_p10;
wire   [8:0] grp_fu_4717_p00;
wire   [8:0] grp_fu_4717_p10;
wire   [18:0] mul_ln1118_13_fu_4462_p10;
wire   [19:0] mul_ln1118_14_fu_4468_p10;
wire   [17:0] mul_ln1118_16_fu_3367_p10;
wire   [17:0] mul_ln1118_26_fu_3229_p10;
wire   [18:0] mul_ln1118_32_fu_4508_p10;
wire   [19:0] mul_ln1118_33_fu_4514_p10;
wire   [17:0] mul_ln1118_35_fu_3435_p10;
wire   [17:0] mul_ln1118_45_fu_3271_p10;
wire   [18:0] mul_ln1118_51_fu_4554_p10;
wire   [19:0] mul_ln1118_52_fu_4560_p10;
wire   [17:0] mul_ln1118_54_fu_3503_p10;
wire   [17:0] mul_ln1118_7_fu_3187_p10;
wire   [16:0] mul_ln703_1_fu_2772_p10;
wire   [16:0] mul_ln703_2_fu_2957_p10;
wire   [16:0] mul_ln703_3_fu_2993_p10;
wire   [16:0] mul_ln703_6_fu_3029_p10;
wire   [16:0] mul_ln703_9_fu_3065_p10;
wire   [16:0] mul_ln703_fu_2423_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .we0(k_buf_0_val_5_we0),
    .d0(p_src_data_stream_0_V_dout),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_address1),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(p_src_data_stream_0_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_6_address0),
    .ce0(k_buf_0_val_6_ce0),
    .we0(k_buf_0_val_6_we0),
    .d0(p_src_data_stream_0_V_dout),
    .q0(k_buf_0_val_6_q0),
    .address1(k_buf_0_val_6_address1),
    .ce1(k_buf_0_val_6_ce1),
    .we1(k_buf_0_val_6_we1),
    .d1(k_buf_0_val_5_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_7_address0),
    .ce0(k_buf_0_val_7_ce0),
    .we0(k_buf_0_val_7_we0),
    .d0(p_src_data_stream_0_V_dout),
    .q0(k_buf_0_val_7_q0),
    .address1(k_buf_0_val_7_address1),
    .ce1(k_buf_0_val_7_ce1),
    .we1(k_buf_0_val_7_we1),
    .d1(k_buf_0_val_6_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_8_address0),
    .ce0(k_buf_0_val_8_ce0),
    .we0(k_buf_0_val_8_we0),
    .d0(p_src_data_stream_0_V_dout),
    .q0(k_buf_0_val_8_q0),
    .address1(k_buf_0_val_8_address1),
    .ce1(k_buf_0_val_8_ce1),
    .we1(k_buf_0_val_8_we1),
    .d1(k_buf_0_val_7_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_9_address0),
    .ce0(k_buf_0_val_9_ce0),
    .we0(k_buf_0_val_9_we0),
    .d0(p_src_data_stream_0_V_dout),
    .q0(k_buf_0_val_9_q0),
    .address1(k_buf_0_val_9_address1),
    .ce1(k_buf_0_val_9_ce1),
    .we1(k_buf_0_val_9_we1),
    .d1(k_buf_0_val_8_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_5_address0),
    .ce0(k_buf_1_val_5_ce0),
    .we0(k_buf_1_val_5_we0),
    .d0(p_src_data_stream_1_V_dout),
    .q0(k_buf_1_val_5_q0),
    .address1(k_buf_1_val_5_address1),
    .ce1(k_buf_1_val_5_ce1),
    .we1(k_buf_1_val_5_we1),
    .d1(p_src_data_stream_1_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_6_address0),
    .ce0(k_buf_1_val_6_ce0),
    .we0(k_buf_1_val_6_we0),
    .d0(p_src_data_stream_1_V_dout),
    .q0(k_buf_1_val_6_q0),
    .address1(k_buf_1_val_6_address1),
    .ce1(k_buf_1_val_6_ce1),
    .we1(k_buf_1_val_6_we1),
    .d1(k_buf_1_val_5_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_7_address0),
    .ce0(k_buf_1_val_7_ce0),
    .we0(k_buf_1_val_7_we0),
    .d0(p_src_data_stream_1_V_dout),
    .q0(k_buf_1_val_7_q0),
    .address1(k_buf_1_val_7_address1),
    .ce1(k_buf_1_val_7_ce1),
    .we1(k_buf_1_val_7_we1),
    .d1(k_buf_1_val_6_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_8_address0),
    .ce0(k_buf_1_val_8_ce0),
    .we0(k_buf_1_val_8_we0),
    .d0(p_src_data_stream_1_V_dout),
    .q0(k_buf_1_val_8_q0),
    .address1(k_buf_1_val_8_address1),
    .ce1(k_buf_1_val_8_ce1),
    .we1(k_buf_1_val_8_we1),
    .d1(k_buf_1_val_7_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_9_address0),
    .ce0(k_buf_1_val_9_ce0),
    .we0(k_buf_1_val_9_we0),
    .d0(p_src_data_stream_1_V_dout),
    .q0(k_buf_1_val_9_q0),
    .address1(k_buf_1_val_9_address1),
    .ce1(k_buf_1_val_9_ce1),
    .we1(k_buf_1_val_9_we1),
    .d1(k_buf_1_val_8_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_5_address0),
    .ce0(k_buf_2_val_5_ce0),
    .we0(k_buf_2_val_5_we0),
    .d0(p_src_data_stream_2_V_dout),
    .q0(k_buf_2_val_5_q0),
    .address1(k_buf_2_val_5_address1),
    .ce1(k_buf_2_val_5_ce1),
    .we1(k_buf_2_val_5_we1),
    .d1(p_src_data_stream_2_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_6_address0),
    .ce0(k_buf_2_val_6_ce0),
    .we0(k_buf_2_val_6_we0),
    .d0(p_src_data_stream_2_V_dout),
    .q0(k_buf_2_val_6_q0),
    .address1(k_buf_2_val_6_address1),
    .ce1(k_buf_2_val_6_ce1),
    .we1(k_buf_2_val_6_we1),
    .d1(k_buf_2_val_5_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_7_address0),
    .ce0(k_buf_2_val_7_ce0),
    .we0(k_buf_2_val_7_we0),
    .d0(p_src_data_stream_2_V_dout),
    .q0(k_buf_2_val_7_q0),
    .address1(k_buf_2_val_7_address1),
    .ce1(k_buf_2_val_7_ce1),
    .we1(k_buf_2_val_7_we1),
    .d1(k_buf_2_val_6_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_8_address0),
    .ce0(k_buf_2_val_8_ce0),
    .we0(k_buf_2_val_8_we0),
    .d0(p_src_data_stream_2_V_dout),
    .q0(k_buf_2_val_8_q0),
    .address1(k_buf_2_val_8_address1),
    .ce1(k_buf_2_val_8_ce1),
    .we1(k_buf_2_val_8_we1),
    .d1(k_buf_2_val_7_q0)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_9_address0),
    .ce0(k_buf_2_val_9_ce0),
    .we0(k_buf_2_val_9_we0),
    .d0(p_src_data_stream_2_V_dout),
    .q0(k_buf_2_val_9_q0),
    .address1(k_buf_2_val_9_address1),
    .ce1(k_buf_2_val_9_ce1),
    .we1(k_buf_2_val_9_we1),
    .d1(k_buf_2_val_8_q0)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U18(
    .din0(ap_sig_allocacmp_right_border_buf_1_16),
    .din1(right_border_buf_1_13_fu_700),
    .din2(right_border_buf_1_9_fu_684),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628),
    .dout(tmp_16_fu_1874_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U19(
    .din0(ap_sig_allocacmp_right_border_buf_2_24),
    .din1(right_border_buf_2_13_fu_664),
    .din2(right_border_buf_2_12_fu_660),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628),
    .dout(tmp_23_fu_1914_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U20(
    .din0(ap_sig_allocacmp_right_border_buf_2_22),
    .din1(right_border_buf_2_10_fu_640),
    .din2(right_border_buf_2_9_fu_624),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628),
    .dout(tmp_24_fu_1929_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U21(
    .din0(ap_sig_allocacmp_right_border_buf_2_20),
    .din1(right_border_buf_2_7_fu_604),
    .din2(right_border_buf_2_6_fu_600),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628),
    .dout(tmp_25_fu_1944_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U22(
    .din0(ap_sig_allocacmp_right_border_buf_2_18),
    .din1(right_border_buf_2_4_fu_580),
    .din2(right_border_buf_2_3_fu_564),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628),
    .dout(tmp_26_fu_1959_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U23(
    .din0(ap_sig_allocacmp_right_border_buf_2_16),
    .din1(right_border_buf_2_1_fu_544),
    .din2(right_border_buf_2_s_fu_540),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628),
    .dout(tmp_27_fu_1974_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U24(
    .din0(right_border_buf_0_s_fu_528),
    .din1(right_border_buf_0_1_fu_532),
    .din2(right_border_buf_0_2_fu_536),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628_pp0_iter1_reg),
    .dout(tmp_1_fu_2084_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U25(
    .din0(right_border_buf_0_3_fu_548),
    .din1(right_border_buf_0_4_fu_552),
    .din2(right_border_buf_0_5_fu_556),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628_pp0_iter1_reg),
    .dout(tmp_2_fu_2106_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U26(
    .din0(right_border_buf_0_6_fu_568),
    .din1(right_border_buf_0_7_fu_572),
    .din2(right_border_buf_0_8_fu_576),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628_pp0_iter1_reg),
    .dout(tmp_3_fu_2128_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U27(
    .din0(right_border_buf_0_9_fu_588),
    .din1(right_border_buf_0_10_fu_592),
    .din2(right_border_buf_0_11_fu_596),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628_pp0_iter1_reg),
    .dout(tmp_4_fu_2150_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U28(
    .din0(right_border_buf_0_12_fu_608),
    .din1(right_border_buf_0_13_fu_612),
    .din2(right_border_buf_0_14_fu_616),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628_pp0_iter1_reg),
    .dout(tmp_5_fu_2172_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U29(
    .din0(col_buf_0_val_0_0_fu_2099_p3),
    .din1(col_buf_0_val_1_0_fu_2121_p3),
    .din2(col_buf_0_val_2_0_fu_2143_p3),
    .din3(col_buf_0_val_3_0_fu_2165_p3),
    .din4(col_buf_0_val_4_0_fu_2187_p3),
    .din5(sub_ln493_reg_5556),
    .dout(tmp_6_fu_2299_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U30(
    .din0(col_buf_0_val_0_0_fu_2099_p3),
    .din1(col_buf_0_val_1_0_fu_2121_p3),
    .din2(col_buf_0_val_2_0_fu_2143_p3),
    .din3(col_buf_0_val_3_0_fu_2165_p3),
    .din4(col_buf_0_val_4_0_fu_2187_p3),
    .din5(sub_ln493_1_reg_5563),
    .dout(tmp_7_fu_2321_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U31(
    .din0(col_buf_0_val_0_0_fu_2099_p3),
    .din1(col_buf_0_val_1_0_fu_2121_p3),
    .din2(col_buf_0_val_2_0_fu_2143_p3),
    .din3(col_buf_0_val_3_0_fu_2165_p3),
    .din4(col_buf_0_val_4_0_fu_2187_p3),
    .din5(sub_ln493_2_reg_5570),
    .dout(tmp_8_fu_2343_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U32(
    .din0(col_buf_0_val_0_0_fu_2099_p3),
    .din1(col_buf_0_val_1_0_fu_2121_p3),
    .din2(col_buf_0_val_2_0_fu_2143_p3),
    .din3(col_buf_0_val_3_0_fu_2165_p3),
    .din4(col_buf_0_val_4_0_fu_2187_p3),
    .din5(sub_ln493_3_reg_5577),
    .dout(tmp_10_fu_2365_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U33(
    .din0(col_buf_0_val_0_0_fu_2099_p3),
    .din1(col_buf_0_val_1_0_fu_2121_p3),
    .din2(col_buf_0_val_2_0_fu_2143_p3),
    .din3(col_buf_0_val_3_0_fu_2165_p3),
    .din4(col_buf_0_val_4_0_fu_2187_p3),
    .din5(sub_ln493_4_reg_5584),
    .dout(tmp_11_fu_2387_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U34(
    .din0(right_border_buf_1_s_fu_628),
    .din1(right_border_buf_1_1_fu_632),
    .din2(right_border_buf_1_2_fu_636),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628_pp0_iter1_reg),
    .dout(tmp_12_fu_2465_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U35(
    .din0(right_border_buf_1_3_fu_648),
    .din1(right_border_buf_1_4_fu_652),
    .din2(right_border_buf_1_5_fu_656),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628_pp0_iter1_reg),
    .dout(tmp_13_fu_2487_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U36(
    .din0(right_border_buf_1_6_fu_668),
    .din1(right_border_buf_1_7_fu_672),
    .din2(right_border_buf_1_8_fu_676),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628_pp0_iter1_reg),
    .dout(tmp_14_fu_2509_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U37(
    .din0(right_border_buf_1_10_fu_688),
    .din1(right_border_buf_1_11_fu_692),
    .din2(right_border_buf_1_12_fu_696),
    .din3(8'd0),
    .din4(8'd0),
    .din5(sub_ln493_5_reg_5628_pp0_iter1_reg),
    .dout(tmp_15_fu_2531_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U38(
    .din0(col_buf_1_val_0_0_fu_2480_p3),
    .din1(col_buf_1_val_1_0_fu_2502_p3),
    .din2(col_buf_1_val_2_0_fu_2524_p3),
    .din3(col_buf_1_val_3_0_fu_2546_p3),
    .din4(col_buf_1_val_4_0_fu_2553_p3),
    .din5(sub_ln493_reg_5556),
    .dout(tmp_17_fu_2648_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U39(
    .din0(col_buf_1_val_0_0_fu_2480_p3),
    .din1(col_buf_1_val_1_0_fu_2502_p3),
    .din2(col_buf_1_val_2_0_fu_2524_p3),
    .din3(col_buf_1_val_3_0_fu_2546_p3),
    .din4(col_buf_1_val_4_0_fu_2553_p3),
    .din5(sub_ln493_1_reg_5563),
    .dout(tmp_18_fu_2670_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U40(
    .din0(col_buf_1_val_0_0_fu_2480_p3),
    .din1(col_buf_1_val_1_0_fu_2502_p3),
    .din2(col_buf_1_val_2_0_fu_2524_p3),
    .din3(col_buf_1_val_3_0_fu_2546_p3),
    .din4(col_buf_1_val_4_0_fu_2553_p3),
    .din5(sub_ln493_2_reg_5570),
    .dout(tmp_19_fu_2692_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U41(
    .din0(col_buf_1_val_0_0_fu_2480_p3),
    .din1(col_buf_1_val_1_0_fu_2502_p3),
    .din2(col_buf_1_val_2_0_fu_2524_p3),
    .din3(col_buf_1_val_3_0_fu_2546_p3),
    .din4(col_buf_1_val_4_0_fu_2553_p3),
    .din5(sub_ln493_3_reg_5577),
    .dout(tmp_21_fu_2714_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U42(
    .din0(col_buf_1_val_0_0_fu_2480_p3),
    .din1(col_buf_1_val_1_0_fu_2502_p3),
    .din2(col_buf_1_val_2_0_fu_2524_p3),
    .din3(col_buf_1_val_3_0_fu_2546_p3),
    .din4(col_buf_1_val_4_0_fu_2553_p3),
    .din5(sub_ln493_4_reg_5584),
    .dout(tmp_22_fu_2736_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U43(
    .din0(col_buf_2_val_0_0_fu_2778_p3),
    .din1(col_buf_2_val_1_0_fu_2784_p3),
    .din2(col_buf_2_val_2_0_fu_2790_p3),
    .din3(col_buf_2_val_3_0_fu_2796_p3),
    .din4(col_buf_2_val_4_0_fu_2802_p3),
    .din5(sub_ln493_reg_5556),
    .dout(tmp_28_fu_2833_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U44(
    .din0(col_buf_2_val_0_0_fu_2778_p3),
    .din1(col_buf_2_val_1_0_fu_2784_p3),
    .din2(col_buf_2_val_2_0_fu_2790_p3),
    .din3(col_buf_2_val_3_0_fu_2796_p3),
    .din4(col_buf_2_val_4_0_fu_2802_p3),
    .din5(sub_ln493_1_reg_5563),
    .dout(tmp_29_fu_2855_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U45(
    .din0(col_buf_2_val_0_0_fu_2778_p3),
    .din1(col_buf_2_val_1_0_fu_2784_p3),
    .din2(col_buf_2_val_2_0_fu_2790_p3),
    .din3(col_buf_2_val_3_0_fu_2796_p3),
    .din4(col_buf_2_val_4_0_fu_2802_p3),
    .din5(sub_ln493_2_reg_5570),
    .dout(tmp_30_fu_2877_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U46(
    .din0(col_buf_2_val_0_0_fu_2778_p3),
    .din1(col_buf_2_val_1_0_fu_2784_p3),
    .din2(col_buf_2_val_2_0_fu_2790_p3),
    .din3(col_buf_2_val_3_0_fu_2796_p3),
    .din4(col_buf_2_val_4_0_fu_2802_p3),
    .din5(sub_ln493_3_reg_5577),
    .dout(tmp_32_fu_2899_p7)
);

image_filter_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
image_filter_mux_qcK_U47(
    .din0(col_buf_2_val_0_0_fu_2778_p3),
    .din1(col_buf_2_val_1_0_fu_2784_p3),
    .din2(col_buf_2_val_2_0_fu_2790_p3),
    .din3(col_buf_2_val_3_0_fu_2796_p3),
    .din4(col_buf_2_val_4_0_fu_2802_p3),
    .din5(sub_ln493_4_reg_5584),
    .dout(tmp_33_fu_2921_p7)
);

image_filter_mac_rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
image_filter_mac_rcU_U48(
    .din0(grp_fu_4265_p0),
    .din1(grp_fu_4265_p1),
    .din2(grp_fu_4265_p2),
    .dout(grp_fu_4265_p3)
);

image_filter_mac_rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
image_filter_mac_rcU_U49(
    .din0(grp_fu_4273_p0),
    .din1(grp_fu_4273_p1),
    .din2(grp_fu_4273_p2),
    .dout(grp_fu_4273_p3)
);

image_filter_mac_rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
image_filter_mac_rcU_U50(
    .din0(grp_fu_4281_p0),
    .din1(grp_fu_4281_p1),
    .din2(grp_fu_4281_p2),
    .dout(grp_fu_4281_p3)
);

image_filter_mac_sc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
image_filter_mac_sc4_U51(
    .din0(grp_fu_4289_p0),
    .din1(grp_fu_4289_p1),
    .din2(grp_fu_4289_p2),
    .dout(grp_fu_4289_p3)
);

image_filter_mac_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
image_filter_mac_tde_U52(
    .din0(grp_fu_4298_p0),
    .din1(grp_fu_4298_p1),
    .din2(grp_fu_4298_p2),
    .dout(grp_fu_4298_p3)
);

image_filter_mac_rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
image_filter_mac_rcU_U53(
    .din0(grp_fu_4306_p0),
    .din1(grp_fu_4306_p1),
    .din2(grp_fu_4306_p2),
    .dout(grp_fu_4306_p3)
);

image_filter_mac_sc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
image_filter_mac_sc4_U54(
    .din0(grp_fu_4314_p0),
    .din1(grp_fu_4314_p1),
    .din2(grp_fu_4314_p2),
    .dout(grp_fu_4314_p3)
);

image_filter_mac_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
image_filter_mac_tde_U55(
    .din0(grp_fu_4323_p0),
    .din1(grp_fu_4323_p1),
    .din2(grp_fu_4323_p2),
    .dout(grp_fu_4323_p3)
);

image_filter_mac_rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
image_filter_mac_rcU_U56(
    .din0(grp_fu_4331_p0),
    .din1(grp_fu_4331_p1),
    .din2(grp_fu_4331_p2),
    .dout(grp_fu_4331_p3)
);

image_filter_mac_sc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
image_filter_mac_sc4_U57(
    .din0(grp_fu_4339_p0),
    .din1(grp_fu_4339_p1),
    .din2(grp_fu_4339_p2),
    .dout(grp_fu_4339_p3)
);

image_filter_mac_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
image_filter_mac_tde_U58(
    .din0(grp_fu_4348_p0),
    .din1(grp_fu_4348_p1),
    .din2(grp_fu_4348_p2),
    .dout(grp_fu_4348_p3)
);

image_filter_mac_rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
image_filter_mac_rcU_U59(
    .din0(grp_fu_4356_p0),
    .din1(grp_fu_4356_p1),
    .din2(grp_fu_4356_p2),
    .dout(grp_fu_4356_p3)
);

image_filter_mac_udo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
image_filter_mac_udo_U60(
    .din0(grp_fu_4364_p0),
    .din1(grp_fu_4364_p1),
    .din2(grp_fu_4364_p2),
    .dout(grp_fu_4364_p3)
);

image_filter_mac_vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
image_filter_mac_vdy_U61(
    .din0(grp_fu_4372_p0),
    .din1(grp_fu_4372_p1),
    .din2(grp_fu_4364_p3),
    .dout(grp_fu_4372_p3)
);

image_filter_mac_wdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
image_filter_mac_wdI_U62(
    .din0(grp_fu_4380_p0),
    .din1(grp_fu_4380_p1),
    .din2(grp_fu_4380_p2),
    .dout(grp_fu_4380_p3)
);

image_filter_mac_udo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
image_filter_mac_udo_U63(
    .din0(grp_fu_4388_p0),
    .din1(grp_fu_4388_p1),
    .din2(grp_fu_4388_p2),
    .dout(grp_fu_4388_p3)
);

image_filter_mac_vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
image_filter_mac_vdy_U64(
    .din0(grp_fu_4396_p0),
    .din1(grp_fu_4396_p1),
    .din2(grp_fu_4388_p3),
    .dout(grp_fu_4396_p3)
);

image_filter_mac_wdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
image_filter_mac_wdI_U65(
    .din0(grp_fu_4404_p0),
    .din1(grp_fu_4404_p1),
    .din2(grp_fu_4404_p2),
    .dout(grp_fu_4404_p3)
);

image_filter_mac_udo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
image_filter_mac_udo_U66(
    .din0(grp_fu_4412_p0),
    .din1(grp_fu_4412_p1),
    .din2(grp_fu_4412_p2),
    .dout(grp_fu_4412_p3)
);

image_filter_mac_vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
image_filter_mac_vdy_U67(
    .din0(grp_fu_4420_p0),
    .din1(grp_fu_4420_p1),
    .din2(grp_fu_4412_p3),
    .dout(grp_fu_4420_p3)
);

image_filter_mac_wdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
image_filter_mac_wdI_U68(
    .din0(grp_fu_4428_p0),
    .din1(grp_fu_4428_p1),
    .din2(grp_fu_4428_p2),
    .dout(grp_fu_4428_p3)
);

image_filter_mac_xdS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
image_filter_mac_xdS_U69(
    .din0(grp_fu_4436_p0),
    .din1(grp_fu_4436_p1),
    .din2(grp_fu_4436_p2),
    .dout(grp_fu_4436_p3)
);

image_filter_mac_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
image_filter_mac_yd2_U70(
    .din0(grp_fu_4445_p0),
    .din1(grp_fu_4445_p1),
    .din2(grp_fu_4445_p2),
    .dout(grp_fu_4445_p3)
);

image_filter_mac_wdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
image_filter_mac_wdI_U71(
    .din0(grp_fu_4454_p0),
    .din1(grp_fu_4454_p1),
    .din2(grp_fu_4454_p2),
    .dout(grp_fu_4454_p3)
);

image_filter_mul_zec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 19 ))
image_filter_mul_zec_U72(
    .din0(mul_ln1118_13_fu_4462_p0),
    .din1(mul_ln1118_13_fu_4462_p1),
    .dout(mul_ln1118_13_fu_4462_p2)
);

image_filter_mul_Aem #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
image_filter_mul_Aem_U73(
    .din0(mul_ln1118_14_fu_4468_p0),
    .din1(mul_ln1118_14_fu_4468_p1),
    .dout(mul_ln1118_14_fu_4468_p2)
);

image_filter_am_aBew #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
image_filter_am_aBew_U74(
    .din0(grp_fu_4474_p0),
    .din1(grp_fu_4474_p1),
    .din2(grp_fu_4474_p2),
    .dout(grp_fu_4474_p3)
);

image_filter_mac_xdS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
image_filter_mac_xdS_U75(
    .din0(grp_fu_4482_p0),
    .din1(grp_fu_4482_p1),
    .din2(grp_fu_4482_p2),
    .dout(grp_fu_4482_p3)
);

image_filter_mac_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
image_filter_mac_yd2_U76(
    .din0(grp_fu_4491_p0),
    .din1(grp_fu_4491_p1),
    .din2(grp_fu_4491_p2),
    .dout(grp_fu_4491_p3)
);

image_filter_mac_wdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
image_filter_mac_wdI_U77(
    .din0(grp_fu_4500_p0),
    .din1(grp_fu_4500_p1),
    .din2(grp_fu_4500_p2),
    .dout(grp_fu_4500_p3)
);

image_filter_mul_zec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 19 ))
image_filter_mul_zec_U78(
    .din0(mul_ln1118_32_fu_4508_p0),
    .din1(mul_ln1118_32_fu_4508_p1),
    .dout(mul_ln1118_32_fu_4508_p2)
);

image_filter_mul_Aem #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
image_filter_mul_Aem_U79(
    .din0(mul_ln1118_33_fu_4514_p0),
    .din1(mul_ln1118_33_fu_4514_p1),
    .dout(mul_ln1118_33_fu_4514_p2)
);

image_filter_am_aBew #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
image_filter_am_aBew_U80(
    .din0(grp_fu_4520_p0),
    .din1(grp_fu_4520_p1),
    .din2(grp_fu_4520_p2),
    .dout(grp_fu_4520_p3)
);

image_filter_mac_xdS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
image_filter_mac_xdS_U81(
    .din0(grp_fu_4528_p0),
    .din1(grp_fu_4528_p1),
    .din2(grp_fu_4528_p2),
    .dout(grp_fu_4528_p3)
);

image_filter_mac_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
image_filter_mac_yd2_U82(
    .din0(grp_fu_4537_p0),
    .din1(grp_fu_4537_p1),
    .din2(grp_fu_4537_p2),
    .dout(grp_fu_4537_p3)
);

image_filter_mac_wdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
image_filter_mac_wdI_U83(
    .din0(grp_fu_4546_p0),
    .din1(grp_fu_4546_p1),
    .din2(grp_fu_4546_p2),
    .dout(grp_fu_4546_p3)
);

image_filter_mul_zec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 19 ))
image_filter_mul_zec_U84(
    .din0(mul_ln1118_51_fu_4554_p0),
    .din1(mul_ln1118_51_fu_4554_p1),
    .dout(mul_ln1118_51_fu_4554_p2)
);

image_filter_mul_Aem #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
image_filter_mul_Aem_U85(
    .din0(mul_ln1118_52_fu_4560_p0),
    .din1(mul_ln1118_52_fu_4560_p1),
    .dout(mul_ln1118_52_fu_4560_p2)
);

image_filter_am_aBew #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
image_filter_am_aBew_U86(
    .din0(grp_fu_4566_p0),
    .din1(grp_fu_4566_p1),
    .din2(grp_fu_4566_p2),
    .dout(grp_fu_4566_p3)
);

image_filter_mac_CeG #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
image_filter_mac_CeG_U87(
    .din0(grp_fu_4574_p0),
    .din1(grp_fu_4574_p1),
    .din2(grp_fu_4581_p3),
    .dout(grp_fu_4574_p3)
);

image_filter_mac_DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
image_filter_mac_DeQ_U88(
    .din0(grp_fu_4581_p0),
    .din1(grp_fu_4581_p1),
    .din2(grp_fu_4581_p2),
    .dout(grp_fu_4581_p3)
);

image_filter_mac_Ee0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
image_filter_mac_Ee0_U89(
    .din0(grp_fu_4590_p0),
    .din1(grp_fu_4590_p1),
    .din2(mul_ln1118_14_reg_5943),
    .dout(grp_fu_4590_p3)
);

image_filter_mac_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
image_filter_mac_tde_U90(
    .din0(grp_fu_4598_p0),
    .din1(grp_fu_4598_p1),
    .din2(grp_fu_4598_p2),
    .dout(grp_fu_4598_p3)
);

image_filter_mac_Ffa #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
image_filter_mac_Ffa_U91(
    .din0(grp_fu_4607_p0),
    .din1(grp_fu_4607_p1),
    .din2(mul_ln1118_13_reg_5938),
    .dout(grp_fu_4607_p3)
);

image_filter_ama_Gfk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
image_filter_ama_Gfk_U92(
    .din0(grp_fu_4615_p0),
    .din1(grp_fu_4615_p1),
    .din2(grp_fu_4615_p2),
    .din3(mul_ln703_4_reg_5953),
    .dout(grp_fu_4615_p4)
);

image_filter_mac_CeG #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
image_filter_mac_CeG_U93(
    .din0(grp_fu_4625_p0),
    .din1(grp_fu_4625_p1),
    .din2(grp_fu_4632_p3),
    .dout(grp_fu_4625_p3)
);

image_filter_mac_DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
image_filter_mac_DeQ_U94(
    .din0(grp_fu_4632_p0),
    .din1(grp_fu_4632_p1),
    .din2(grp_fu_4632_p2),
    .dout(grp_fu_4632_p3)
);

image_filter_mac_Ee0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
image_filter_mac_Ee0_U95(
    .din0(grp_fu_4641_p0),
    .din1(grp_fu_4641_p1),
    .din2(mul_ln1118_33_reg_5968),
    .dout(grp_fu_4641_p3)
);

image_filter_mac_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
image_filter_mac_tde_U96(
    .din0(grp_fu_4649_p0),
    .din1(grp_fu_4649_p1),
    .din2(grp_fu_4649_p2),
    .dout(grp_fu_4649_p3)
);

image_filter_mac_Ffa #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
image_filter_mac_Ffa_U97(
    .din0(grp_fu_4658_p0),
    .din1(grp_fu_4658_p1),
    .din2(mul_ln1118_32_reg_5963),
    .dout(grp_fu_4658_p3)
);

image_filter_ama_Gfk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
image_filter_ama_Gfk_U98(
    .din0(grp_fu_4666_p0),
    .din1(grp_fu_4666_p1),
    .din2(grp_fu_4666_p2),
    .din3(mul_ln703_7_reg_5978),
    .dout(grp_fu_4666_p4)
);

image_filter_mac_CeG #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
image_filter_mac_CeG_U99(
    .din0(grp_fu_4676_p0),
    .din1(grp_fu_4676_p1),
    .din2(grp_fu_4683_p3),
    .dout(grp_fu_4676_p3)
);

image_filter_mac_DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
image_filter_mac_DeQ_U100(
    .din0(grp_fu_4683_p0),
    .din1(grp_fu_4683_p1),
    .din2(grp_fu_4683_p2),
    .dout(grp_fu_4683_p3)
);

image_filter_mac_Ee0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
image_filter_mac_Ee0_U101(
    .din0(grp_fu_4692_p0),
    .din1(grp_fu_4692_p1),
    .din2(mul_ln1118_52_reg_5993),
    .dout(grp_fu_4692_p3)
);

image_filter_mac_tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
image_filter_mac_tde_U102(
    .din0(grp_fu_4700_p0),
    .din1(grp_fu_4700_p1),
    .din2(grp_fu_4700_p2),
    .dout(grp_fu_4700_p3)
);

image_filter_mac_Ffa #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
image_filter_mac_Ffa_U103(
    .din0(grp_fu_4709_p0),
    .din1(grp_fu_4709_p1),
    .din2(mul_ln1118_51_reg_5988),
    .dout(grp_fu_4709_p3)
);

image_filter_ama_Gfk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
image_filter_ama_Gfk_U104(
    .din0(grp_fu_4717_p0),
    .din1(grp_fu_4717_p1),
    .din2(grp_fu_4717_p2),
    .din3(mul_ln703_10_reg_6003),
    .dout(grp_fu_4717_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln444_fu_1692_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln443_fu_1167_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state5)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if (((icmp_ln443_fu_1167_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_ln400_reg_1032 <= 2'd0;
    end else if (((icmp_ln400_fu_1079_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_ln400_reg_1032 <= add_ln400_fu_1073_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_1692_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        t_V_4_reg_1054 <= j_V_fu_1697_p2;
    end else if (((icmp_ln443_fu_1167_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_4_reg_1054 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        t_V_reg_1043 <= i_V_reg_5506;
    end else if (((icmp_ln400_fu_1079_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_reg_1043 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln400_fu_1079_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln147_reg_5483[2 : 1] <= add_ln147_fu_1134_p2[2 : 1];
        add_ln458_reg_5497 <= add_ln458_fu_1161_p2;
        add_ln507_reg_5474 <= add_ln507_fu_1128_p2;
        sext_ln147_1_reg_5492[31 : 1] <= sext_ln147_1_fu_1157_p1[31 : 1];
        sext_ln443_1_reg_5464 <= sext_ln443_1_fu_1094_p1;
        sext_ln443_3_reg_5469 <= sext_ln443_3_fu_1107_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_10_reg_5933 <= add_ln703_10_fu_3340_p2;
        add_ln703_34_reg_5958 <= add_ln703_34_fu_3408_p2;
        add_ln703_58_reg_5983 <= add_ln703_58_fu_3476_p2;
        mul_ln1118_13_reg_5938 <= mul_ln1118_13_fu_4462_p2;
        mul_ln1118_14_reg_5943 <= mul_ln1118_14_fu_4468_p2;
        mul_ln1118_32_reg_5963 <= mul_ln1118_32_fu_4508_p2;
        mul_ln1118_33_reg_5968 <= mul_ln1118_33_fu_4514_p2;
        mul_ln1118_51_reg_5988 <= mul_ln1118_51_fu_4554_p2;
        mul_ln1118_52_reg_5993 <= mul_ln1118_52_fu_4560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        add_ln703_12_reg_6008 <= grp_fu_4574_p3;
        add_ln703_36_reg_6023 <= grp_fu_4625_p3;
        add_ln703_60_reg_6038 <= grp_fu_4676_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_15_reg_6013 <= add_ln703_15_fu_3644_p2;
        add_ln703_22_reg_6018 <= add_ln703_22_fu_3655_p2;
        add_ln703_39_reg_6028 <= add_ln703_39_fu_3711_p2;
        add_ln703_46_reg_6033 <= add_ln703_46_fu_3722_p2;
        add_ln703_63_reg_6043 <= add_ln703_63_fu_3778_p2;
        add_ln703_70_reg_6048 <= add_ln703_70_fu_3789_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        add_ln703_17_reg_5948 <= grp_fu_4454_p3;
        add_ln703_41_reg_5973 <= grp_fu_4500_p3;
        add_ln703_65_reg_5998 <= grp_fu_4546_p3;
        mul_ln703_10_reg_6003 <= grp_fu_4566_p3;
        mul_ln703_4_reg_5953 <= grp_fu_4474_p3;
        mul_ln703_7_reg_5978 <= grp_fu_4520_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        add_ln703_24_reg_5833 <= grp_fu_4273_p3;
        add_ln703_48_reg_5868 <= grp_fu_4281_p3;
        add_ln703_reg_5798 <= grp_fu_4265_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        add_ln703_26_reg_5883 <= grp_fu_4323_p3;
        add_ln703_27_reg_5888 <= grp_fu_4331_p3;
        add_ln703_2_reg_5873 <= grp_fu_4298_p3;
        add_ln703_3_reg_5878 <= grp_fu_4306_p3;
        add_ln703_50_reg_5893 <= grp_fu_4348_p3;
        add_ln703_51_reg_5898 <= grp_fu_4356_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        add_ln703_30_reg_5913 <= grp_fu_4396_p3;
        add_ln703_32_reg_5918 <= grp_fu_4404_p3;
        add_ln703_54_reg_5923 <= grp_fu_4420_p3;
        add_ln703_56_reg_5928 <= grp_fu_4428_p3;
        add_ln703_6_reg_5903 <= grp_fu_4372_p3;
        add_ln703_8_reg_5908 <= grp_fu_4380_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_1692_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln118_reg_5600 <= and_ln118_fu_1744_p2;
        and_ln512_reg_5647 <= and_ln512_fu_1812_p2;
        or_ln457_reg_5609 <= or_ln457_fu_1802_p2;
        select_ln118_3_reg_5604 <= select_ln118_3_fu_1790_p3;
        sub_ln493_5_reg_5628 <= sub_ln493_5_fu_1807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln118_reg_5600_pp0_iter1_reg <= and_ln118_reg_5600;
        and_ln512_reg_5647_pp0_iter1_reg <= and_ln512_reg_5647;
        icmp_ln444_reg_5591 <= icmp_ln444_fu_1692_p2;
        icmp_ln444_reg_5591_pp0_iter1_reg <= icmp_ln444_reg_5591;
        or_ln457_reg_5609_pp0_iter1_reg <= or_ln457_reg_5609;
        sub_ln493_5_reg_5628_pp0_iter1_reg <= sub_ln493_5_reg_5628;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln512_reg_5647_pp0_iter2_reg <= and_ln512_reg_5647_pp0_iter1_reg;
        and_ln512_reg_5647_pp0_iter3_reg <= and_ln512_reg_5647_pp0_iter2_reg;
        and_ln512_reg_5647_pp0_iter4_reg <= and_ln512_reg_5647_pp0_iter3_reg;
        and_ln512_reg_5647_pp0_iter5_reg <= and_ln512_reg_5647_pp0_iter4_reg;
        and_ln512_reg_5647_pp0_iter6_reg <= and_ln512_reg_5647_pp0_iter5_reg;
        and_ln512_reg_5647_pp0_iter7_reg <= and_ln512_reg_5647_pp0_iter6_reg;
        icmp_ln444_reg_5591_pp0_iter2_reg <= icmp_ln444_reg_5591_pp0_iter1_reg;
        icmp_ln444_reg_5591_pp0_iter3_reg <= icmp_ln444_reg_5591_pp0_iter2_reg;
        icmp_ln444_reg_5591_pp0_iter4_reg <= icmp_ln444_reg_5591_pp0_iter3_reg;
        icmp_ln444_reg_5591_pp0_iter5_reg <= icmp_ln444_reg_5591_pp0_iter4_reg;
        src_kernel_win_0_va_20_reg_5768 <= src_kernel_win_0_va_20_fu_2314_p3;
        src_kernel_win_0_va_20_reg_5768_pp0_iter3_reg <= src_kernel_win_0_va_20_reg_5768;
        src_kernel_win_0_va_20_reg_5768_pp0_iter4_reg <= src_kernel_win_0_va_20_reg_5768_pp0_iter3_reg;
        src_kernel_win_0_va_20_reg_5768_pp0_iter5_reg <= src_kernel_win_0_va_20_reg_5768_pp0_iter4_reg;
        src_kernel_win_0_va_21_reg_5774 <= src_kernel_win_0_va_21_fu_2336_p3;
        src_kernel_win_0_va_21_reg_5774_pp0_iter3_reg <= src_kernel_win_0_va_21_reg_5774;
        src_kernel_win_0_va_21_reg_5774_pp0_iter4_reg <= src_kernel_win_0_va_21_reg_5774_pp0_iter3_reg;
        src_kernel_win_0_va_21_reg_5774_pp0_iter5_reg <= src_kernel_win_0_va_21_reg_5774_pp0_iter4_reg;
        src_kernel_win_0_va_22_reg_5780 <= src_kernel_win_0_va_22_fu_2358_p3;
        src_kernel_win_0_va_22_reg_5780_pp0_iter3_reg <= src_kernel_win_0_va_22_reg_5780;
        src_kernel_win_0_va_22_reg_5780_pp0_iter4_reg <= src_kernel_win_0_va_22_reg_5780_pp0_iter3_reg;
        src_kernel_win_0_va_22_reg_5780_pp0_iter5_reg <= src_kernel_win_0_va_22_reg_5780_pp0_iter4_reg;
        src_kernel_win_0_va_23_reg_5786 <= src_kernel_win_0_va_23_fu_2380_p3;
        src_kernel_win_0_va_23_reg_5786_pp0_iter3_reg <= src_kernel_win_0_va_23_reg_5786;
        src_kernel_win_0_va_23_reg_5786_pp0_iter4_reg <= src_kernel_win_0_va_23_reg_5786_pp0_iter3_reg;
        src_kernel_win_0_va_24_reg_5792 <= src_kernel_win_0_va_24_fu_2402_p3;
        src_kernel_win_1_va_20_reg_5803 <= src_kernel_win_1_va_20_fu_2663_p3;
        src_kernel_win_1_va_20_reg_5803_pp0_iter3_reg <= src_kernel_win_1_va_20_reg_5803;
        src_kernel_win_1_va_20_reg_5803_pp0_iter4_reg <= src_kernel_win_1_va_20_reg_5803_pp0_iter3_reg;
        src_kernel_win_1_va_20_reg_5803_pp0_iter5_reg <= src_kernel_win_1_va_20_reg_5803_pp0_iter4_reg;
        src_kernel_win_1_va_21_reg_5809 <= src_kernel_win_1_va_21_fu_2685_p3;
        src_kernel_win_1_va_21_reg_5809_pp0_iter3_reg <= src_kernel_win_1_va_21_reg_5809;
        src_kernel_win_1_va_21_reg_5809_pp0_iter4_reg <= src_kernel_win_1_va_21_reg_5809_pp0_iter3_reg;
        src_kernel_win_1_va_21_reg_5809_pp0_iter5_reg <= src_kernel_win_1_va_21_reg_5809_pp0_iter4_reg;
        src_kernel_win_1_va_22_reg_5815 <= src_kernel_win_1_va_22_fu_2707_p3;
        src_kernel_win_1_va_22_reg_5815_pp0_iter3_reg <= src_kernel_win_1_va_22_reg_5815;
        src_kernel_win_1_va_22_reg_5815_pp0_iter4_reg <= src_kernel_win_1_va_22_reg_5815_pp0_iter3_reg;
        src_kernel_win_1_va_22_reg_5815_pp0_iter5_reg <= src_kernel_win_1_va_22_reg_5815_pp0_iter4_reg;
        src_kernel_win_1_va_23_reg_5821 <= src_kernel_win_1_va_23_fu_2729_p3;
        src_kernel_win_1_va_23_reg_5821_pp0_iter3_reg <= src_kernel_win_1_va_23_reg_5821;
        src_kernel_win_1_va_23_reg_5821_pp0_iter4_reg <= src_kernel_win_1_va_23_reg_5821_pp0_iter3_reg;
        src_kernel_win_1_va_24_reg_5827 <= src_kernel_win_1_va_24_fu_2751_p3;
        src_kernel_win_2_va_35_reg_5838 <= src_kernel_win_2_va_35_fu_2848_p3;
        src_kernel_win_2_va_35_reg_5838_pp0_iter3_reg <= src_kernel_win_2_va_35_reg_5838;
        src_kernel_win_2_va_35_reg_5838_pp0_iter4_reg <= src_kernel_win_2_va_35_reg_5838_pp0_iter3_reg;
        src_kernel_win_2_va_35_reg_5838_pp0_iter5_reg <= src_kernel_win_2_va_35_reg_5838_pp0_iter4_reg;
        src_kernel_win_2_va_36_reg_5844 <= src_kernel_win_2_va_36_fu_2870_p3;
        src_kernel_win_2_va_36_reg_5844_pp0_iter3_reg <= src_kernel_win_2_va_36_reg_5844;
        src_kernel_win_2_va_36_reg_5844_pp0_iter4_reg <= src_kernel_win_2_va_36_reg_5844_pp0_iter3_reg;
        src_kernel_win_2_va_36_reg_5844_pp0_iter5_reg <= src_kernel_win_2_va_36_reg_5844_pp0_iter4_reg;
        src_kernel_win_2_va_37_reg_5850 <= src_kernel_win_2_va_37_fu_2892_p3;
        src_kernel_win_2_va_37_reg_5850_pp0_iter3_reg <= src_kernel_win_2_va_37_reg_5850;
        src_kernel_win_2_va_37_reg_5850_pp0_iter4_reg <= src_kernel_win_2_va_37_reg_5850_pp0_iter3_reg;
        src_kernel_win_2_va_37_reg_5850_pp0_iter5_reg <= src_kernel_win_2_va_37_reg_5850_pp0_iter4_reg;
        src_kernel_win_2_va_38_reg_5856 <= src_kernel_win_2_va_38_fu_2914_p3;
        src_kernel_win_2_va_38_reg_5856_pp0_iter3_reg <= src_kernel_win_2_va_38_reg_5856;
        src_kernel_win_2_va_38_reg_5856_pp0_iter4_reg <= src_kernel_win_2_va_38_reg_5856_pp0_iter3_reg;
        src_kernel_win_2_va_39_reg_5862 <= src_kernel_win_2_va_39_fu_2936_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_V_reg_5506 <= i_V_fu_1172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln443_fu_1167_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln879_1_reg_5529 <= icmp_ln879_1_fu_1201_p2;
        icmp_ln879_2_reg_5533 <= icmp_ln879_2_fu_1207_p2;
        icmp_ln879_reg_5525 <= icmp_ln879_fu_1195_p2;
        icmp_ln887_reg_5511 <= icmp_ln887_fu_1178_p2;
        icmp_ln899_1_reg_5537 <= icmp_ln899_1_fu_1213_p2;
        icmp_ln899_reg_5520 <= icmp_ln899_fu_1189_p2;
        sub_ln493_1_reg_5563 <= sub_ln493_1_fu_1591_p2;
        sub_ln493_2_reg_5570 <= sub_ln493_2_fu_1623_p2;
        sub_ln493_3_reg_5577 <= sub_ln493_3_fu_1655_p2;
        sub_ln493_4_reg_5584 <= sub_ln493_4_fu_1687_p2;
        sub_ln493_reg_5556 <= sub_ln493_fu_1559_p2;
        xor_ln457_reg_5515 <= xor_ln457_fu_1183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_6_addr_reg_5656 <= zext_ln835_fu_1853_p1;
        k_buf_0_val_7_addr_reg_5662 <= zext_ln835_fu_1853_p1;
        k_buf_0_val_8_addr_reg_5668 <= zext_ln835_fu_1853_p1;
        k_buf_0_val_9_addr_reg_5674 <= zext_ln835_fu_1853_p1;
        k_buf_1_val_6_addr_reg_5685 <= zext_ln835_fu_1853_p1;
        k_buf_1_val_7_addr_reg_5691 <= zext_ln835_fu_1853_p1;
        k_buf_1_val_8_addr_reg_5697 <= zext_ln835_fu_1853_p1;
        k_buf_1_val_9_addr_reg_5703 <= zext_ln835_fu_1853_p1;
        k_buf_2_val_6_addr_reg_5724 <= zext_ln835_fu_1853_p1;
        k_buf_2_val_7_addr_reg_5735 <= zext_ln835_fu_1853_p1;
        k_buf_2_val_8_addr_reg_5746 <= zext_ln835_fu_1853_p1;
        k_buf_2_val_9_addr_reg_5757 <= zext_ln835_fu_1853_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_12_reg_6053 <= p_Val2_12_fu_4095_p3;
        p_Val2_13_reg_6058 <= p_Val2_13_fu_4176_p3;
        p_Val2_14_reg_6063 <= p_Val2_14_fu_4257_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_src_cols_V_read_cas_reg_4741 <= p_src_cols_V_read_cas_fu_1065_p1;
        p_src_rows_V_read_cas_reg_4747 <= p_src_rows_V_read_cas_fu_1069_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        right_border_buf_0_10_fu_592 <= right_border_buf_0_9_fu_588;
        right_border_buf_0_11_fu_596 <= right_border_buf_0_10_fu_592;
        right_border_buf_0_12_fu_608 <= col_buf_0_val_4_0_fu_2187_p3;
        right_border_buf_0_13_fu_612 <= right_border_buf_0_12_fu_608;
        right_border_buf_0_14_fu_616 <= right_border_buf_0_13_fu_612;
        right_border_buf_0_1_fu_532 <= right_border_buf_0_s_fu_528;
        right_border_buf_0_2_fu_536 <= right_border_buf_0_1_fu_532;
        right_border_buf_0_3_fu_548 <= col_buf_0_val_1_0_fu_2121_p3;
        right_border_buf_0_4_fu_552 <= right_border_buf_0_3_fu_548;
        right_border_buf_0_5_fu_556 <= right_border_buf_0_4_fu_552;
        right_border_buf_0_6_fu_568 <= col_buf_0_val_2_0_fu_2143_p3;
        right_border_buf_0_7_fu_572 <= right_border_buf_0_6_fu_568;
        right_border_buf_0_8_fu_576 <= right_border_buf_0_7_fu_572;
        right_border_buf_0_9_fu_588 <= col_buf_0_val_3_0_fu_2165_p3;
        right_border_buf_0_s_fu_528 <= col_buf_0_val_0_0_fu_2099_p3;
        right_border_buf_1_10_fu_688 <= col_buf_1_val_3_0_fu_2546_p3;
        right_border_buf_1_11_fu_692 <= right_border_buf_1_10_fu_688;
        right_border_buf_1_12_fu_696 <= right_border_buf_1_11_fu_692;
        right_border_buf_1_14_fu_704 <= col_buf_1_val_4_0_fu_2553_p3;
        right_border_buf_1_1_fu_632 <= right_border_buf_1_s_fu_628;
        right_border_buf_1_2_fu_636 <= right_border_buf_1_1_fu_632;
        right_border_buf_1_3_fu_648 <= col_buf_1_val_1_0_fu_2502_p3;
        right_border_buf_1_4_fu_652 <= right_border_buf_1_3_fu_648;
        right_border_buf_1_5_fu_656 <= right_border_buf_1_4_fu_652;
        right_border_buf_1_6_fu_668 <= col_buf_1_val_2_0_fu_2524_p3;
        right_border_buf_1_7_fu_672 <= right_border_buf_1_6_fu_668;
        right_border_buf_1_8_fu_676 <= right_border_buf_1_7_fu_672;
        right_border_buf_1_s_fu_628 <= col_buf_1_val_0_0_fu_2480_p3;
        right_border_buf_2_11_fu_644 <= col_buf_2_val_1_0_fu_2784_p3;
        right_border_buf_2_14_fu_680 <= col_buf_2_val_0_0_fu_2778_p3;
        right_border_buf_2_2_fu_560 <= col_buf_2_val_4_0_fu_2802_p3;
        right_border_buf_2_5_fu_584 <= col_buf_2_val_3_0_fu_2796_p3;
        right_border_buf_2_8_fu_620 <= col_buf_2_val_2_0_fu_2790_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        right_border_buf_1_13_fu_700 <= ap_sig_allocacmp_right_border_buf_1_16;
        right_border_buf_1_9_fu_684 <= right_border_buf_1_13_fu_700;
        right_border_buf_2_10_fu_640 <= ap_sig_allocacmp_right_border_buf_2_22;
        right_border_buf_2_12_fu_660 <= right_border_buf_2_13_fu_664;
        right_border_buf_2_13_fu_664 <= ap_sig_allocacmp_right_border_buf_2_24;
        right_border_buf_2_1_fu_544 <= ap_sig_allocacmp_right_border_buf_2_16;
        right_border_buf_2_3_fu_564 <= right_border_buf_2_4_fu_580;
        right_border_buf_2_4_fu_580 <= ap_sig_allocacmp_right_border_buf_2_18;
        right_border_buf_2_6_fu_600 <= right_border_buf_2_7_fu_604;
        right_border_buf_2_7_fu_604 <= ap_sig_allocacmp_right_border_buf_2_20;
        right_border_buf_2_9_fu_624 <= right_border_buf_2_10_fu_640;
        right_border_buf_2_s_fu_540 <= right_border_buf_2_1_fu_544;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        src_kernel_win_0_va_10_fu_328 <= src_kernel_win_0_va_9_fu_324;
        src_kernel_win_0_va_1_fu_292 <= src_kernel_win_0_va_fu_288;
        src_kernel_win_0_va_2_fu_296 <= src_kernel_win_0_va_1_fu_292;
        src_kernel_win_0_va_3_fu_300 <= src_kernel_win_0_va_2_fu_296;
        src_kernel_win_0_va_4_fu_304 <= src_kernel_win_0_va_21_reg_5774_pp0_iter5_reg;
        src_kernel_win_0_va_5_fu_308 <= src_kernel_win_0_va_4_fu_304;
        src_kernel_win_0_va_6_fu_312 <= src_kernel_win_0_va_5_fu_308;
        src_kernel_win_0_va_7_fu_316 <= src_kernel_win_0_va_6_fu_312;
        src_kernel_win_0_va_8_fu_320 <= src_kernel_win_0_va_22_reg_5780_pp0_iter5_reg;
        src_kernel_win_0_va_9_fu_324 <= src_kernel_win_0_va_8_fu_320;
        src_kernel_win_0_va_fu_288 <= src_kernel_win_0_va_20_reg_5768_pp0_iter5_reg;
        src_kernel_win_1_va_10_fu_408 <= src_kernel_win_1_va_9_fu_404;
        src_kernel_win_1_va_1_fu_372 <= src_kernel_win_1_va_fu_368;
        src_kernel_win_1_va_2_fu_376 <= src_kernel_win_1_va_1_fu_372;
        src_kernel_win_1_va_3_fu_380 <= src_kernel_win_1_va_2_fu_376;
        src_kernel_win_1_va_4_fu_384 <= src_kernel_win_1_va_21_reg_5809_pp0_iter5_reg;
        src_kernel_win_1_va_5_fu_388 <= src_kernel_win_1_va_4_fu_384;
        src_kernel_win_1_va_6_fu_392 <= src_kernel_win_1_va_5_fu_388;
        src_kernel_win_1_va_7_fu_396 <= src_kernel_win_1_va_6_fu_392;
        src_kernel_win_1_va_8_fu_400 <= src_kernel_win_1_va_22_reg_5815_pp0_iter5_reg;
        src_kernel_win_1_va_9_fu_404 <= src_kernel_win_1_va_8_fu_400;
        src_kernel_win_1_va_fu_368 <= src_kernel_win_1_va_20_reg_5803_pp0_iter5_reg;
        src_kernel_win_2_va_10_fu_488 <= src_kernel_win_2_va_9_fu_484;
        src_kernel_win_2_va_1_fu_452 <= src_kernel_win_2_va_fu_448;
        src_kernel_win_2_va_2_fu_456 <= src_kernel_win_2_va_1_fu_452;
        src_kernel_win_2_va_3_fu_460 <= src_kernel_win_2_va_2_fu_456;
        src_kernel_win_2_va_4_fu_464 <= src_kernel_win_2_va_36_reg_5844_pp0_iter5_reg;
        src_kernel_win_2_va_5_fu_468 <= src_kernel_win_2_va_4_fu_464;
        src_kernel_win_2_va_6_fu_472 <= src_kernel_win_2_va_5_fu_468;
        src_kernel_win_2_va_7_fu_476 <= src_kernel_win_2_va_6_fu_472;
        src_kernel_win_2_va_8_fu_480 <= src_kernel_win_2_va_37_reg_5850_pp0_iter5_reg;
        src_kernel_win_2_va_9_fu_484 <= src_kernel_win_2_va_8_fu_480;
        src_kernel_win_2_va_fu_448 <= src_kernel_win_2_va_35_reg_5838_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        src_kernel_win_0_va_11_fu_332 <= ap_sig_allocacmp_src_kernel_win_0_va_53;
        src_kernel_win_0_va_12_fu_336 <= src_kernel_win_0_va_23_reg_5786_pp0_iter4_reg;
        src_kernel_win_0_va_13_fu_340 <= src_kernel_win_0_va_12_fu_336;
        src_kernel_win_0_va_14_fu_344 <= src_kernel_win_0_va_13_fu_340;
        src_kernel_win_1_va_11_fu_412 <= ap_sig_allocacmp_src_kernel_win_1_va_53;
        src_kernel_win_1_va_12_fu_416 <= src_kernel_win_1_va_23_reg_5821_pp0_iter4_reg;
        src_kernel_win_1_va_13_fu_420 <= src_kernel_win_1_va_12_fu_416;
        src_kernel_win_1_va_14_fu_424 <= src_kernel_win_1_va_13_fu_420;
        src_kernel_win_2_va_11_fu_492 <= ap_sig_allocacmp_src_kernel_win_2_va_28;
        src_kernel_win_2_va_12_fu_496 <= src_kernel_win_2_va_38_reg_5856_pp0_iter4_reg;
        src_kernel_win_2_va_13_fu_500 <= src_kernel_win_2_va_12_fu_496;
        src_kernel_win_2_va_14_fu_504 <= src_kernel_win_2_va_13_fu_500;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_5591_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        src_kernel_win_0_va_15_fu_348 <= ap_sig_allocacmp_src_kernel_win_0_va_56;
        src_kernel_win_1_va_15_fu_428 <= ap_sig_allocacmp_src_kernel_win_1_va_56;
        src_kernel_win_2_va_15_fu_508 <= ap_sig_allocacmp_src_kernel_win_2_va_31;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_5591_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        src_kernel_win_0_va_16_fu_352 <= src_kernel_win_0_va_24_reg_5792;
        src_kernel_win_0_va_17_fu_356 <= src_kernel_win_0_va_16_fu_352;
        src_kernel_win_0_va_18_fu_360 <= src_kernel_win_0_va_17_fu_356;
        src_kernel_win_0_va_19_fu_364 <= src_kernel_win_0_va_18_fu_360;
        src_kernel_win_1_va_16_fu_432 <= src_kernel_win_1_va_24_reg_5827;
        src_kernel_win_1_va_17_fu_436 <= src_kernel_win_1_va_16_fu_432;
        src_kernel_win_1_va_18_fu_440 <= src_kernel_win_1_va_17_fu_436;
        src_kernel_win_1_va_19_fu_444 <= src_kernel_win_1_va_18_fu_440;
        src_kernel_win_2_va_16_fu_512 <= src_kernel_win_2_va_39_reg_5862;
        src_kernel_win_2_va_17_fu_516 <= src_kernel_win_2_va_16_fu_512;
        src_kernel_win_2_va_18_fu_520 <= src_kernel_win_2_va_17_fu_516;
        src_kernel_win_2_va_19_fu_524 <= src_kernel_win_2_va_18_fu_520;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln457_reg_5609 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_16_reg_5709 <= tmp_16_fu_1874_p7;
        tmp_23_reg_5719 <= tmp_23_fu_1914_p7;
        tmp_24_reg_5730 <= tmp_24_fu_1929_p7;
        tmp_25_reg_5741 <= tmp_25_fu_1944_p7;
        tmp_26_reg_5752 <= tmp_26_fu_1959_p7;
        tmp_27_reg_5763 <= tmp_27_fu_1974_p7;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln443_fu_1167_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln443_fu_1167_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_right_border_buf_1_16 = col_buf_1_val_4_0_fu_2553_p3;
    end else begin
        ap_sig_allocacmp_right_border_buf_1_16 = right_border_buf_1_14_fu_704;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_right_border_buf_2_16 = col_buf_2_val_4_0_fu_2802_p3;
    end else begin
        ap_sig_allocacmp_right_border_buf_2_16 = right_border_buf_2_2_fu_560;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_right_border_buf_2_18 = col_buf_2_val_3_0_fu_2796_p3;
    end else begin
        ap_sig_allocacmp_right_border_buf_2_18 = right_border_buf_2_5_fu_584;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_right_border_buf_2_20 = col_buf_2_val_2_0_fu_2790_p3;
    end else begin
        ap_sig_allocacmp_right_border_buf_2_20 = right_border_buf_2_8_fu_620;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_right_border_buf_2_22 = col_buf_2_val_1_0_fu_2784_p3;
    end else begin
        ap_sig_allocacmp_right_border_buf_2_22 = right_border_buf_2_11_fu_644;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_right_border_buf_2_24 = col_buf_2_val_0_0_fu_2778_p3;
    end else begin
        ap_sig_allocacmp_right_border_buf_2_24 = right_border_buf_2_14_fu_680;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_27 = src_kernel_win_0_va_1_fu_292;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_27 = src_kernel_win_0_va_2_fu_296;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_30 = src_kernel_win_0_va_4_fu_304;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_30 = src_kernel_win_0_va_5_fu_308;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_31 = src_kernel_win_0_va_5_fu_308;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_31 = src_kernel_win_0_va_6_fu_312;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_32 = src_kernel_win_0_va_6_fu_312;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_32 = src_kernel_win_0_va_7_fu_316;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_35 = src_kernel_win_0_va_9_fu_324;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_35 = src_kernel_win_0_va_10_fu_328;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_36 = ap_sig_allocacmp_src_kernel_win_0_va_53;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_36 = src_kernel_win_0_va_11_fu_332;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_38 = src_kernel_win_0_va_12_fu_336;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_38 = src_kernel_win_0_va_13_fu_340;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_39 = src_kernel_win_0_va_13_fu_340;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_39 = src_kernel_win_0_va_14_fu_344;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_40 = ap_sig_allocacmp_src_kernel_win_0_va_56;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_40 = src_kernel_win_0_va_15_fu_348;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_43 = src_kernel_win_0_va_17_fu_356;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_43 = src_kernel_win_0_va_18_fu_360;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_44 = src_kernel_win_0_va_18_fu_360;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_44 = src_kernel_win_0_va_19_fu_364;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_53 = src_kernel_win_0_va_9_fu_324;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_53 = src_kernel_win_0_va_10_fu_328;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_56 = src_kernel_win_0_va_13_fu_340;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_56 = src_kernel_win_0_va_14_fu_344;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_27 = src_kernel_win_1_va_1_fu_372;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_27 = src_kernel_win_1_va_2_fu_376;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_30 = src_kernel_win_1_va_4_fu_384;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_30 = src_kernel_win_1_va_5_fu_388;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_31 = src_kernel_win_1_va_5_fu_388;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_31 = src_kernel_win_1_va_6_fu_392;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_32 = src_kernel_win_1_va_6_fu_392;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_32 = src_kernel_win_1_va_7_fu_396;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_35 = src_kernel_win_1_va_9_fu_404;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_35 = src_kernel_win_1_va_10_fu_408;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_36 = ap_sig_allocacmp_src_kernel_win_1_va_53;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_36 = src_kernel_win_1_va_11_fu_412;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_38 = src_kernel_win_1_va_12_fu_416;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_38 = src_kernel_win_1_va_13_fu_420;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_39 = src_kernel_win_1_va_13_fu_420;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_39 = src_kernel_win_1_va_14_fu_424;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_40 = ap_sig_allocacmp_src_kernel_win_1_va_56;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_40 = src_kernel_win_1_va_15_fu_428;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_43 = src_kernel_win_1_va_17_fu_436;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_43 = src_kernel_win_1_va_18_fu_440;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_44 = src_kernel_win_1_va_18_fu_440;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_44 = src_kernel_win_1_va_19_fu_444;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_53 = src_kernel_win_1_va_9_fu_404;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_53 = src_kernel_win_1_va_10_fu_408;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_1_va_56 = src_kernel_win_1_va_13_fu_420;
    end else begin
        ap_sig_allocacmp_src_kernel_win_1_va_56 = src_kernel_win_1_va_14_fu_424;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_28 = src_kernel_win_2_va_9_fu_484;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_28 = src_kernel_win_2_va_10_fu_488;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_31 = src_kernel_win_2_va_13_fu_500;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_31 = src_kernel_win_2_va_14_fu_504;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_42 = src_kernel_win_2_va_1_fu_452;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_42 = src_kernel_win_2_va_2_fu_456;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_45 = src_kernel_win_2_va_4_fu_464;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_45 = src_kernel_win_2_va_5_fu_468;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_46 = src_kernel_win_2_va_5_fu_468;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_46 = src_kernel_win_2_va_6_fu_472;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_47 = src_kernel_win_2_va_6_fu_472;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_47 = src_kernel_win_2_va_7_fu_476;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_50 = src_kernel_win_2_va_9_fu_484;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_50 = src_kernel_win_2_va_10_fu_488;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_51 = ap_sig_allocacmp_src_kernel_win_2_va_28;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_51 = src_kernel_win_2_va_11_fu_492;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_53 = src_kernel_win_2_va_12_fu_496;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_53 = src_kernel_win_2_va_13_fu_500;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_54 = src_kernel_win_2_va_13_fu_500;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_54 = src_kernel_win_2_va_14_fu_504;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_55 = ap_sig_allocacmp_src_kernel_win_2_va_31;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_55 = src_kernel_win_2_va_15_fu_508;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_58 = src_kernel_win_2_va_17_fu_516;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_58 = src_kernel_win_2_va_18_fu_520;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_2_va_59 = src_kernel_win_2_va_18_fu_520;
    end else begin
        ap_sig_allocacmp_src_kernel_win_2_va_59 = src_kernel_win_2_va_19_fu_524;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_5_we0 = 1'b1;
    end else begin
        k_buf_0_val_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_6_ce0 = 1'b1;
    end else begin
        k_buf_0_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_6_ce1 = 1'b1;
    end else begin
        k_buf_0_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_1_reg_5529 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_6_we0 = 1'b1;
    end else begin
        k_buf_0_val_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_6_we1 = 1'b1;
    end else begin
        k_buf_0_val_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_7_ce0 = 1'b1;
    end else begin
        k_buf_0_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_7_ce1 = 1'b1;
    end else begin
        k_buf_0_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_2_reg_5533 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_7_we0 = 1'b1;
    end else begin
        k_buf_0_val_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_7_we1 = 1'b1;
    end else begin
        k_buf_0_val_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_8_ce0 = 1'b1;
    end else begin
        k_buf_0_val_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_8_ce1 = 1'b1;
    end else begin
        k_buf_0_val_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_1_reg_5529 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_8_we0 = 1'b1;
    end else begin
        k_buf_0_val_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_8_we1 = 1'b1;
    end else begin
        k_buf_0_val_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln457_reg_5609 == 1'd1) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_0_val_9_ce0 = 1'b1;
    end else begin
        k_buf_0_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_9_ce1 = 1'b1;
    end else begin
        k_buf_0_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_9_we0 = 1'b1;
    end else begin
        k_buf_0_val_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_9_we1 = 1'b1;
    end else begin
        k_buf_0_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_5_ce0 = 1'b1;
    end else begin
        k_buf_1_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_5_ce1 = 1'b1;
    end else begin
        k_buf_1_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_5_we0 = 1'b1;
    end else begin
        k_buf_1_val_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_5_we1 = 1'b1;
    end else begin
        k_buf_1_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_6_ce0 = 1'b1;
    end else begin
        k_buf_1_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_1_val_6_ce1 = 1'b1;
    end else begin
        k_buf_1_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_1_reg_5529 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_6_we0 = 1'b1;
    end else begin
        k_buf_1_val_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_1_val_6_we1 = 1'b1;
    end else begin
        k_buf_1_val_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_7_ce0 = 1'b1;
    end else begin
        k_buf_1_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_1_val_7_ce1 = 1'b1;
    end else begin
        k_buf_1_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_2_reg_5533 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_7_we0 = 1'b1;
    end else begin
        k_buf_1_val_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_1_val_7_we1 = 1'b1;
    end else begin
        k_buf_1_val_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_8_ce0 = 1'b1;
    end else begin
        k_buf_1_val_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_1_val_8_ce1 = 1'b1;
    end else begin
        k_buf_1_val_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_1_reg_5529 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_8_we0 = 1'b1;
    end else begin
        k_buf_1_val_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_1_val_8_we1 = 1'b1;
    end else begin
        k_buf_1_val_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln457_reg_5609 == 1'd1) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_1_val_9_ce0 = 1'b1;
    end else begin
        k_buf_1_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_1_val_9_ce1 = 1'b1;
    end else begin
        k_buf_1_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_9_we0 = 1'b1;
    end else begin
        k_buf_1_val_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_1_val_9_we1 = 1'b1;
    end else begin
        k_buf_1_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_5_ce0 = 1'b1;
    end else begin
        k_buf_2_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_5_ce1 = 1'b1;
    end else begin
        k_buf_2_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_5_we0 = 1'b1;
    end else begin
        k_buf_2_val_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_5_we1 = 1'b1;
    end else begin
        k_buf_2_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_6_ce0 = 1'b1;
    end else begin
        k_buf_2_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_2_val_6_ce1 = 1'b1;
    end else begin
        k_buf_2_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_1_reg_5529 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_6_we0 = 1'b1;
    end else begin
        k_buf_2_val_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_2_val_6_we1 = 1'b1;
    end else begin
        k_buf_2_val_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_7_ce0 = 1'b1;
    end else begin
        k_buf_2_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_2_val_7_ce1 = 1'b1;
    end else begin
        k_buf_2_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_2_reg_5533 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_7_we0 = 1'b1;
    end else begin
        k_buf_2_val_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_2_val_7_we1 = 1'b1;
    end else begin
        k_buf_2_val_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_8_ce0 = 1'b1;
    end else begin
        k_buf_2_val_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_2_val_8_ce1 = 1'b1;
    end else begin
        k_buf_2_val_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_1_reg_5529 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_8_we0 = 1'b1;
    end else begin
        k_buf_2_val_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_2_val_8_we1 = 1'b1;
    end else begin
        k_buf_2_val_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln457_reg_5609 == 1'd1) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_2_val_9_ce0 = 1'b1;
    end else begin
        k_buf_2_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_2_val_9_ce1 = 1'b1;
    end else begin
        k_buf_2_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_9_we0 = 1'b1;
    end else begin
        k_buf_2_val_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_2_val_9_we1 = 1'b1;
    end else begin
        k_buf_2_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op349_read_state5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op338_read_state5 == 1'b1)))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op374_read_state5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op363_read_state5 == 1'b1)))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op409_read_state5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op398_read_state5 == 1'b1)))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln400_fu_1079_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln443_fu_1167_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & ~((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln118_1_fu_1577_p2 = ($signed(3'd6) + $signed(trunc_ln506_1_fu_1218_p1));

assign add_ln118_2_fu_1609_p2 = ($signed(3'd5) + $signed(trunc_ln506_1_fu_1218_p1));

assign add_ln118_3_fu_1673_p2 = (3'd3 + trunc_ln506_1_fu_1218_p1);

assign add_ln118_fu_1545_p2 = ($signed(3'd7) + $signed(trunc_ln506_1_fu_1218_p1));

assign add_ln147_1_fu_1151_p2 = ($signed(13'd8190) + $signed(sext_ln147_fu_1147_p1));

assign add_ln147_fu_1134_p2 = ($signed(3'd6) + $signed(shl_ln_fu_1120_p3));

assign add_ln400_fu_1073_p2 = (phi_ln400_reg_1032 + 2'd1);

assign add_ln443_1_fu_1101_p2 = ($signed(11'd3) + $signed(sext_ln443_2_fu_1098_p1));

assign add_ln443_fu_1088_p2 = ($signed(12'd4) + $signed(sext_ln443_fu_1085_p1));

assign add_ln451_fu_1719_p2 = ($signed(32'd4294967294) + $signed(t_V_4_reg_1054));

assign add_ln458_fu_1161_p2 = ($signed(3'd7) + $signed(trunc_ln458_fu_1114_p1));

assign add_ln506_1_fu_1284_p2 = ($signed(32'd4294967294) + $signed(t_V_reg_1043));

assign add_ln506_2_fu_1346_p2 = ($signed(32'd4294967293) + $signed(t_V_reg_1043));

assign add_ln506_3_fu_1408_p2 = ($signed(32'd4294967292) + $signed(t_V_reg_1043));

assign add_ln506_4_fu_1470_p2 = ($signed(32'd4294967291) + $signed(t_V_reg_1043));

assign add_ln506_fu_1222_p2 = ($signed(32'd4294967295) + $signed(t_V_reg_1043));

assign add_ln507_fu_1128_p2 = ($signed(3'd7) + $signed(trunc_ln506_fu_1111_p1));

assign add_ln703_10_fu_3340_p2 = (zext_ln703_11_fu_3337_p1 + grp_fu_4445_p3);

assign add_ln703_15_fu_3644_p2 = (zext_ln703_15_fu_3641_p1 + grp_fu_4590_p3);

assign add_ln703_16_fu_4025_p2 = (zext_ln703_16_fu_4022_p1 + add_ln703_12_reg_6008);

assign add_ln703_22_fu_3655_p2 = (zext_ln703_19_fu_3652_p1 + grp_fu_4598_p3);

assign add_ln703_28_fu_3209_p2 = (zext_ln703_26_fu_3206_p1 + add_ln703_26_reg_5883);

assign add_ln703_34_fu_3408_p2 = (zext_ln703_32_fu_3405_p1 + grp_fu_4491_p3);

assign add_ln703_39_fu_3711_p2 = (zext_ln703_36_fu_3708_p1 + grp_fu_4641_p3);

assign add_ln703_40_fu_4106_p2 = (zext_ln703_37_fu_4103_p1 + add_ln703_36_reg_6023);

assign add_ln703_46_fu_3722_p2 = (zext_ln703_40_fu_3719_p1 + grp_fu_4649_p3);

assign add_ln703_4_fu_3167_p2 = (zext_ln703_5_fu_3164_p1 + add_ln703_2_reg_5873);

assign add_ln703_52_fu_3251_p2 = (zext_ln703_47_fu_3248_p1 + add_ln703_50_reg_5893);

assign add_ln703_58_fu_3476_p2 = (zext_ln703_53_fu_3473_p1 + grp_fu_4537_p3);

assign add_ln703_63_fu_3778_p2 = (zext_ln703_57_fu_3775_p1 + grp_fu_4692_p3);

assign add_ln703_64_fu_4187_p2 = (zext_ln703_58_fu_4184_p1 + add_ln703_60_reg_6038);

assign add_ln703_70_fu_3789_p2 = (zext_ln703_61_fu_3786_p1 + grp_fu_4700_p3);

assign and_ln118_1_fu_1247_p2 = (xor_ln118_1_fu_1236_p2 & icmp_ln118_fu_1242_p2);

assign and_ln118_2_fu_1309_p2 = (xor_ln118_2_fu_1298_p2 & icmp_ln118_2_fu_1304_p2);

assign and_ln118_3_fu_1371_p2 = (xor_ln118_3_fu_1360_p2 & icmp_ln118_3_fu_1366_p2);

assign and_ln118_4_fu_1433_p2 = (xor_ln118_4_fu_1422_p2 & icmp_ln118_4_fu_1428_p2);

assign and_ln118_5_fu_1495_p2 = (xor_ln118_5_fu_1484_p2 & icmp_ln118_5_fu_1490_p2);

assign and_ln118_fu_1744_p2 = (xor_ln118_6_fu_1733_p2 & icmp_ln118_1_fu_1739_p2);

assign and_ln512_fu_1812_p2 = (icmp_ln899_reg_5520 & icmp_ln891_fu_1713_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter8 == 1'b1) & (((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op409_read_state5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op398_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op374_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op363_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op349_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op338_read_state5 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter8 == 1'b1) & (((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op409_read_state5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op398_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op374_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op363_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op349_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op338_read_state5 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter8 == 1'b1) & (((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op409_read_state5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op398_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op374_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op363_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op349_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op338_read_state5 == 1'b1)))));
end

assign ap_block_state10_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage0_iter8 = (((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'd1 == and_ln512_reg_5647_pp0_iter7_reg) & (p_dst_data_stream_0_V_full_n == 1'b0)));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op409_read_state5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op398_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op374_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op363_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op349_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op338_read_state5 == 1'b1)));
end

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_329 = (icmp_ln444_reg_5591 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_331 = (icmp_ln444_reg_5591 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_333 = (icmp_ln444_reg_5591 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_335 = (icmp_ln444_reg_5591 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_337 = (ap_predicate_op337_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_339 = (ap_predicate_op339_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_341 = (ap_predicate_op341_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_343 = (ap_predicate_op343_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_345 = (ap_predicate_op345_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_347 = (ap_predicate_op347_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_350 = (ap_predicate_op350_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_353 = (icmp_ln444_reg_5591 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_355 = (icmp_ln444_reg_5591 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_357 = (icmp_ln444_reg_5591 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_359 = (icmp_ln444_reg_5591 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_361 = (ap_predicate_op361_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_364 = (ap_predicate_op364_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_366 = (ap_predicate_op366_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_368 = (ap_predicate_op368_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_370 = (ap_predicate_op370_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_372 = (ap_predicate_op372_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_375 = (ap_predicate_op375_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_384 = (icmp_ln444_reg_5591 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_387 = (icmp_ln444_reg_5591 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_390 = (icmp_ln444_reg_5591 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_393 = (icmp_ln444_reg_5591 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_396 = (ap_predicate_op396_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_399 = (ap_predicate_op399_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_401 = (ap_predicate_op401_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_403 = (ap_predicate_op403_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_405 = (ap_predicate_op405_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_407 = (ap_predicate_op407_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_410 = (ap_predicate_op410_store_state5 == 1'b1);
end

assign ap_enable_operation_439 = (1'b1 == 1'b1);

assign ap_enable_operation_442 = (1'b1 == 1'b1);

assign ap_enable_operation_445 = (1'b1 == 1'b1);

assign ap_enable_operation_448 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_451 = (or_ln457_reg_5609_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_464 = (ap_predicate_op464_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_465 = (ap_predicate_op465_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_466 = (ap_predicate_op466_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_467 = (ap_predicate_op467_store_state6 == 1'b1);
end

assign ap_enable_operation_514 = (1'b1 == 1'b1);

assign ap_enable_operation_517 = (1'b1 == 1'b1);

assign ap_enable_operation_520 = (1'b1 == 1'b1);

assign ap_enable_operation_523 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_526 = (or_ln457_reg_5609_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_536 = (ap_predicate_op536_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_537 = (ap_predicate_op537_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_538 = (ap_predicate_op538_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_539 = (ap_predicate_op539_store_state6 == 1'b1);
end

assign ap_enable_operation_572 = (1'b1 == 1'b1);

assign ap_enable_operation_574 = (1'b1 == 1'b1);

assign ap_enable_operation_576 = (1'b1 == 1'b1);

assign ap_enable_operation_578 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_580 = (or_ln457_reg_5609_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_582 = (ap_predicate_op582_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_583 = (ap_predicate_op583_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_584 = (ap_predicate_op584_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_585 = (ap_predicate_op585_store_state6 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state5_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state6_pp0_iter2_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_predicate_op337_load_state5 = ((or_ln457_reg_5609 == 1'd1) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op338_read_state5 = ((1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op339_store_state5 = ((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op341_store_state5 = ((icmp_ln879_1_reg_5529 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op343_store_state5 = ((icmp_ln879_2_reg_5533 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op345_store_state5 = ((icmp_ln879_1_reg_5529 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op347_store_state5 = ((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op349_read_state5 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op350_store_state5 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op361_load_state5 = ((or_ln457_reg_5609 == 1'd1) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op363_read_state5 = ((1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op364_store_state5 = ((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op366_store_state5 = ((icmp_ln879_1_reg_5529 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op368_store_state5 = ((icmp_ln879_2_reg_5533 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op370_store_state5 = ((icmp_ln879_1_reg_5529 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op372_store_state5 = ((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op374_read_state5 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op375_store_state5 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op396_load_state5 = ((or_ln457_reg_5609 == 1'd1) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op398_read_state5 = ((1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op399_store_state5 = ((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op401_store_state5 = ((icmp_ln879_1_reg_5529 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op403_store_state5 = ((icmp_ln879_2_reg_5533 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op405_store_state5 = ((icmp_ln879_1_reg_5529 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op407_store_state5 = ((icmp_ln879_reg_5525 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln899_reg_5520 == 1'd0) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op409_read_state5 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op410_store_state5 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600) & (icmp_ln444_reg_5591 == 1'd0));
end

always @ (*) begin
    ap_predicate_op464_store_state6 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op465_store_state6 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op466_store_state6 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op467_store_state6 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op536_store_state6 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op537_store_state6 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op538_store_state6 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op539_store_state6 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op582_store_state6 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op583_store_state6 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op584_store_state6 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op585_store_state6 = ((icmp_ln887_reg_5511 == 1'd1) & (icmp_ln899_reg_5520 == 1'd1) & (1'd1 == and_ln118_reg_5600_pp0_iter1_reg));
end

assign col_buf_0_val_0_0_fu_2099_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_1_fu_2084_p7);

assign col_buf_0_val_1_0_fu_2121_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_6_q0 : tmp_2_fu_2106_p7);

assign col_buf_0_val_2_0_fu_2143_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_7_q0 : tmp_3_fu_2128_p7);

assign col_buf_0_val_3_0_fu_2165_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_8_q0 : tmp_4_fu_2150_p7);

assign col_buf_0_val_4_0_fu_2187_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_9_q0 : tmp_5_fu_2172_p7);

assign col_buf_1_val_0_0_fu_2480_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_5_q0 : tmp_12_fu_2465_p7);

assign col_buf_1_val_1_0_fu_2502_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_6_q0 : tmp_13_fu_2487_p7);

assign col_buf_1_val_2_0_fu_2524_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_7_q0 : tmp_14_fu_2509_p7);

assign col_buf_1_val_3_0_fu_2546_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_8_q0 : tmp_15_fu_2531_p7);

assign col_buf_1_val_4_0_fu_2553_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_9_q0 : tmp_16_reg_5709);

assign col_buf_2_val_0_0_fu_2778_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_5_q0 : tmp_23_reg_5719);

assign col_buf_2_val_1_0_fu_2784_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_6_q0 : tmp_24_reg_5730);

assign col_buf_2_val_2_0_fu_2790_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_7_q0 : tmp_25_reg_5741);

assign col_buf_2_val_3_0_fu_2796_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_8_q0 : tmp_26_reg_5752);

assign col_buf_2_val_4_0_fu_2802_p3 = ((or_ln457_reg_5609_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_9_q0 : tmp_27_reg_5763);

assign deleted_zeros_1_fu_4170_p2 = (xor_ln777_1_fu_4156_p2 | tmp_56_fu_4162_p3);

assign deleted_zeros_2_fu_4251_p2 = (xor_ln777_2_fu_4237_p2 | tmp_62_fu_4243_p3);

assign deleted_zeros_fu_4089_p2 = (xor_ln777_fu_4075_p2 | tmp_50_fu_4081_p3);

assign grp_fu_4265_p0 = 16'd82;

assign grp_fu_4265_p1 = grp_fu_4265_p10;

assign grp_fu_4265_p10 = ap_sig_allocacmp_src_kernel_win_0_va_44;

assign grp_fu_4265_p2 = (17'd283 * mul_ln703_fu_2423_p1);

assign grp_fu_4273_p0 = 16'd82;

assign grp_fu_4273_p1 = grp_fu_4273_p10;

assign grp_fu_4273_p10 = ap_sig_allocacmp_src_kernel_win_1_va_44;

assign grp_fu_4273_p2 = (17'd283 * mul_ln703_1_fu_2772_p1);

assign grp_fu_4281_p0 = 16'd82;

assign grp_fu_4281_p1 = grp_fu_4281_p10;

assign grp_fu_4281_p10 = ap_sig_allocacmp_src_kernel_win_2_va_59;

assign grp_fu_4281_p2 = (17'd283 * mul_ln703_2_fu_2957_p1);

assign grp_fu_4289_p0 = 18'd428;

assign grp_fu_4289_p1 = grp_fu_4289_p10;

assign grp_fu_4289_p10 = src_kernel_win_0_va_17_fu_356;

assign grp_fu_4289_p2 = grp_fu_4289_p20;

assign grp_fu_4289_p20 = add_ln703_reg_5798;

assign grp_fu_4298_p0 = 18'd283;

assign grp_fu_4298_p1 = grp_fu_4298_p10;

assign grp_fu_4298_p10 = src_kernel_win_0_va_16_fu_352;

assign grp_fu_4298_p2 = grp_fu_4298_p20;

assign grp_fu_4298_p20 = grp_fu_4289_p3;

assign grp_fu_4306_p0 = 16'd82;

assign grp_fu_4306_p1 = grp_fu_4306_p10;

assign grp_fu_4306_p10 = src_kernel_win_0_va_24_reg_5792;

assign grp_fu_4306_p2 = (17'd283 * mul_ln703_3_fu_2993_p1);

assign grp_fu_4314_p0 = 18'd428;

assign grp_fu_4314_p1 = grp_fu_4314_p10;

assign grp_fu_4314_p10 = src_kernel_win_1_va_17_fu_436;

assign grp_fu_4314_p2 = grp_fu_4314_p20;

assign grp_fu_4314_p20 = add_ln703_24_reg_5833;

assign grp_fu_4323_p0 = 18'd283;

assign grp_fu_4323_p1 = grp_fu_4323_p10;

assign grp_fu_4323_p10 = src_kernel_win_1_va_16_fu_432;

assign grp_fu_4323_p2 = grp_fu_4323_p20;

assign grp_fu_4323_p20 = grp_fu_4314_p3;

assign grp_fu_4331_p0 = 16'd82;

assign grp_fu_4331_p1 = grp_fu_4331_p10;

assign grp_fu_4331_p10 = src_kernel_win_1_va_24_reg_5827;

assign grp_fu_4331_p2 = (17'd283 * mul_ln703_6_fu_3029_p1);

assign grp_fu_4339_p0 = 18'd428;

assign grp_fu_4339_p1 = grp_fu_4339_p10;

assign grp_fu_4339_p10 = src_kernel_win_2_va_17_fu_516;

assign grp_fu_4339_p2 = grp_fu_4339_p20;

assign grp_fu_4339_p20 = add_ln703_48_reg_5868;

assign grp_fu_4348_p0 = 18'd283;

assign grp_fu_4348_p1 = grp_fu_4348_p10;

assign grp_fu_4348_p10 = src_kernel_win_2_va_16_fu_512;

assign grp_fu_4348_p2 = grp_fu_4348_p20;

assign grp_fu_4348_p20 = grp_fu_4339_p3;

assign grp_fu_4356_p0 = 16'd82;

assign grp_fu_4356_p1 = grp_fu_4356_p10;

assign grp_fu_4356_p10 = src_kernel_win_2_va_39_reg_5862;

assign grp_fu_4356_p2 = (17'd283 * mul_ln703_9_fu_3065_p1);

assign grp_fu_4364_p0 = 19'd979;

assign grp_fu_4364_p1 = grp_fu_4364_p10;

assign grp_fu_4364_p10 = ap_sig_allocacmp_src_kernel_win_0_va_39;

assign grp_fu_4364_p2 = grp_fu_4364_p20;

assign grp_fu_4364_p20 = add_ln703_4_fu_3167_p2;

assign grp_fu_4372_p0 = 20'd1480;

assign grp_fu_4372_p1 = grp_fu_4372_p10;

assign grp_fu_4372_p10 = ap_sig_allocacmp_src_kernel_win_0_va_38;

assign grp_fu_4380_p0 = 18'd428;

assign grp_fu_4380_p1 = grp_fu_4380_p10;

assign grp_fu_4380_p10 = ap_sig_allocacmp_src_kernel_win_0_va_36;

assign grp_fu_4380_p2 = (18'd283 * mul_ln1118_7_fu_3187_p1);

assign grp_fu_4388_p0 = 19'd979;

assign grp_fu_4388_p1 = grp_fu_4388_p10;

assign grp_fu_4388_p10 = ap_sig_allocacmp_src_kernel_win_1_va_39;

assign grp_fu_4388_p2 = grp_fu_4388_p20;

assign grp_fu_4388_p20 = add_ln703_28_fu_3209_p2;

assign grp_fu_4396_p0 = 20'd1480;

assign grp_fu_4396_p1 = grp_fu_4396_p10;

assign grp_fu_4396_p10 = ap_sig_allocacmp_src_kernel_win_1_va_38;

assign grp_fu_4404_p0 = 18'd428;

assign grp_fu_4404_p1 = grp_fu_4404_p10;

assign grp_fu_4404_p10 = ap_sig_allocacmp_src_kernel_win_1_va_36;

assign grp_fu_4404_p2 = (18'd283 * mul_ln1118_26_fu_3229_p1);

assign grp_fu_4412_p0 = 19'd979;

assign grp_fu_4412_p1 = grp_fu_4412_p10;

assign grp_fu_4412_p10 = ap_sig_allocacmp_src_kernel_win_2_va_54;

assign grp_fu_4412_p2 = grp_fu_4412_p20;

assign grp_fu_4412_p20 = add_ln703_52_fu_3251_p2;

assign grp_fu_4420_p0 = 20'd1480;

assign grp_fu_4420_p1 = grp_fu_4420_p10;

assign grp_fu_4420_p10 = ap_sig_allocacmp_src_kernel_win_2_va_53;

assign grp_fu_4428_p0 = 18'd428;

assign grp_fu_4428_p1 = grp_fu_4428_p10;

assign grp_fu_4428_p10 = ap_sig_allocacmp_src_kernel_win_2_va_51;

assign grp_fu_4428_p2 = (18'd283 * mul_ln1118_45_fu_3271_p1);

assign grp_fu_4436_p0 = 19'd979;

assign grp_fu_4436_p1 = grp_fu_4436_p10;

assign grp_fu_4436_p10 = src_kernel_win_0_va_12_fu_336;

assign grp_fu_4436_p2 = grp_fu_4436_p20;

assign grp_fu_4436_p20 = add_ln703_8_reg_5908;

assign grp_fu_4445_p0 = 20'd1480;

assign grp_fu_4445_p1 = grp_fu_4445_p10;

assign grp_fu_4445_p10 = ap_sig_allocacmp_src_kernel_win_0_va_35;

assign grp_fu_4445_p2 = grp_fu_4445_p20;

assign grp_fu_4445_p20 = add_ln703_6_reg_5903;

assign grp_fu_4454_p0 = 18'd428;

assign grp_fu_4454_p1 = grp_fu_4454_p10;

assign grp_fu_4454_p10 = src_kernel_win_0_va_22_reg_5780_pp0_iter4_reg;

assign grp_fu_4454_p2 = (18'd283 * mul_ln1118_16_fu_3367_p1);

assign grp_fu_4474_p0 = grp_fu_4474_p00;

assign grp_fu_4474_p00 = src_kernel_win_0_va_21_reg_5774_pp0_iter4_reg;

assign grp_fu_4474_p1 = grp_fu_4474_p10;

assign grp_fu_4474_p10 = ap_sig_allocacmp_src_kernel_win_0_va_32;

assign grp_fu_4474_p2 = 18'd283;

assign grp_fu_4482_p0 = 19'd979;

assign grp_fu_4482_p1 = grp_fu_4482_p10;

assign grp_fu_4482_p10 = src_kernel_win_1_va_12_fu_416;

assign grp_fu_4482_p2 = grp_fu_4482_p20;

assign grp_fu_4482_p20 = add_ln703_32_reg_5918;

assign grp_fu_4491_p0 = 20'd1480;

assign grp_fu_4491_p1 = grp_fu_4491_p10;

assign grp_fu_4491_p10 = ap_sig_allocacmp_src_kernel_win_1_va_35;

assign grp_fu_4491_p2 = grp_fu_4491_p20;

assign grp_fu_4491_p20 = add_ln703_30_reg_5913;

assign grp_fu_4500_p0 = 18'd428;

assign grp_fu_4500_p1 = grp_fu_4500_p10;

assign grp_fu_4500_p10 = src_kernel_win_1_va_22_reg_5815_pp0_iter4_reg;

assign grp_fu_4500_p2 = (18'd283 * mul_ln1118_35_fu_3435_p1);

assign grp_fu_4520_p0 = grp_fu_4520_p00;

assign grp_fu_4520_p00 = src_kernel_win_1_va_21_reg_5809_pp0_iter4_reg;

assign grp_fu_4520_p1 = grp_fu_4520_p10;

assign grp_fu_4520_p10 = ap_sig_allocacmp_src_kernel_win_1_va_32;

assign grp_fu_4520_p2 = 18'd283;

assign grp_fu_4528_p0 = 19'd979;

assign grp_fu_4528_p1 = grp_fu_4528_p10;

assign grp_fu_4528_p10 = src_kernel_win_2_va_12_fu_496;

assign grp_fu_4528_p2 = grp_fu_4528_p20;

assign grp_fu_4528_p20 = add_ln703_56_reg_5928;

assign grp_fu_4537_p0 = 20'd1480;

assign grp_fu_4537_p1 = grp_fu_4537_p10;

assign grp_fu_4537_p10 = ap_sig_allocacmp_src_kernel_win_2_va_50;

assign grp_fu_4537_p2 = grp_fu_4537_p20;

assign grp_fu_4537_p20 = add_ln703_54_reg_5923;

assign grp_fu_4546_p0 = 18'd428;

assign grp_fu_4546_p1 = grp_fu_4546_p10;

assign grp_fu_4546_p10 = src_kernel_win_2_va_37_reg_5850_pp0_iter4_reg;

assign grp_fu_4546_p2 = (18'd283 * mul_ln1118_54_fu_3503_p1);

assign grp_fu_4566_p0 = grp_fu_4566_p00;

assign grp_fu_4566_p00 = src_kernel_win_2_va_36_reg_5844_pp0_iter4_reg;

assign grp_fu_4566_p1 = grp_fu_4566_p10;

assign grp_fu_4566_p10 = ap_sig_allocacmp_src_kernel_win_2_va_47;

assign grp_fu_4566_p2 = 18'd283;

assign grp_fu_4574_p0 = 21'd2237;

assign grp_fu_4574_p1 = grp_fu_4574_p10;

assign grp_fu_4574_p10 = src_kernel_win_0_va_9_fu_324;

assign grp_fu_4581_p0 = 20'd1480;

assign grp_fu_4581_p1 = grp_fu_4581_p10;

assign grp_fu_4581_p10 = src_kernel_win_0_va_8_fu_320;

assign grp_fu_4581_p2 = grp_fu_4581_p20;

assign grp_fu_4581_p20 = add_ln703_10_reg_5933;

assign grp_fu_4590_p0 = 19'd979;

assign grp_fu_4590_p1 = grp_fu_4590_p10;

assign grp_fu_4590_p10 = src_kernel_win_0_va_4_fu_304;

assign grp_fu_4598_p0 = 18'd428;

assign grp_fu_4598_p1 = grp_fu_4598_p10;

assign grp_fu_4598_p10 = src_kernel_win_0_va_1_fu_292;

assign grp_fu_4598_p2 = grp_fu_4598_p20;

assign grp_fu_4598_p20 = add_ln703_17_reg_5948;

assign grp_fu_4607_p0 = 18'd283;

assign grp_fu_4607_p1 = grp_fu_4607_p10;

assign grp_fu_4607_p10 = src_kernel_win_0_va_fu_288;

assign grp_fu_4615_p0 = grp_fu_4615_p00;

assign grp_fu_4615_p00 = src_kernel_win_0_va_3_fu_300;

assign grp_fu_4615_p1 = grp_fu_4615_p10;

assign grp_fu_4615_p10 = src_kernel_win_0_va_20_reg_5768_pp0_iter5_reg;

assign grp_fu_4615_p2 = 16'd82;

assign grp_fu_4625_p0 = 21'd2237;

assign grp_fu_4625_p1 = grp_fu_4625_p10;

assign grp_fu_4625_p10 = src_kernel_win_1_va_9_fu_404;

assign grp_fu_4632_p0 = 20'd1480;

assign grp_fu_4632_p1 = grp_fu_4632_p10;

assign grp_fu_4632_p10 = src_kernel_win_1_va_8_fu_400;

assign grp_fu_4632_p2 = grp_fu_4632_p20;

assign grp_fu_4632_p20 = add_ln703_34_reg_5958;

assign grp_fu_4641_p0 = 19'd979;

assign grp_fu_4641_p1 = grp_fu_4641_p10;

assign grp_fu_4641_p10 = src_kernel_win_1_va_4_fu_384;

assign grp_fu_4649_p0 = 18'd428;

assign grp_fu_4649_p1 = grp_fu_4649_p10;

assign grp_fu_4649_p10 = src_kernel_win_1_va_1_fu_372;

assign grp_fu_4649_p2 = grp_fu_4649_p20;

assign grp_fu_4649_p20 = add_ln703_41_reg_5973;

assign grp_fu_4658_p0 = 18'd283;

assign grp_fu_4658_p1 = grp_fu_4658_p10;

assign grp_fu_4658_p10 = src_kernel_win_1_va_fu_368;

assign grp_fu_4666_p0 = grp_fu_4666_p00;

assign grp_fu_4666_p00 = src_kernel_win_1_va_3_fu_380;

assign grp_fu_4666_p1 = grp_fu_4666_p10;

assign grp_fu_4666_p10 = src_kernel_win_1_va_20_reg_5803_pp0_iter5_reg;

assign grp_fu_4666_p2 = 16'd82;

assign grp_fu_4676_p0 = 21'd2237;

assign grp_fu_4676_p1 = grp_fu_4676_p10;

assign grp_fu_4676_p10 = src_kernel_win_2_va_9_fu_484;

assign grp_fu_4683_p0 = 20'd1480;

assign grp_fu_4683_p1 = grp_fu_4683_p10;

assign grp_fu_4683_p10 = src_kernel_win_2_va_8_fu_480;

assign grp_fu_4683_p2 = grp_fu_4683_p20;

assign grp_fu_4683_p20 = add_ln703_58_reg_5983;

assign grp_fu_4692_p0 = 19'd979;

assign grp_fu_4692_p1 = grp_fu_4692_p10;

assign grp_fu_4692_p10 = src_kernel_win_2_va_4_fu_464;

assign grp_fu_4700_p0 = 18'd428;

assign grp_fu_4700_p1 = grp_fu_4700_p10;

assign grp_fu_4700_p10 = src_kernel_win_2_va_1_fu_452;

assign grp_fu_4700_p2 = grp_fu_4700_p20;

assign grp_fu_4700_p20 = add_ln703_65_reg_5998;

assign grp_fu_4709_p0 = 18'd283;

assign grp_fu_4709_p1 = grp_fu_4709_p10;

assign grp_fu_4709_p10 = src_kernel_win_2_va_fu_448;

assign grp_fu_4717_p0 = grp_fu_4717_p00;

assign grp_fu_4717_p00 = src_kernel_win_2_va_3_fu_460;

assign grp_fu_4717_p1 = grp_fu_4717_p10;

assign grp_fu_4717_p10 = src_kernel_win_2_va_35_reg_5838_pp0_iter5_reg;

assign grp_fu_4717_p2 = 16'd82;

assign i_V_fu_1172_p2 = (t_V_reg_1043 + 32'd1);

assign icmp_ln118_1_fu_1739_p2 = (($signed(add_ln451_fu_1719_p2) < $signed(p_src_cols_V_read_cas_reg_4741)) ? 1'b1 : 1'b0);

assign icmp_ln118_2_fu_1304_p2 = (($signed(add_ln506_1_fu_1284_p2) < $signed(p_src_rows_V_read_cas_reg_4747)) ? 1'b1 : 1'b0);

assign icmp_ln118_3_fu_1366_p2 = (($signed(add_ln506_2_fu_1346_p2) < $signed(p_src_rows_V_read_cas_reg_4747)) ? 1'b1 : 1'b0);

assign icmp_ln118_4_fu_1428_p2 = (($signed(add_ln506_3_fu_1408_p2) < $signed(p_src_rows_V_read_cas_reg_4747)) ? 1'b1 : 1'b0);

assign icmp_ln118_5_fu_1490_p2 = (($signed(add_ln506_4_fu_1470_p2) < $signed(p_src_rows_V_read_cas_reg_4747)) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_1242_p2 = (($signed(add_ln506_fu_1222_p2) < $signed(p_src_rows_V_read_cas_reg_4747)) ? 1'b1 : 1'b0);

assign icmp_ln144_1_fu_1275_p2 = (($signed(select_ln139_1_fu_1267_p3) < $signed(p_src_rows_V_read_cas_reg_4747)) ? 1'b1 : 1'b0);

assign icmp_ln144_2_fu_1337_p2 = (($signed(select_ln139_2_fu_1329_p3) < $signed(p_src_rows_V_read_cas_reg_4747)) ? 1'b1 : 1'b0);

assign icmp_ln144_3_fu_1399_p2 = (($signed(select_ln139_3_fu_1391_p3) < $signed(p_src_rows_V_read_cas_reg_4747)) ? 1'b1 : 1'b0);

assign icmp_ln144_4_fu_1461_p2 = (($signed(select_ln139_4_fu_1453_p3) < $signed(p_src_rows_V_read_cas_reg_4747)) ? 1'b1 : 1'b0);

assign icmp_ln144_5_fu_1523_p2 = (($signed(select_ln139_5_fu_1515_p3) < $signed(p_src_rows_V_read_cas_reg_4747)) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_1772_p2 = (($signed(select_ln139_fu_1764_p3) < $signed(p_src_cols_V_read_cas_reg_4741)) ? 1'b1 : 1'b0);

assign icmp_ln400_fu_1079_p2 = ((phi_ln400_reg_1032 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_1167_p2 = ((t_V_reg_1043 == sext_ln443_3_reg_5469) ? 1'b1 : 1'b0);

assign icmp_ln444_fu_1692_p2 = ((t_V_4_reg_1054 == sext_ln443_1_reg_5464) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_1201_p2 = ((t_V_reg_1043 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_1207_p2 = ((t_V_reg_1043 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1195_p2 = ((t_V_reg_1043 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_1178_p2 = ((t_V_reg_1043 < p_src_rows_V_read_cas_reg_4747) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1713_p2 = ((tmp_43_fu_1703_p4 != 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_1213_p2 = ((t_V_reg_1043 > p_src_rows_V_read_cas_reg_4747) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_1189_p2 = ((t_V_reg_1043 > 32'd2) ? 1'b1 : 1'b0);

assign j_V_fu_1697_p2 = (t_V_4_reg_1054 + 32'd1);

assign k_buf_0_val_5_address0 = zext_ln835_fu_1853_p1;

assign k_buf_0_val_5_address1 = zext_ln835_fu_1853_p1;

assign k_buf_0_val_6_address0 = zext_ln835_fu_1853_p1;

assign k_buf_0_val_6_address1 = k_buf_0_val_6_addr_reg_5656;

assign k_buf_0_val_7_address0 = zext_ln835_fu_1853_p1;

assign k_buf_0_val_7_address1 = k_buf_0_val_7_addr_reg_5662;

assign k_buf_0_val_8_address0 = zext_ln835_fu_1853_p1;

assign k_buf_0_val_8_address1 = k_buf_0_val_8_addr_reg_5668;

assign k_buf_0_val_9_address0 = zext_ln835_fu_1853_p1;

assign k_buf_0_val_9_address1 = k_buf_0_val_9_addr_reg_5674;

assign k_buf_1_val_5_address0 = zext_ln835_fu_1853_p1;

assign k_buf_1_val_5_address1 = zext_ln835_fu_1853_p1;

assign k_buf_1_val_6_address0 = zext_ln835_fu_1853_p1;

assign k_buf_1_val_6_address1 = k_buf_1_val_6_addr_reg_5685;

assign k_buf_1_val_7_address0 = zext_ln835_fu_1853_p1;

assign k_buf_1_val_7_address1 = k_buf_1_val_7_addr_reg_5691;

assign k_buf_1_val_8_address0 = zext_ln835_fu_1853_p1;

assign k_buf_1_val_8_address1 = k_buf_1_val_8_addr_reg_5697;

assign k_buf_1_val_9_address0 = zext_ln835_fu_1853_p1;

assign k_buf_1_val_9_address1 = k_buf_1_val_9_addr_reg_5703;

assign k_buf_2_val_5_address0 = zext_ln835_fu_1853_p1;

assign k_buf_2_val_5_address1 = zext_ln835_fu_1853_p1;

assign k_buf_2_val_6_address0 = zext_ln835_fu_1853_p1;

assign k_buf_2_val_6_address1 = k_buf_2_val_6_addr_reg_5724;

assign k_buf_2_val_7_address0 = zext_ln835_fu_1853_p1;

assign k_buf_2_val_7_address1 = k_buf_2_val_7_addr_reg_5735;

assign k_buf_2_val_8_address0 = zext_ln835_fu_1853_p1;

assign k_buf_2_val_8_address1 = k_buf_2_val_8_addr_reg_5746;

assign k_buf_2_val_9_address0 = zext_ln835_fu_1853_p1;

assign k_buf_2_val_9_address1 = k_buf_2_val_9_addr_reg_5757;

assign mul_ln1118_13_fu_4462_p0 = 19'd979;

assign mul_ln1118_13_fu_4462_p1 = mul_ln1118_13_fu_4462_p10;

assign mul_ln1118_13_fu_4462_p10 = ap_sig_allocacmp_src_kernel_win_0_va_31;

assign mul_ln1118_14_fu_4468_p0 = 20'd1480;

assign mul_ln1118_14_fu_4468_p1 = mul_ln1118_14_fu_4468_p10;

assign mul_ln1118_14_fu_4468_p10 = ap_sig_allocacmp_src_kernel_win_0_va_30;

assign mul_ln1118_16_fu_3367_p1 = mul_ln1118_16_fu_3367_p10;

assign mul_ln1118_16_fu_3367_p10 = ap_sig_allocacmp_src_kernel_win_0_va_27;

assign mul_ln1118_26_fu_3229_p1 = mul_ln1118_26_fu_3229_p10;

assign mul_ln1118_26_fu_3229_p10 = src_kernel_win_1_va_23_reg_5821_pp0_iter3_reg;

assign mul_ln1118_32_fu_4508_p0 = 19'd979;

assign mul_ln1118_32_fu_4508_p1 = mul_ln1118_32_fu_4508_p10;

assign mul_ln1118_32_fu_4508_p10 = ap_sig_allocacmp_src_kernel_win_1_va_31;

assign mul_ln1118_33_fu_4514_p0 = 20'd1480;

assign mul_ln1118_33_fu_4514_p1 = mul_ln1118_33_fu_4514_p10;

assign mul_ln1118_33_fu_4514_p10 = ap_sig_allocacmp_src_kernel_win_1_va_30;

assign mul_ln1118_35_fu_3435_p1 = mul_ln1118_35_fu_3435_p10;

assign mul_ln1118_35_fu_3435_p10 = ap_sig_allocacmp_src_kernel_win_1_va_27;

assign mul_ln1118_45_fu_3271_p1 = mul_ln1118_45_fu_3271_p10;

assign mul_ln1118_45_fu_3271_p10 = src_kernel_win_2_va_38_reg_5856_pp0_iter3_reg;

assign mul_ln1118_51_fu_4554_p0 = 19'd979;

assign mul_ln1118_51_fu_4554_p1 = mul_ln1118_51_fu_4554_p10;

assign mul_ln1118_51_fu_4554_p10 = ap_sig_allocacmp_src_kernel_win_2_va_46;

assign mul_ln1118_52_fu_4560_p0 = 20'd1480;

assign mul_ln1118_52_fu_4560_p1 = mul_ln1118_52_fu_4560_p10;

assign mul_ln1118_52_fu_4560_p10 = ap_sig_allocacmp_src_kernel_win_2_va_45;

assign mul_ln1118_54_fu_3503_p1 = mul_ln1118_54_fu_3503_p10;

assign mul_ln1118_54_fu_3503_p10 = ap_sig_allocacmp_src_kernel_win_2_va_42;

assign mul_ln1118_7_fu_3187_p1 = mul_ln1118_7_fu_3187_p10;

assign mul_ln1118_7_fu_3187_p10 = src_kernel_win_0_va_23_reg_5786_pp0_iter3_reg;

assign mul_ln703_1_fu_2772_p1 = mul_ln703_1_fu_2772_p10;

assign mul_ln703_1_fu_2772_p10 = ap_sig_allocacmp_src_kernel_win_1_va_43;

assign mul_ln703_2_fu_2957_p1 = mul_ln703_2_fu_2957_p10;

assign mul_ln703_2_fu_2957_p10 = ap_sig_allocacmp_src_kernel_win_2_va_58;

assign mul_ln703_3_fu_2993_p1 = mul_ln703_3_fu_2993_p10;

assign mul_ln703_3_fu_2993_p10 = ap_sig_allocacmp_src_kernel_win_0_va_40;

assign mul_ln703_6_fu_3029_p1 = mul_ln703_6_fu_3029_p10;

assign mul_ln703_6_fu_3029_p10 = ap_sig_allocacmp_src_kernel_win_1_va_40;

assign mul_ln703_9_fu_3065_p1 = mul_ln703_9_fu_3065_p10;

assign mul_ln703_9_fu_3065_p10 = ap_sig_allocacmp_src_kernel_win_2_va_55;

assign mul_ln703_fu_2423_p1 = mul_ln703_fu_2423_p10;

assign mul_ln703_fu_2423_p10 = ap_sig_allocacmp_src_kernel_win_0_va_43;

assign or_ln457_fu_1802_p2 = (xor_ln457_reg_5515 | icmp_ln118_1_fu_1739_p2);

assign p_Val2_10_fu_4223_p2 = (p_Val2_9_fu_4201_p4 + zext_ln415_2_fu_4219_p1);

assign p_Val2_12_fu_4095_p3 = ((deleted_zeros_fu_4089_p2[0:0] === 1'b1) ? p_Val2_2_fu_4061_p2 : 8'd255);

assign p_Val2_13_fu_4176_p3 = ((deleted_zeros_1_fu_4170_p2[0:0] === 1'b1) ? p_Val2_6_fu_4142_p2 : 8'd255);

assign p_Val2_14_fu_4257_p3 = ((deleted_zeros_2_fu_4251_p2[0:0] === 1'b1) ? p_Val2_10_fu_4223_p2 : 8'd255);

assign p_Val2_1_fu_4039_p4 = {{p_Val2_s_fu_4033_p2[21:14]}};

assign p_Val2_2_fu_4061_p2 = (p_Val2_1_fu_4039_p4 + zext_ln415_fu_4057_p1);

assign p_Val2_4_fu_4114_p2 = (zext_ln703_41_fu_4111_p1 + add_ln703_40_fu_4106_p2);

assign p_Val2_5_fu_4120_p4 = {{p_Val2_4_fu_4114_p2[21:14]}};

assign p_Val2_6_fu_4142_p2 = (p_Val2_5_fu_4120_p4 + zext_ln415_1_fu_4138_p1);

assign p_Val2_8_fu_4195_p2 = (zext_ln703_62_fu_4192_p1 + add_ln703_64_fu_4187_p2);

assign p_Val2_9_fu_4201_p4 = {{p_Val2_8_fu_4195_p2[21:14]}};

assign p_Val2_s_fu_4033_p2 = (zext_ln703_20_fu_4030_p1 + add_ln703_16_fu_4025_p2);

assign p_dst_data_stream_0_V_din = p_Val2_12_reg_6053;

assign p_dst_data_stream_1_V_din = p_Val2_13_reg_6058;

assign p_dst_data_stream_2_V_din = p_Val2_14_reg_6063;

assign p_src_cols_V_read_cas_fu_1065_p0 = p_src_cols_V_read;

assign p_src_cols_V_read_cas_fu_1065_p1 = p_src_cols_V_read_cas_fu_1065_p0;

assign p_src_rows_V_read_cas_fu_1069_p0 = p_src_rows_V_read;

assign p_src_rows_V_read_cas_fu_1069_p1 = p_src_rows_V_read_cas_fu_1069_p0;

assign select_ln118_1_fu_1583_p3 = ((and_ln118_2_fu_1309_p2[0:0] === 1'b1) ? add_ln118_1_fu_1577_p2 : select_ln144_2_fu_1569_p3);

assign select_ln118_2_fu_1615_p3 = ((and_ln118_3_fu_1371_p2[0:0] === 1'b1) ? add_ln118_2_fu_1609_p2 : select_ln144_3_fu_1601_p3);

assign select_ln118_3_fu_1790_p3 = ((and_ln118_fu_1744_p2[0:0] === 1'b1) ? add_ln451_fu_1719_p2 : select_ln144_fu_1782_p3);

assign select_ln118_4_fu_1647_p3 = ((and_ln118_4_fu_1433_p2[0:0] === 1'b1) ? xor_ln118_fu_1641_p2 : select_ln144_4_fu_1633_p3);

assign select_ln118_5_fu_1679_p3 = ((and_ln118_5_fu_1495_p2[0:0] === 1'b1) ? add_ln118_3_fu_1673_p2 : select_ln144_5_fu_1665_p3);

assign select_ln118_fu_1551_p3 = ((and_ln118_1_fu_1247_p2[0:0] === 1'b1) ? add_ln118_fu_1545_p2 : select_ln144_1_fu_1537_p3);

assign select_ln139_1_fu_1267_p3 = ((tmp_20_fu_1253_p3[0:0] === 1'b1) ? sub_ln142_1_fu_1261_p2 : add_ln506_fu_1222_p2);

assign select_ln139_2_fu_1329_p3 = ((tmp_36_fu_1315_p3[0:0] === 1'b1) ? sub_ln142_2_fu_1323_p2 : add_ln506_1_fu_1284_p2);

assign select_ln139_3_fu_1391_p3 = ((tmp_38_fu_1377_p3[0:0] === 1'b1) ? sub_ln142_3_fu_1385_p2 : add_ln506_2_fu_1346_p2);

assign select_ln139_4_fu_1453_p3 = ((tmp_40_fu_1439_p3[0:0] === 1'b1) ? sub_ln142_4_fu_1447_p2 : add_ln506_3_fu_1408_p2);

assign select_ln139_5_fu_1515_p3 = ((tmp_42_fu_1501_p3[0:0] === 1'b1) ? sub_ln142_5_fu_1509_p2 : add_ln506_4_fu_1470_p2);

assign select_ln139_fu_1764_p3 = ((tmp_45_fu_1750_p3[0:0] === 1'b1) ? sub_ln142_fu_1758_p2 : add_ln451_fu_1719_p2);

assign select_ln144_1_fu_1537_p3 = ((icmp_ln144_1_fu_1275_p2[0:0] === 1'b1) ? trunc_ln147_1_fu_1280_p1 : sub_ln144_fu_1532_p2);

assign select_ln144_2_fu_1569_p3 = ((icmp_ln144_2_fu_1337_p2[0:0] === 1'b1) ? trunc_ln147_2_fu_1342_p1 : sub_ln144_1_fu_1564_p2);

assign select_ln144_3_fu_1601_p3 = ((icmp_ln144_3_fu_1399_p2[0:0] === 1'b1) ? trunc_ln147_3_fu_1404_p1 : sub_ln144_2_fu_1596_p2);

assign select_ln144_4_fu_1633_p3 = ((icmp_ln144_4_fu_1461_p2[0:0] === 1'b1) ? trunc_ln147_4_fu_1466_p1 : sub_ln144_3_fu_1628_p2);

assign select_ln144_5_fu_1665_p3 = ((icmp_ln144_5_fu_1523_p2[0:0] === 1'b1) ? trunc_ln147_5_fu_1528_p1 : sub_ln144_4_fu_1660_p2);

assign select_ln144_fu_1782_p3 = ((icmp_ln144_fu_1772_p2[0:0] === 1'b1) ? select_ln139_fu_1764_p3 : sub_ln147_fu_1777_p2);

assign sext_ln147_1_fu_1157_p1 = $signed(add_ln147_1_fu_1151_p2);

assign sext_ln147_fu_1147_p1 = $signed(shl_ln147_1_fu_1140_p3);

assign sext_ln443_1_fu_1094_p1 = $signed(add_ln443_fu_1088_p2);

assign sext_ln443_2_fu_1098_p0 = p_src_rows_V_read;

assign sext_ln443_2_fu_1098_p1 = sext_ln443_2_fu_1098_p0;

assign sext_ln443_3_fu_1107_p1 = $signed(add_ln443_1_fu_1101_p2);

assign sext_ln443_fu_1085_p0 = p_src_cols_V_read;

assign sext_ln443_fu_1085_p1 = sext_ln443_fu_1085_p0;

assign shl_ln147_1_fu_1140_p1 = p_src_cols_V_read;

assign shl_ln147_1_fu_1140_p3 = {{shl_ln147_1_fu_1140_p1}, {1'd0}};

assign shl_ln_fu_1120_p3 = {{trunc_ln147_fu_1117_p1}, {1'd0}};

assign src_kernel_win_0_va_20_fu_2314_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_6_fu_2299_p7 : col_buf_0_val_0_0_fu_2099_p3);

assign src_kernel_win_0_va_21_fu_2336_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_7_fu_2321_p7 : col_buf_0_val_1_0_fu_2121_p3);

assign src_kernel_win_0_va_22_fu_2358_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_8_fu_2343_p7 : col_buf_0_val_2_0_fu_2143_p3);

assign src_kernel_win_0_va_23_fu_2380_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_10_fu_2365_p7 : col_buf_0_val_3_0_fu_2165_p3);

assign src_kernel_win_0_va_24_fu_2402_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_11_fu_2387_p7 : col_buf_0_val_4_0_fu_2187_p3);

assign src_kernel_win_1_va_20_fu_2663_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_17_fu_2648_p7 : col_buf_1_val_0_0_fu_2480_p3);

assign src_kernel_win_1_va_21_fu_2685_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_18_fu_2670_p7 : col_buf_1_val_1_0_fu_2502_p3);

assign src_kernel_win_1_va_22_fu_2707_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_19_fu_2692_p7 : col_buf_1_val_2_0_fu_2524_p3);

assign src_kernel_win_1_va_23_fu_2729_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_21_fu_2714_p7 : col_buf_1_val_3_0_fu_2546_p3);

assign src_kernel_win_1_va_24_fu_2751_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_22_fu_2736_p7 : col_buf_1_val_4_0_fu_2553_p3);

assign src_kernel_win_2_va_35_fu_2848_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_28_fu_2833_p7 : col_buf_2_val_0_0_fu_2778_p3);

assign src_kernel_win_2_va_36_fu_2870_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_29_fu_2855_p7 : col_buf_2_val_1_0_fu_2784_p3);

assign src_kernel_win_2_va_37_fu_2892_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_30_fu_2877_p7 : col_buf_2_val_2_0_fu_2790_p3);

assign src_kernel_win_2_va_38_fu_2914_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_32_fu_2899_p7 : col_buf_2_val_3_0_fu_2796_p3);

assign src_kernel_win_2_va_39_fu_2936_p3 = ((icmp_ln899_1_reg_5537[0:0] === 1'b1) ? tmp_33_fu_2921_p7 : col_buf_2_val_4_0_fu_2802_p3);

assign sub_ln142_1_fu_1261_p2 = (32'd1 - t_V_reg_1043);

assign sub_ln142_2_fu_1323_p2 = (32'd2 - t_V_reg_1043);

assign sub_ln142_3_fu_1385_p2 = (32'd3 - t_V_reg_1043);

assign sub_ln142_4_fu_1447_p2 = (32'd4 - t_V_reg_1043);

assign sub_ln142_5_fu_1509_p2 = (32'd5 - t_V_reg_1043);

assign sub_ln142_fu_1758_p2 = (32'd2 - t_V_4_reg_1054);

assign sub_ln144_1_fu_1564_p2 = (add_ln147_reg_5483 - trunc_ln147_2_fu_1342_p1);

assign sub_ln144_2_fu_1596_p2 = (add_ln147_reg_5483 - trunc_ln147_3_fu_1404_p1);

assign sub_ln144_3_fu_1628_p2 = (add_ln147_reg_5483 - trunc_ln147_4_fu_1466_p1);

assign sub_ln144_4_fu_1660_p2 = (add_ln147_reg_5483 - trunc_ln147_5_fu_1528_p1);

assign sub_ln144_fu_1532_p2 = (add_ln147_reg_5483 - trunc_ln147_1_fu_1280_p1);

assign sub_ln147_fu_1777_p2 = ($signed(sext_ln147_1_reg_5492) - $signed(select_ln139_fu_1764_p3));

assign sub_ln493_1_fu_1591_p2 = (add_ln507_reg_5474 - select_ln118_1_fu_1583_p3);

assign sub_ln493_2_fu_1623_p2 = (add_ln507_reg_5474 - select_ln118_2_fu_1615_p3);

assign sub_ln493_3_fu_1655_p2 = (add_ln507_reg_5474 - select_ln118_4_fu_1647_p3);

assign sub_ln493_4_fu_1687_p2 = (add_ln507_reg_5474 - select_ln118_5_fu_1679_p3);

assign sub_ln493_5_fu_1807_p2 = (add_ln458_reg_5497 - trunc_ln458_1_fu_1798_p1);

assign sub_ln493_fu_1559_p2 = (add_ln507_reg_5474 - select_ln118_fu_1551_p3);

assign tmp_20_fu_1253_p3 = add_ln506_fu_1222_p2[32'd31];

assign tmp_31_fu_1290_p3 = add_ln506_1_fu_1284_p2[32'd31];

assign tmp_36_fu_1315_p3 = add_ln506_1_fu_1284_p2[32'd31];

assign tmp_37_fu_1352_p3 = add_ln506_2_fu_1346_p2[32'd31];

assign tmp_38_fu_1377_p3 = add_ln506_2_fu_1346_p2[32'd31];

assign tmp_39_fu_1414_p3 = add_ln506_3_fu_1408_p2[32'd31];

assign tmp_40_fu_1439_p3 = add_ln506_3_fu_1408_p2[32'd31];

assign tmp_41_fu_1476_p3 = add_ln506_4_fu_1470_p2[32'd31];

assign tmp_42_fu_1501_p3 = add_ln506_4_fu_1470_p2[32'd31];

assign tmp_43_fu_1703_p4 = {{t_V_4_reg_1054[31:2]}};

assign tmp_44_fu_1725_p3 = add_ln451_fu_1719_p2[32'd31];

assign tmp_45_fu_1750_p3 = add_ln451_fu_1719_p2[32'd31];

assign tmp_48_fu_4049_p3 = p_Val2_s_fu_4033_p2[32'd13];

assign tmp_49_fu_4067_p3 = p_Val2_s_fu_4033_p2[32'd21];

assign tmp_50_fu_4081_p3 = p_Val2_2_fu_4061_p2[32'd7];

assign tmp_54_fu_4130_p3 = p_Val2_4_fu_4114_p2[32'd13];

assign tmp_55_fu_4148_p3 = p_Val2_4_fu_4114_p2[32'd21];

assign tmp_56_fu_4162_p3 = p_Val2_6_fu_4142_p2[32'd7];

assign tmp_60_fu_4211_p3 = p_Val2_8_fu_4195_p2[32'd13];

assign tmp_61_fu_4229_p3 = p_Val2_8_fu_4195_p2[32'd21];

assign tmp_62_fu_4243_p3 = p_Val2_10_fu_4223_p2[32'd7];

assign tmp_fu_1228_p3 = add_ln506_fu_1222_p2[32'd31];

assign trunc_ln147_1_fu_1280_p1 = select_ln139_1_fu_1267_p3[2:0];

assign trunc_ln147_2_fu_1342_p1 = select_ln139_2_fu_1329_p3[2:0];

assign trunc_ln147_3_fu_1404_p1 = select_ln139_3_fu_1391_p3[2:0];

assign trunc_ln147_4_fu_1466_p1 = select_ln139_4_fu_1453_p3[2:0];

assign trunc_ln147_5_fu_1528_p1 = select_ln139_5_fu_1515_p3[2:0];

assign trunc_ln147_fu_1117_p0 = p_src_rows_V_read;

assign trunc_ln147_fu_1117_p1 = trunc_ln147_fu_1117_p0[1:0];

assign trunc_ln458_1_fu_1798_p1 = select_ln118_3_fu_1790_p3[2:0];

assign trunc_ln458_fu_1114_p0 = p_src_cols_V_read;

assign trunc_ln458_fu_1114_p1 = trunc_ln458_fu_1114_p0[2:0];

assign trunc_ln506_1_fu_1218_p1 = t_V_reg_1043[2:0];

assign trunc_ln506_fu_1111_p0 = p_src_rows_V_read;

assign trunc_ln506_fu_1111_p1 = trunc_ln506_fu_1111_p0[2:0];

assign xor_ln118_1_fu_1236_p2 = (tmp_fu_1228_p3 ^ 1'd1);

assign xor_ln118_2_fu_1298_p2 = (tmp_31_fu_1290_p3 ^ 1'd1);

assign xor_ln118_3_fu_1360_p2 = (tmp_37_fu_1352_p3 ^ 1'd1);

assign xor_ln118_4_fu_1422_p2 = (tmp_39_fu_1414_p3 ^ 1'd1);

assign xor_ln118_5_fu_1484_p2 = (tmp_41_fu_1476_p3 ^ 1'd1);

assign xor_ln118_6_fu_1733_p2 = (tmp_44_fu_1725_p3 ^ 1'd1);

assign xor_ln118_fu_1641_p2 = (trunc_ln506_1_fu_1218_p1 ^ 3'd4);

assign xor_ln457_fu_1183_p2 = (icmp_ln887_fu_1178_p2 ^ 1'd1);

assign xor_ln777_1_fu_4156_p2 = (tmp_55_fu_4148_p3 ^ 1'd1);

assign xor_ln777_2_fu_4237_p2 = (tmp_61_fu_4229_p3 ^ 1'd1);

assign xor_ln777_fu_4075_p2 = (tmp_49_fu_4067_p3 ^ 1'd1);

assign zext_ln415_1_fu_4138_p1 = tmp_54_fu_4130_p3;

assign zext_ln415_2_fu_4219_p1 = tmp_60_fu_4211_p3;

assign zext_ln415_fu_4057_p1 = tmp_48_fu_4049_p3;

assign zext_ln703_11_fu_3337_p1 = grp_fu_4436_p3;

assign zext_ln703_15_fu_3641_p1 = grp_fu_4607_p3;

assign zext_ln703_16_fu_4022_p1 = add_ln703_15_reg_6013;

assign zext_ln703_19_fu_3652_p1 = grp_fu_4615_p4;

assign zext_ln703_20_fu_4030_p1 = add_ln703_22_reg_6018;

assign zext_ln703_26_fu_3206_p1 = add_ln703_27_reg_5888;

assign zext_ln703_32_fu_3405_p1 = grp_fu_4482_p3;

assign zext_ln703_36_fu_3708_p1 = grp_fu_4658_p3;

assign zext_ln703_37_fu_4103_p1 = add_ln703_39_reg_6028;

assign zext_ln703_40_fu_3719_p1 = grp_fu_4666_p4;

assign zext_ln703_41_fu_4111_p1 = add_ln703_46_reg_6033;

assign zext_ln703_47_fu_3248_p1 = add_ln703_51_reg_5898;

assign zext_ln703_53_fu_3473_p1 = grp_fu_4528_p3;

assign zext_ln703_57_fu_3775_p1 = grp_fu_4709_p3;

assign zext_ln703_58_fu_4184_p1 = add_ln703_63_reg_6043;

assign zext_ln703_5_fu_3164_p1 = add_ln703_3_reg_5878;

assign zext_ln703_61_fu_3786_p1 = grp_fu_4717_p4;

assign zext_ln703_62_fu_4192_p1 = add_ln703_70_reg_6048;

assign zext_ln835_fu_1853_p1 = select_ln118_3_reg_5604;

always @ (posedge ap_clk) begin
    add_ln147_reg_5483[0] <= 1'b0;
    sext_ln147_1_reg_5492[0] <= 1'b0;
end

endmodule //Filter2D
