<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="2.0" title="tsmac36_reference_eval" device="LFE3-95EA-8FN484C" synthesis="synplify" default_implementation="impl">
    <Implementation title="impl" dir="impl" description="impl" default_strategy="tsmac36_reference_eval_setting">
        <Options>
            <Option name="HDL type" value="VHDL"></Option>
            <Option name="def_top" value="ts_mac_top"></Option>
            <Option name="top" value="ts_mac_top"></Option>
        </Options>
        <Source name="../../../models/ecp3/JTAG_ECP3.v" type="Verilog"></Source>
        <Source name="/home/soft/lattice/diamond/2.2_x64/cae_library/simulation/verilog/pmi/pmi_ram_dp.v" type="Verilog"></Source>
        <Source name="../../src/rtl/template/tst_logic.v" type="Verilog"></Source>
        <Source name="../../src/rtl/template/reg_intf.v" type="Verilog"></Source>
        <Source name="../../src/rtl/template/orcastra.v" type="Verilog"></Source>
        <Source name="../../src/rtl/template/fifo_512_ctl.v" type="Verilog"></Source>
        <Source name="../../src/rtl/template/fifo_2048x9.v" type="Verilog"></Source>
        <Source name="../../src/rtl/template/rx_loopbk.v" type="Verilog"></Source>
        <Source name="../../src/rtl/template/oddrx_soft.v" type="Verilog"></Source>
        <Source name="../../../models/ecp3/rxmac_clk_pll.v" type="Verilog"></Source>
        <Source name="../../../models/ecp3/txmac_clk_pll.v" type="Verilog"></Source>
        <Source name="../../src/rtl/top/ts_mac_core_only_top.vhd" type="VHDL"></Source>
        <Source name="../../src/rtl/top/ts_mac_top.v" type="Verilog"></Source>
        <Source name="tsmac36_reference_eval.lpf" type="Logic Preference"></Source>
    </Implementation>
    <Strategy name="tsmac36_reference_eval_setting" file="tsmac36_reference_eval_setting.sty"></Strategy>
</BaliProject>
