// Seed: 3963648869
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output uwire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1'b0;
endmodule
module module_1 ();
  wire [1 'd0 : -1] id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd35,
    parameter id_6 = 32'd33
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_5,
      id_5,
      id_2
  );
  output wire id_5;
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  input wire id_1;
  wire [id_3  <=  -1 : id_6] id_7;
  wire id_8;
endmodule
