# FPGA-final-project
## Pipelined CORDIC Design on FPGA for a Digital Sine and Cosine Waves Generator

This is my FPGA course project using VHDL designed and implemented Cordic algorithm with pipeline and IP (details of this Project is in a pdf file in 'persian')
