<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Device Write Instruction Configuration Register - devwr</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___q_s_p_i___d_e_v_w_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Device Write Instruction Configuration Register - devwr</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___q_s_p_i.html">Component : ALT_QSPI</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[7:0] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WROPCODE">Write Opcode</a> </td></tr>
<tr>
<td align="left">[11:8] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD">Reserved</a> </td></tr>
<tr>
<td align="left">[13:12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">Address Transfer Type for Standard SPI modes</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD">Reserved</a> </td></tr>
<tr>
<td align="left">[17:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">Data Transfer Type for Standard SPI modes</a> </td></tr>
<tr>
<td align="left">[23:18] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD">Reserved</a> </td></tr>
<tr>
<td align="left">[28:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DUMMYWRCLKS">Dummy Write Clock Cycles</a> </td></tr>
<tr>
<td align="left">[31:29] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD">Reserved</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Write Opcode - wropcode </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp35f70ef976d9bc1ec4038a9cce7469f3"></a><a class="anchor" id="ALT_QSPI_DEVWR_WROPCODE"></a></p>
<p>Write Opcode</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga65ce44cc5bcf7d5a6e08d777809d1469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga65ce44cc5bcf7d5a6e08d777809d1469">ALT_QSPI_DEVWR_WROPCODE_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga65ce44cc5bcf7d5a6e08d777809d1469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecaee216a9aa99d382c980d7048a58fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gaecaee216a9aa99d382c980d7048a58fa">ALT_QSPI_DEVWR_WROPCODE_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaecaee216a9aa99d382c980d7048a58fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745915c19ba950055b65445bb044b505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga745915c19ba950055b65445bb044b505">ALT_QSPI_DEVWR_WROPCODE_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga745915c19ba950055b65445bb044b505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7eced9e45973fbbcf712751a1053415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gab7eced9e45973fbbcf712751a1053415">ALT_QSPI_DEVWR_WROPCODE_SET_MSK</a>&#160;&#160;&#160;0x000000ff</td></tr>
<tr class="separator:gab7eced9e45973fbbcf712751a1053415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6eb86b81c0c778b65e415a3c0f1e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga1b6eb86b81c0c778b65e415a3c0f1e99">ALT_QSPI_DEVWR_WROPCODE_CLR_MSK</a>&#160;&#160;&#160;0xffffff00</td></tr>
<tr class="separator:ga1b6eb86b81c0c778b65e415a3c0f1e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae034c50787bb4b656052a7e54406ec63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gae034c50787bb4b656052a7e54406ec63">ALT_QSPI_DEVWR_WROPCODE_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gae034c50787bb4b656052a7e54406ec63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4428057a93ec6121ebfea0ab1c9c4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gaf4428057a93ec6121ebfea0ab1c9c4a9">ALT_QSPI_DEVWR_WROPCODE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td></tr>
<tr class="separator:gaf4428057a93ec6121ebfea0ab1c9c4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b06c51826896fc75193008fe18a879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga04b06c51826896fc75193008fe18a879">ALT_QSPI_DEVWR_WROPCODE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td></tr>
<tr class="separator:ga04b06c51826896fc75193008fe18a879"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved - wr_instr_resv1_fld </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5ea879ea2a6b5906d53452973000893e"></a><a class="anchor" id="ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad9169869a4dd3932870eee06de19fd04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gad9169869a4dd3932870eee06de19fd04">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad9169869a4dd3932870eee06de19fd04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc0ff3d668c9d81b0e2f79577e9df1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gabc0ff3d668c9d81b0e2f79577e9df1bf">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gabc0ff3d668c9d81b0e2f79577e9df1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabab9306711526a8bf53ca63423b67a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gaabab9306711526a8bf53ca63423b67a3">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaabab9306711526a8bf53ca63423b67a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f90f674e8f2ca787db8ba2ffbd93813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga2f90f674e8f2ca787db8ba2ffbd93813">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_SET_MSK</a>&#160;&#160;&#160;0x00000f00</td></tr>
<tr class="separator:ga2f90f674e8f2ca787db8ba2ffbd93813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc32549ce2805f05f525038c704540c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga2bc32549ce2805f05f525038c704540c">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_CLR_MSK</a>&#160;&#160;&#160;0xfffff0ff</td></tr>
<tr class="separator:ga2bc32549ce2805f05f525038c704540c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a9054c2e108ce2d4fef4281637bd0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga52a9054c2e108ce2d4fef4281637bd0b">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga52a9054c2e108ce2d4fef4281637bd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85099607630644f2991ebefc20febc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga85099607630644f2991ebefc20febc3f">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga85099607630644f2991ebefc20febc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7031a3ec47777d24b315a0085067ee2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga7031a3ec47777d24b315a0085067ee2c">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000f00)</td></tr>
<tr class="separator:ga7031a3ec47777d24b315a0085067ee2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Address Transfer Type for Standard SPI modes - addrwidth </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0c05f2387284f6dccef10aa8dbcc095f"></a><a class="anchor" id="ALT_QSPI_DEVWR_ADDRWIDTH"></a></p>
<p>0 : Addresses can be shifted to the device on DQ0 only 1 : Addresses can be shifted to the device on DQ0 and DQ1 only 2 : Addresses can be shifted to the device on DQ0, DQ1, DQ2 and DQ3</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga93e227a2c3dda284548a213dfd6fabb5">ALT_QSPI_DEVWR_ADDRWIDTH_E_SINGLE</a> </td><td align="left">0x0 </td><td align="left">Write address transferred on DQ0. Supported by </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">all SPI flash devices </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga2d709ab783240649b20c3ec4b507852d">ALT_QSPI_DEVWR_ADDRWIDTH_E_DUAL</a> </td><td align="left">0x1 </td><td align="left">Read address transferred on DQ0 and DQ1. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Supported by some SPI flash devices that support </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">the Extended SPI Protocol and by all SPI flash </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">devices that support the Dual SP (DIO-SPI) </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Protocol. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga5de2a136d04aacb2806952f2120948e0">ALT_QSPI_DEVWR_ADDRWIDTH_E_QUAD</a> </td><td align="left">0x2 </td><td align="left">Read address transferred on DQ0, DQ1, DQ2, and </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">DQ3. Supported by some SPI flash devices that </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">support the Extended SPI Protocol and by all SPI </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">flash devices that support the Quad SP (QIO-SPI) </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Protocol. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga93e227a2c3dda284548a213dfd6fabb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga93e227a2c3dda284548a213dfd6fabb5">ALT_QSPI_DEVWR_ADDRWIDTH_E_SINGLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga93e227a2c3dda284548a213dfd6fabb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d709ab783240649b20c3ec4b507852d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga2d709ab783240649b20c3ec4b507852d">ALT_QSPI_DEVWR_ADDRWIDTH_E_DUAL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga2d709ab783240649b20c3ec4b507852d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de2a136d04aacb2806952f2120948e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga5de2a136d04aacb2806952f2120948e0">ALT_QSPI_DEVWR_ADDRWIDTH_E_QUAD</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga5de2a136d04aacb2806952f2120948e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1b14a0f87e42c9f5d859a7a80af78c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga0d1b14a0f87e42c9f5d859a7a80af78c">ALT_QSPI_DEVWR_ADDRWIDTH_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga0d1b14a0f87e42c9f5d859a7a80af78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c3517fcb0a627d33ab07814336ead4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga50c3517fcb0a627d33ab07814336ead4">ALT_QSPI_DEVWR_ADDRWIDTH_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga50c3517fcb0a627d33ab07814336ead4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e551c28f0d92f313cb9bfb6bf81a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga07e551c28f0d92f313cb9bfb6bf81a69">ALT_QSPI_DEVWR_ADDRWIDTH_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga07e551c28f0d92f313cb9bfb6bf81a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5bd3a1ec311cbeb58234bf25caad15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gaac5bd3a1ec311cbeb58234bf25caad15">ALT_QSPI_DEVWR_ADDRWIDTH_SET_MSK</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr class="separator:gaac5bd3a1ec311cbeb58234bf25caad15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9305f027db3aaf8df612b29e0e5da59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga9305f027db3aaf8df612b29e0e5da59c">ALT_QSPI_DEVWR_ADDRWIDTH_CLR_MSK</a>&#160;&#160;&#160;0xffffcfff</td></tr>
<tr class="separator:ga9305f027db3aaf8df612b29e0e5da59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc567ca3b45dd1aedec57ac5ed1ff67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga3dc567ca3b45dd1aedec57ac5ed1ff67">ALT_QSPI_DEVWR_ADDRWIDTH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3dc567ca3b45dd1aedec57ac5ed1ff67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf115a2b397b511fe7db3d197096a1299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gaf115a2b397b511fe7db3d197096a1299">ALT_QSPI_DEVWR_ADDRWIDTH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00003000) &gt;&gt; 12)</td></tr>
<tr class="separator:gaf115a2b397b511fe7db3d197096a1299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab85932bd215500d4aeac8058eee413da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gab85932bd215500d4aeac8058eee413da">ALT_QSPI_DEVWR_ADDRWIDTH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00003000)</td></tr>
<tr class="separator:gab85932bd215500d4aeac8058eee413da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved - wr_instr_resv2_fld </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe4b1f8e95075f188543d2fec9db9da23"></a><a class="anchor" id="ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga594112d3b36d22960c1bb272c646ee2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga594112d3b36d22960c1bb272c646ee2b">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga594112d3b36d22960c1bb272c646ee2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8500d22c40c614f9918c0b44dc2c81c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga8500d22c40c614f9918c0b44dc2c81c4">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga8500d22c40c614f9918c0b44dc2c81c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870e5cadb3700494c3fb0e0327a01b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga870e5cadb3700494c3fb0e0327a01b7a">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga870e5cadb3700494c3fb0e0327a01b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344df8bcc86c2d80c4a95b819d00c215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga344df8bcc86c2d80c4a95b819d00c215">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:ga344df8bcc86c2d80c4a95b819d00c215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7c4493ec2dbc14813f8169bf9106ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gaed7c4493ec2dbc14813f8169bf9106ba">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:gaed7c4493ec2dbc14813f8169bf9106ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7d23ba1bbb4229698bb982cf2f15d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga0e7d23ba1bbb4229698bb982cf2f15d0">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0e7d23ba1bbb4229698bb982cf2f15d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d189a1c0d0e611cc38b692ffd8f4d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga3d189a1c0d0e611cc38b692ffd8f4d75">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga3d189a1c0d0e611cc38b692ffd8f4d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed710289ca514f8d37966ab9a206f349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gaed710289ca514f8d37966ab9a206f349">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:gaed710289ca514f8d37966ab9a206f349"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Data Transfer Type for Standard SPI modes - datawidth </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1ba6890f39edb1ea086503bfaa0976dc"></a><a class="anchor" id="ALT_QSPI_DEVWR_DATAWIDTH"></a></p>
<p>0 : SIO mode data is shifted to the device on DQ0 only and from the device on DQ1 only 1 : Used for Dual Input/Output instructions. For data transfers, DQ0 and DQ1 are used as both inputs and outputs. 2 : Used for Quad Input/Output instructions. For data transfers, DQ0,DQ1,DQ2 and DQ3 are used as both inputs and outputs.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga510ed86f7960f898e4955c8656daf783">ALT_QSPI_DEVWR_DATAWIDTH_E_SINGLE</a> </td><td align="left">0x0 </td><td align="left">Write data transferred on DQ0. Supported by all </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">SPI flash devices </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gac201b4db722bc3990b87f231058129c3">ALT_QSPI_DEVWR_DATAWIDTH_E_DUAL</a> </td><td align="left">0x1 </td><td align="left">Read data transferred on DQ0 and DQ1. Supported </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">by some SPI flash devices that support the </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Extended SPI Protocol and by all SPI flash </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">devices that support the Dual SP (DIO-SPI) </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Protocol. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga4b8fe04b81aaaa756859102b3a3d20a5">ALT_QSPI_DEVWR_DATAWIDTH_E_QUAD</a> </td><td align="left">0x2 </td><td align="left">Read data transferred on DQ0, DQ1, DQ2, and DQ3. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Supported by some SPI flash devices that support </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">the Extended SPI Protocol and by all SPI flash </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">devices that support the Quad SP (QIO-SPI) </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Protocol. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga510ed86f7960f898e4955c8656daf783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga510ed86f7960f898e4955c8656daf783">ALT_QSPI_DEVWR_DATAWIDTH_E_SINGLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga510ed86f7960f898e4955c8656daf783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac201b4db722bc3990b87f231058129c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gac201b4db722bc3990b87f231058129c3">ALT_QSPI_DEVWR_DATAWIDTH_E_DUAL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gac201b4db722bc3990b87f231058129c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8fe04b81aaaa756859102b3a3d20a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga4b8fe04b81aaaa756859102b3a3d20a5">ALT_QSPI_DEVWR_DATAWIDTH_E_QUAD</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga4b8fe04b81aaaa756859102b3a3d20a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608f36f5efe6a46cb557fec511eca921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga608f36f5efe6a46cb557fec511eca921">ALT_QSPI_DEVWR_DATAWIDTH_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga608f36f5efe6a46cb557fec511eca921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037179d10b1906b73eaf7ddacb1c231e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga037179d10b1906b73eaf7ddacb1c231e">ALT_QSPI_DEVWR_DATAWIDTH_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga037179d10b1906b73eaf7ddacb1c231e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbe5634d37cc5c1c0130e5ef4cbc0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga6fbe5634d37cc5c1c0130e5ef4cbc0be">ALT_QSPI_DEVWR_DATAWIDTH_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6fbe5634d37cc5c1c0130e5ef4cbc0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1b0712748fe509d4f8ecc04e990b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gafb1b0712748fe509d4f8ecc04e990b4d">ALT_QSPI_DEVWR_DATAWIDTH_SET_MSK</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="separator:gafb1b0712748fe509d4f8ecc04e990b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a88dafe2db81084d9c0527838e8bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga45a88dafe2db81084d9c0527838e8bd2">ALT_QSPI_DEVWR_DATAWIDTH_CLR_MSK</a>&#160;&#160;&#160;0xfffcffff</td></tr>
<tr class="separator:ga45a88dafe2db81084d9c0527838e8bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d894bdf35e05a6613f3b2dd7f5e6522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga0d894bdf35e05a6613f3b2dd7f5e6522">ALT_QSPI_DEVWR_DATAWIDTH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0d894bdf35e05a6613f3b2dd7f5e6522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61b45d0e8dd2536b5f10301033b5fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gad61b45d0e8dd2536b5f10301033b5fba">ALT_QSPI_DEVWR_DATAWIDTH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00030000) &gt;&gt; 16)</td></tr>
<tr class="separator:gad61b45d0e8dd2536b5f10301033b5fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a924939e54eebb6d1de4bb153b3279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga16a924939e54eebb6d1de4bb153b3279">ALT_QSPI_DEVWR_DATAWIDTH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00030000)</td></tr>
<tr class="separator:ga16a924939e54eebb6d1de4bb153b3279"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved - wr_instr_resv3_fld </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe038e9a19d1b0c4848ea62f8711625a5"></a><a class="anchor" id="ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga729b782cb8499f0f9bbaa96eea7aaefe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga729b782cb8499f0f9bbaa96eea7aaefe">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga729b782cb8499f0f9bbaa96eea7aaefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc222d8993213b07bf96b936fc4de99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga6fc222d8993213b07bf96b936fc4de99">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga6fc222d8993213b07bf96b936fc4de99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704e6f9d4f104a6a55aaa0fe1965cc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga704e6f9d4f104a6a55aaa0fe1965cc6d">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga704e6f9d4f104a6a55aaa0fe1965cc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8172c0c7b5b1d445df6e878fd2fc7d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga8172c0c7b5b1d445df6e878fd2fc7d46">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_SET_MSK</a>&#160;&#160;&#160;0x00fc0000</td></tr>
<tr class="separator:ga8172c0c7b5b1d445df6e878fd2fc7d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace691d73527af58baa1ca73e6fc2fc1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gace691d73527af58baa1ca73e6fc2fc1b">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_CLR_MSK</a>&#160;&#160;&#160;0xff03ffff</td></tr>
<tr class="separator:gace691d73527af58baa1ca73e6fc2fc1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad677a0a2f73dee9f7b5e5ea4d37a4ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gad677a0a2f73dee9f7b5e5ea4d37a4ffc">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad677a0a2f73dee9f7b5e5ea4d37a4ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec06c880e0507ee0149ae2fd3ae392c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gaec06c880e0507ee0149ae2fd3ae392c9">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00fc0000) &gt;&gt; 18)</td></tr>
<tr class="separator:gaec06c880e0507ee0149ae2fd3ae392c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd373f95d1a3bf77455c9cf332f5234a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gadd373f95d1a3bf77455c9cf332f5234a">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00fc0000)</td></tr>
<tr class="separator:gadd373f95d1a3bf77455c9cf332f5234a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Dummy Write Clock Cycles - dummywrclks </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb7ad7923b55e394f5cd92485dc45071e"></a><a class="anchor" id="ALT_QSPI_DEVWR_DUMMYWRCLKS"></a></p>
<p>Number of dummy clock cycles required by device for write instruction.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5f18facb03aed8e1ac8eb954f5e0007b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga5f18facb03aed8e1ac8eb954f5e0007b">ALT_QSPI_DEVWR_DUMMYWRCLKS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga5f18facb03aed8e1ac8eb954f5e0007b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe26473bc48eb2136c5aece5464754e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gafe26473bc48eb2136c5aece5464754e7">ALT_QSPI_DEVWR_DUMMYWRCLKS_MSB</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gafe26473bc48eb2136c5aece5464754e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845478d2edf38708a79b05724e7c7455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga845478d2edf38708a79b05724e7c7455">ALT_QSPI_DEVWR_DUMMYWRCLKS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga845478d2edf38708a79b05724e7c7455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053571bf3944e75d66532aa04b9024db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga053571bf3944e75d66532aa04b9024db">ALT_QSPI_DEVWR_DUMMYWRCLKS_SET_MSK</a>&#160;&#160;&#160;0x1f000000</td></tr>
<tr class="separator:ga053571bf3944e75d66532aa04b9024db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33991c4c08d39f15fac80c2275a1f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gaa33991c4c08d39f15fac80c2275a1f3e">ALT_QSPI_DEVWR_DUMMYWRCLKS_CLR_MSK</a>&#160;&#160;&#160;0xe0ffffff</td></tr>
<tr class="separator:gaa33991c4c08d39f15fac80c2275a1f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73a4e37d7f2747cf609a8f102124ac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gac73a4e37d7f2747cf609a8f102124ac1">ALT_QSPI_DEVWR_DUMMYWRCLKS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac73a4e37d7f2747cf609a8f102124ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b826e73ca80dbfaac79b1634b5349d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga83b826e73ca80dbfaac79b1634b5349d">ALT_QSPI_DEVWR_DUMMYWRCLKS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x1f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga83b826e73ca80dbfaac79b1634b5349d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a0650b37c190eb0450893f62396832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga30a0650b37c190eb0450893f62396832">ALT_QSPI_DEVWR_DUMMYWRCLKS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x1f000000)</td></tr>
<tr class="separator:ga30a0650b37c190eb0450893f62396832"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved - wr_instr_resv4_fld </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb228ae34f40aa608dcdd39429e88838d"></a><a class="anchor" id="ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8df39907775f3a6ea7724dc08e1d36fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga8df39907775f3a6ea7724dc08e1d36fe">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_LSB</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga8df39907775f3a6ea7724dc08e1d36fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80ff2d4a807ba50e555a8f4bffce5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gab80ff2d4a807ba50e555a8f4bffce5a9">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gab80ff2d4a807ba50e555a8f4bffce5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b6f8bdb0e74ec00f3c1a36778ff9fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gaf2b6f8bdb0e74ec00f3c1a36778ff9fe">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf2b6f8bdb0e74ec00f3c1a36778ff9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78215e55ec5993aa751ac3696dc4368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gab78215e55ec5993aa751ac3696dc4368">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_SET_MSK</a>&#160;&#160;&#160;0xe0000000</td></tr>
<tr class="separator:gab78215e55ec5993aa751ac3696dc4368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea62b7a24c0d13a9b03586bdd4b404de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gaea62b7a24c0d13a9b03586bdd4b404de">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_CLR_MSK</a>&#160;&#160;&#160;0x1fffffff</td></tr>
<tr class="separator:gaea62b7a24c0d13a9b03586bdd4b404de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31187762cf70377cfb77279c3cf0a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga31187762cf70377cfb77279c3cf0a9db">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga31187762cf70377cfb77279c3cf0a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d204379a3fe83001c6fbeb598fd240d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga2d204379a3fe83001c6fbeb598fd240d">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xe0000000) &gt;&gt; 29)</td></tr>
<tr class="separator:ga2d204379a3fe83001c6fbeb598fd240d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5b079dc977c1859a3bb7923d3b06f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gacc5b079dc977c1859a3bb7923d3b06f4">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 29) &amp; 0xe0000000)</td></tr>
<tr class="separator:gacc5b079dc977c1859a3bb7923d3b06f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___q_s_p_i___d_e_v_w_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#struct_a_l_t___q_s_p_i___d_e_v_w_r__s">ALT_QSPI_DEVWR_s</a></td></tr>
<tr class="separator:struct_a_l_t___q_s_p_i___d_e_v_w_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae04400c3e9b43b297b9b10fc9ba448c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#gae04400c3e9b43b297b9b10fc9ba448c7">ALT_QSPI_DEVWR_RESET</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gae04400c3e9b43b297b9b10fc9ba448c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c64da63cff8e79c27284ab3b5f54e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga5c64da63cff8e79c27284ab3b5f54e08">ALT_QSPI_DEVWR_OFST</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga5c64da63cff8e79c27284ab3b5f54e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7c2d0dd5a01b29a006046a4bbf141232"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#struct_a_l_t___q_s_p_i___d_e_v_w_r__s">ALT_QSPI_DEVWR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga7c2d0dd5a01b29a006046a4bbf141232">ALT_QSPI_DEVWR_t</a></td></tr>
<tr class="separator:ga7c2d0dd5a01b29a006046a4bbf141232"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___q_s_p_i___d_e_v_w_r__s" id="struct_a_l_t___q_s_p_i___d_e_v_w_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_QSPI_DEVWR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html">ALT_QSPI_DEVWR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3db3ac67134a9adc40158a2bb0f2e576"></a>uint32_t</td>
<td class="fieldname">
wropcode: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WROPCODE">Write Opcode</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a86aed290cc048b9a178d4985331722ca"></a>const uint32_t</td>
<td class="fieldname">
wr_instr_resv1_fld: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD">Reserved</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0ea0a44b2c269634560186727b65832a"></a>uint32_t</td>
<td class="fieldname">
addrwidth: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">Address Transfer Type for Standard SPI modes</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adfdd2343637761d59f6681efa9503d44"></a>const uint32_t</td>
<td class="fieldname">
wr_instr_resv2_fld: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD">Reserved</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac87308d5b74ba32007309b799ed8f21d"></a>uint32_t</td>
<td class="fieldname">
datawidth: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">Data Transfer Type for Standard SPI modes</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9704c0ce68a187cdc6bfeab96a732770"></a>const uint32_t</td>
<td class="fieldname">
wr_instr_resv3_fld: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD">Reserved</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a908b51b347e87392a93d251b55296bc9"></a>uint32_t</td>
<td class="fieldname">
dummywrclks: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DUMMYWRCLKS">Dummy Write Clock Cycles</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae82d3eea988bee26b4bffb6b3a073b62"></a>const uint32_t</td>
<td class="fieldname">
wr_instr_resv4_fld: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD">Reserved</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga65ce44cc5bcf7d5a6e08d777809d1469"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WROPCODE_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WROPCODE">ALT_QSPI_DEVWR_WROPCODE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaecaee216a9aa99d382c980d7048a58fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WROPCODE_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WROPCODE">ALT_QSPI_DEVWR_WROPCODE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga745915c19ba950055b65445bb044b505"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WROPCODE_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WROPCODE">ALT_QSPI_DEVWR_WROPCODE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab7eced9e45973fbbcf712751a1053415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WROPCODE_SET_MSK&#160;&#160;&#160;0x000000ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WROPCODE">ALT_QSPI_DEVWR_WROPCODE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1b6eb86b81c0c778b65e415a3c0f1e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WROPCODE_CLR_MSK&#160;&#160;&#160;0xffffff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WROPCODE">ALT_QSPI_DEVWR_WROPCODE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae034c50787bb4b656052a7e54406ec63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WROPCODE_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WROPCODE">ALT_QSPI_DEVWR_WROPCODE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf4428057a93ec6121ebfea0ab1c9c4a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WROPCODE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WROPCODE">ALT_QSPI_DEVWR_WROPCODE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga04b06c51826896fc75193008fe18a879"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WROPCODE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WROPCODE">ALT_QSPI_DEVWR_WROPCODE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad9169869a4dd3932870eee06de19fd04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabc0ff3d668c9d81b0e2f79577e9df1bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaabab9306711526a8bf53ca63423b67a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2f90f674e8f2ca787db8ba2ffbd93813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_SET_MSK&#160;&#160;&#160;0x00000f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2bc32549ce2805f05f525038c704540c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_CLR_MSK&#160;&#160;&#160;0xfffff0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga52a9054c2e108ce2d4fef4281637bd0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga85099607630644f2991ebefc20febc3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7031a3ec47777d24b315a0085067ee2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV1_FLD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga93e227a2c3dda284548a213dfd6fabb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_ADDRWIDTH_E_SINGLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">ALT_QSPI_DEVWR_ADDRWIDTH</a></p>
<p>Write address transferred on DQ0. Supported by all SPI flash devices </p>

</div>
</div>
<a class="anchor" id="ga2d709ab783240649b20c3ec4b507852d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_ADDRWIDTH_E_DUAL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">ALT_QSPI_DEVWR_ADDRWIDTH</a></p>
<p>Read address transferred on DQ0 and DQ1. Supported by some SPI flash devices that support the Extended SPI Protocol and by all SPI flash devices that support the Dual SP (DIO-SPI) Protocol. </p>

</div>
</div>
<a class="anchor" id="ga5de2a136d04aacb2806952f2120948e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_ADDRWIDTH_E_QUAD&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">ALT_QSPI_DEVWR_ADDRWIDTH</a></p>
<p>Read address transferred on DQ0, DQ1, DQ2, and DQ3. Supported by some SPI flash devices that support the Extended SPI Protocol and by all SPI flash devices that support the Quad SP (QIO-SPI) Protocol. </p>

</div>
</div>
<a class="anchor" id="ga0d1b14a0f87e42c9f5d859a7a80af78c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_ADDRWIDTH_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">ALT_QSPI_DEVWR_ADDRWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga50c3517fcb0a627d33ab07814336ead4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_ADDRWIDTH_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">ALT_QSPI_DEVWR_ADDRWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga07e551c28f0d92f313cb9bfb6bf81a69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_ADDRWIDTH_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">ALT_QSPI_DEVWR_ADDRWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaac5bd3a1ec311cbeb58234bf25caad15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_ADDRWIDTH_SET_MSK&#160;&#160;&#160;0x00003000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">ALT_QSPI_DEVWR_ADDRWIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9305f027db3aaf8df612b29e0e5da59c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_ADDRWIDTH_CLR_MSK&#160;&#160;&#160;0xffffcfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">ALT_QSPI_DEVWR_ADDRWIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3dc567ca3b45dd1aedec57ac5ed1ff67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_ADDRWIDTH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">ALT_QSPI_DEVWR_ADDRWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf115a2b397b511fe7db3d197096a1299"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_ADDRWIDTH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00003000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">ALT_QSPI_DEVWR_ADDRWIDTH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab85932bd215500d4aeac8058eee413da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_ADDRWIDTH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_ADDRWIDTH">ALT_QSPI_DEVWR_ADDRWIDTH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga594112d3b36d22960c1bb272c646ee2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8500d22c40c614f9918c0b44dc2c81c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga870e5cadb3700494c3fb0e0327a01b7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga344df8bcc86c2d80c4a95b819d00c215"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaed7c4493ec2dbc14813f8169bf9106ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0e7d23ba1bbb4229698bb982cf2f15d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d189a1c0d0e611cc38b692ffd8f4d75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaed710289ca514f8d37966ab9a206f349"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV2_FLD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga510ed86f7960f898e4955c8656daf783"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DATAWIDTH_E_SINGLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">ALT_QSPI_DEVWR_DATAWIDTH</a></p>
<p>Write data transferred on DQ0. Supported by all SPI flash devices </p>

</div>
</div>
<a class="anchor" id="gac201b4db722bc3990b87f231058129c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DATAWIDTH_E_DUAL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">ALT_QSPI_DEVWR_DATAWIDTH</a></p>
<p>Read data transferred on DQ0 and DQ1. Supported by some SPI flash devices that support the Extended SPI Protocol and by all SPI flash devices that support the Dual SP (DIO-SPI) Protocol. </p>

</div>
</div>
<a class="anchor" id="ga4b8fe04b81aaaa756859102b3a3d20a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DATAWIDTH_E_QUAD&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">ALT_QSPI_DEVWR_DATAWIDTH</a></p>
<p>Read data transferred on DQ0, DQ1, DQ2, and DQ3. Supported by some SPI flash devices that support the Extended SPI Protocol and by all SPI flash devices that support the Quad SP (QIO-SPI) Protocol. </p>

</div>
</div>
<a class="anchor" id="ga608f36f5efe6a46cb557fec511eca921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DATAWIDTH_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">ALT_QSPI_DEVWR_DATAWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga037179d10b1906b73eaf7ddacb1c231e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DATAWIDTH_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">ALT_QSPI_DEVWR_DATAWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6fbe5634d37cc5c1c0130e5ef4cbc0be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DATAWIDTH_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">ALT_QSPI_DEVWR_DATAWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb1b0712748fe509d4f8ecc04e990b4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DATAWIDTH_SET_MSK&#160;&#160;&#160;0x00030000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">ALT_QSPI_DEVWR_DATAWIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga45a88dafe2db81084d9c0527838e8bd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DATAWIDTH_CLR_MSK&#160;&#160;&#160;0xfffcffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">ALT_QSPI_DEVWR_DATAWIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0d894bdf35e05a6613f3b2dd7f5e6522"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DATAWIDTH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">ALT_QSPI_DEVWR_DATAWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad61b45d0e8dd2536b5f10301033b5fba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DATAWIDTH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00030000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">ALT_QSPI_DEVWR_DATAWIDTH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga16a924939e54eebb6d1de4bb153b3279"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DATAWIDTH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DATAWIDTH">ALT_QSPI_DEVWR_DATAWIDTH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga729b782cb8499f0f9bbaa96eea7aaefe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6fc222d8993213b07bf96b936fc4de99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga704e6f9d4f104a6a55aaa0fe1965cc6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8172c0c7b5b1d445df6e878fd2fc7d46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_SET_MSK&#160;&#160;&#160;0x00fc0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gace691d73527af58baa1ca73e6fc2fc1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_CLR_MSK&#160;&#160;&#160;0xff03ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad677a0a2f73dee9f7b5e5ea4d37a4ffc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaec06c880e0507ee0149ae2fd3ae392c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00fc0000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gadd373f95d1a3bf77455c9cf332f5234a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00fc0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV3_FLD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5f18facb03aed8e1ac8eb954f5e0007b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DUMMYWRCLKS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DUMMYWRCLKS">ALT_QSPI_DEVWR_DUMMYWRCLKS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafe26473bc48eb2136c5aece5464754e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DUMMYWRCLKS_MSB&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DUMMYWRCLKS">ALT_QSPI_DEVWR_DUMMYWRCLKS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga845478d2edf38708a79b05724e7c7455"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DUMMYWRCLKS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DUMMYWRCLKS">ALT_QSPI_DEVWR_DUMMYWRCLKS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga053571bf3944e75d66532aa04b9024db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DUMMYWRCLKS_SET_MSK&#160;&#160;&#160;0x1f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DUMMYWRCLKS">ALT_QSPI_DEVWR_DUMMYWRCLKS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa33991c4c08d39f15fac80c2275a1f3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DUMMYWRCLKS_CLR_MSK&#160;&#160;&#160;0xe0ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DUMMYWRCLKS">ALT_QSPI_DEVWR_DUMMYWRCLKS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac73a4e37d7f2747cf609a8f102124ac1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DUMMYWRCLKS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DUMMYWRCLKS">ALT_QSPI_DEVWR_DUMMYWRCLKS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83b826e73ca80dbfaac79b1634b5349d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DUMMYWRCLKS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x1f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DUMMYWRCLKS">ALT_QSPI_DEVWR_DUMMYWRCLKS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga30a0650b37c190eb0450893f62396832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_DUMMYWRCLKS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x1f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_DUMMYWRCLKS">ALT_QSPI_DEVWR_DUMMYWRCLKS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8df39907775f3a6ea7724dc08e1d36fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_LSB&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab80ff2d4a807ba50e555a8f4bffce5a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf2b6f8bdb0e74ec00f3c1a36778ff9fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab78215e55ec5993aa751ac3696dc4368"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_SET_MSK&#160;&#160;&#160;0xe0000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaea62b7a24c0d13a9b03586bdd4b404de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_CLR_MSK&#160;&#160;&#160;0x1fffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga31187762cf70377cfb77279c3cf0a9db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2d204379a3fe83001c6fbeb598fd240d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xe0000000) &gt;&gt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacc5b079dc977c1859a3bb7923d3b06f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 29) &amp; 0xe0000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD">ALT_QSPI_DEVWR_WR_INSTR_RESV4_FLD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae04400c3e9b43b297b9b10fc9ba448c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_RESET&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html">ALT_QSPI_DEVWR</a> register. </p>

</div>
</div>
<a class="anchor" id="ga5c64da63cff8e79c27284ab3b5f54e08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVWR_OFST&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html">ALT_QSPI_DEVWR</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga7c2d0dd5a01b29a006046a4bbf141232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#struct_a_l_t___q_s_p_i___d_e_v_w_r__s">ALT_QSPI_DEVWR_s</a> <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html#ga7c2d0dd5a01b29a006046a4bbf141232">ALT_QSPI_DEVWR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_w_r.html">ALT_QSPI_DEVWR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
