##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SPI_M_IntClock
		4.3::Critical Path Report for UART_CT_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_CT_IntClock:R)
		5.2::Critical Path Report for (SPI_M_IntClock:R vs. SPI_M_IntClock:R)
		5.3::Critical Path Report for (UART_CT_IntClock:R vs. UART_CT_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK         | Frequency: 60.41 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz  | 
Clock: SPI_M_IntClock    | Frequency: 53.86 MHz  | Target: 2.00 MHz   | 
Clock: UART_CT_IntClock  | Frequency: 59.47 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         UART_CT_IntClock  41666.7          25114       N/A              N/A         N/A              N/A         N/A              N/A         
SPI_M_IntClock    SPI_M_IntClock    500000           481433      N/A              N/A         N/A              N/A         N/A              N/A         
UART_CT_IntClock  UART_CT_IntClock  2.16667e+006     2149852     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
Pin_MISO(0)_PAD  16266         SPI_M_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase    
---------------  ------------  ------------------  
Pin_MOSI(0)_PAD  24338         SPI_M_IntClock:R    
Pin_SClk(0)_PAD  23766         SPI_M_IntClock:R    
Tx_CT(0)_PAD     31679         UART_CT_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.41 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25114p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13083
-------------------------------------   ----- 
End-of-path arrival time (ps)           13083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell1         2009   2009  25114  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell6      5461   7470  25114  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell6      3350  10820  25114  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2263  13083  25114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SPI_M_IntClock
********************************************
Clock: SPI_M_IntClock
Frequency: 53.86 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_M:BSPIM:sR8:Dp:u0\/clock
Path slack     : 481433p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -2850
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15717
-------------------------------------   ----- 
End-of-path arrival time (ps)           15717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4   count7cell      1940   1940  481433  RISE       1
\SPI_M:BSPIM:load_rx_data\/main_0  macrocell9      5456   7396  481433  RISE       1
\SPI_M:BSPIM:load_rx_data\/q       macrocell9      3350  10746  481433  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   4971  15717  481433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_CT_IntClock
**********************************************
Clock: UART_CT_IntClock
Frequency: 59.47 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_CT:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149852p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11455
-------------------------------------   ----- 
End-of-path arrival time (ps)           11455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  2149852  RISE       1
\UART_CT:BUART:rx_counter_load\/main_0  macrocell5    4603   5853  2149852  RISE       1
\UART_CT:BUART:rx_counter_load\/q       macrocell5    3350   9203  2149852  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/load   count7cell    2251  11455  2149852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_CT_IntClock:R)
******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25114p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13083
-------------------------------------   ----- 
End-of-path arrival time (ps)           13083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell1         2009   2009  25114  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell6      5461   7470  25114  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell6      3350  10820  25114  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2263  13083  25114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (SPI_M_IntClock:R vs. SPI_M_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_M:BSPIM:sR8:Dp:u0\/clock
Path slack     : 481433p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -2850
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15717
-------------------------------------   ----- 
End-of-path arrival time (ps)           15717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4   count7cell      1940   1940  481433  RISE       1
\SPI_M:BSPIM:load_rx_data\/main_0  macrocell9      5456   7396  481433  RISE       1
\SPI_M:BSPIM:load_rx_data\/q       macrocell9      3350  10746  481433  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   4971  15717  481433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (UART_CT_IntClock:R vs. UART_CT_IntClock:R)
*************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_CT:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149852p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11455
-------------------------------------   ----- 
End-of-path arrival time (ps)           11455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  2149852  RISE       1
\UART_CT:BUART:rx_counter_load\/main_0  macrocell5    4603   5853  2149852  RISE       1
\UART_CT:BUART:rx_counter_load\/q       macrocell5    3350   9203  2149852  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/load   count7cell    2251  11455  2149852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25114p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13083
-------------------------------------   ----- 
End-of-path arrival time (ps)           13083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell1         2009   2009  25114  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell6      5461   7470  25114  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell6      3350  10820  25114  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2263  13083  25114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_status_3\/main_6
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 29953p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell1       2009   2009  25114  RISE       1
\UART_CT:BUART:rx_status_3\/main_6  macrocell27   6195   8204  29953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_last\/main_0
Capture Clock  : \UART_CT:BUART:rx_last\/clock_0
Path slack     : 29953p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                     iocell1       2009   2009  25114  RISE       1
\UART_CT:BUART:rx_last\/main_0  macrocell28   6195   8204  29953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_last\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_state_0\/main_9
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 30661p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                        iocell1       2009   2009  25114  RISE       1
\UART_CT:BUART:rx_state_0\/main_9  macrocell19   5487   7496  30661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_state_2\/main_8
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 30661p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                        iocell1       2009   2009  25114  RISE       1
\UART_CT:BUART:rx_state_2\/main_8  macrocell22   5487   7496  30661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:pollcount_1\/main_3
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 30687p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell1       2009   2009  25114  RISE       1
\UART_CT:BUART:pollcount_1\/main_3  macrocell25   5461   7470  30687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:pollcount_0\/main_2
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 30687p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell1       2009   2009  25114  RISE       1
\UART_CT:BUART:pollcount_0\/main_2  macrocell26   5461   7470  30687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_M:BSPIM:sR8:Dp:u0\/clock
Path slack     : 481433p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -2850
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15717
-------------------------------------   ----- 
End-of-path arrival time (ps)           15717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4   count7cell      1940   1940  481433  RISE       1
\SPI_M:BSPIM:load_rx_data\/main_0  macrocell9      5456   7396  481433  RISE       1
\SPI_M:BSPIM:load_rx_data\/q       macrocell9      3350  10746  481433  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   4971  15717  481433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_M:BSPIM:TxStsReg\/clock
Path slack     : 483260p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16240
-------------------------------------   ----- 
End-of-path arrival time (ps)           16240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4   count7cell     1940   1940  481433  RISE       1
\SPI_M:BSPIM:load_rx_data\/main_0  macrocell9     5456   7396  481433  RISE       1
\SPI_M:BSPIM:load_rx_data\/q       macrocell9     3350  10746  481433  RISE       1
\SPI_M:BSPIM:TxStsReg\/status_3    statusicell3   5494  16240  483260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:TxStsReg\/clock                               statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_M:BSPIM:RxStsReg\/clock
Path slack     : 485858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13642
-------------------------------------   ----- 
End-of-path arrival time (ps)           13642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4  count7cell     1940   1940  481433  RISE       1
\SPI_M:BSPIM:rx_status_6\/main_0  macrocell12    5456   7396  485858  RISE       1
\SPI_M:BSPIM:rx_status_6\/q       macrocell12    3350  10746  485858  RISE       1
\SPI_M:BSPIM:RxStsReg\/status_6   statusicell4   2895  13642  485858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:RxStsReg\/clock                               statusicell4        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_M:BSPIM:TxStsReg\/clock
Path slack     : 486535p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12965
-------------------------------------   ----- 
End-of-path arrival time (ps)           12965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q           macrocell30    1250   1250  486535  RISE       1
\SPI_M:BSPIM:tx_status_0\/main_0  macrocell10    6039   7289  486535  RISE       1
\SPI_M:BSPIM:tx_status_0\/q       macrocell10    3350  10639  486535  RISE       1
\SPI_M:BSPIM:TxStsReg\/status_0   statusicell3   2326  12965  486535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:TxStsReg\/clock                               statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_M:BSPIM:state_0\/main_3
Capture Clock  : \SPI_M:BSPIM:state_0\/clock_0
Path slack     : 486841p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9649
-------------------------------------   ---- 
End-of-path arrival time (ps)           9649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  486841  RISE       1
\SPI_M:BSPIM:state_0\/main_3              macrocell32     6069   9649  486841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:state_2\/main_3
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 488289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8201
-------------------------------------   ---- 
End-of-path arrival time (ps)           8201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4  count7cell    1940   1940  481433  RISE       1
\SPI_M:BSPIM:state_2\/main_3      macrocell30   6261   8201  488289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:state_1\/main_3
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 488289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8201
-------------------------------------   ---- 
End-of-path arrival time (ps)           8201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4  count7cell    1940   1940  481433  RISE       1
\SPI_M:BSPIM:state_1\/main_3      macrocell31   6261   8201  488289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 488289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8201
-------------------------------------   ---- 
End-of-path arrival time (ps)           8201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4  count7cell    1940   1940  481433  RISE       1
\SPI_M:BSPIM:ld_ident\/main_3     macrocell35   6261   8201  488289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : \SPI_M:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 488537p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7953
-------------------------------------   ---- 
End-of-path arrival time (ps)           7953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4  count7cell    1940   1940  481433  RISE       1
\SPI_M:BSPIM:load_cond\/main_3    macrocell34   6013   7953  488537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : Net_27/main_0
Capture Clock  : Net_27/clock_0
Path slack     : 488655p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q  macrocell30   1250   1250  486535  RISE       1
Net_27/main_0            macrocell33   6585   7835  488655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell33         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_M:BSPIM:sR8:Dp:u0\/clock
Path slack     : 488703p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q            macrocell32     1250   1250  488703  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell4   4037   5287  488703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_24/main_4
Capture Clock  : Net_24/clock_0
Path slack     : 488817p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:sR8:Dp:u0\/so_comb  datapathcell4   5360   5360  488817  RISE       1
Net_24/main_4                    macrocell29     2313   7673  488817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_0
Path End       : \SPI_M:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 488835p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7655
-------------------------------------   ---- 
End-of-path arrival time (ps)           7655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_0  count7cell    1940   1940  481730  RISE       1
\SPI_M:BSPIM:load_cond\/main_7    macrocell34   5715   7655  488835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_M:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489042p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q            macrocell30     1250   1250  486535  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell4   3698   4948  489042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:state_0\/main_0
Capture Clock  : \SPI_M:BSPIM:state_0\/clock_0
Path slack     : 489201p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7289
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q       macrocell30   1250   1250  486535  RISE       1
\SPI_M:BSPIM:state_0\/main_0  macrocell32   6039   7289  489201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 489201p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7289
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q         macrocell30   1250   1250  486535  RISE       1
\SPI_M:BSPIM:load_cond\/main_0  macrocell34   6039   7289  489201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_M:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489305p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q            macrocell31     1250   1250  487870  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell4   3435   4685  489305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_4
Path End       : Net_24/main_5
Capture Clock  : Net_24/clock_0
Path slack     : 489695p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_4  count7cell    1940   1940  481433  RISE       1
Net_24/main_5                     macrocell29   4855   6795  489695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:state_2\/main_0
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 490104p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q       macrocell30   1250   1250  486535  RISE       1
\SPI_M:BSPIM:state_2\/main_0  macrocell30   5136   6386  490104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:state_1\/main_0
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 490104p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q       macrocell30   1250   1250  486535  RISE       1
\SPI_M:BSPIM:state_1\/main_0  macrocell31   5136   6386  490104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 490104p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q        macrocell30   1250   1250  486535  RISE       1
\SPI_M:BSPIM:ld_ident\/main_0  macrocell35   5136   6386  490104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_0
Path End       : \SPI_M:BSPIM:state_2\/main_7
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 490283p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_0  count7cell    1940   1940  481730  RISE       1
\SPI_M:BSPIM:state_2\/main_7      macrocell30   4267   6207  490283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_0
Path End       : \SPI_M:BSPIM:state_1\/main_7
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 490283p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_0  count7cell    1940   1940  481730  RISE       1
\SPI_M:BSPIM:state_1\/main_7      macrocell31   4267   6207  490283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_0
Path End       : \SPI_M:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 490283p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_0  count7cell    1940   1940  481730  RISE       1
\SPI_M:BSPIM:ld_ident\/main_7     macrocell35   4267   6207  490283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:state_0\/main_1
Capture Clock  : \SPI_M:BSPIM:state_0\/clock_0
Path slack     : 490535p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q       macrocell31   1250   1250  487870  RISE       1
\SPI_M:BSPIM:state_0\/main_1  macrocell32   4705   5955  490535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 490535p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q         macrocell31   1250   1250  487870  RISE       1
\SPI_M:BSPIM:load_cond\/main_1  macrocell34   4705   5955  490535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : Net_27/main_1
Capture Clock  : Net_27/clock_0
Path slack     : 490539p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q  macrocell31   1250   1250  487870  RISE       1
Net_27/main_1            macrocell33   4701   5951  490539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell33         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_M:BSPIM:state_2\/main_8
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 490605p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  486841  RISE       1
\SPI_M:BSPIM:state_2\/main_8              macrocell30     2305   5885  490605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_M:BSPIM:state_1\/main_8
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 490605p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:sR8:Dp:u0\/clock                              datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  486841  RISE       1
\SPI_M:BSPIM:state_1\/main_8              macrocell31     2305   5885  490605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_3
Path End       : \SPI_M:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 490625p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5865
-------------------------------------   ---- 
End-of-path arrival time (ps)           5865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482977  RISE       1
\SPI_M:BSPIM:load_cond\/main_4    macrocell34   3925   5865  490625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_2
Path End       : \SPI_M:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 490655p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483003  RISE       1
\SPI_M:BSPIM:load_cond\/main_5    macrocell34   3895   5835  490655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_1
Path End       : \SPI_M:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 490826p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483176  RISE       1
\SPI_M:BSPIM:load_cond\/main_6    macrocell34   3724   5664  490826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_0
Path End       : Net_24/main_9
Capture Clock  : Net_24/clock_0
Path slack     : 490841p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_0  count7cell    1940   1940  481730  RISE       1
Net_24/main_9                     macrocell29   3709   5649  490841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : \SPI_M:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_M:BSPIM:cnt_enable\/clock_0
Path slack     : 491093p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q          macrocell30   1250   1250  486535  RISE       1
\SPI_M:BSPIM:cnt_enable\/main_0  macrocell36   4147   5397  491093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:cnt_enable\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : Net_26/main_0
Capture Clock  : Net_26/clock_0
Path slack     : 491093p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q  macrocell30   1250   1250  486535  RISE       1
Net_26/main_0            macrocell37   4147   5397  491093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:state_2\/main_2
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 491211p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5279
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q       macrocell32   1250   1250  488703  RISE       1
\SPI_M:BSPIM:state_2\/main_2  macrocell30   4029   5279  491211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:state_1\/main_2
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 491211p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5279
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q       macrocell32   1250   1250  488703  RISE       1
\SPI_M:BSPIM:state_1\/main_2  macrocell31   4029   5279  491211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 491211p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5279
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q        macrocell32   1250   1250  488703  RISE       1
\SPI_M:BSPIM:ld_ident\/main_2  macrocell35   4029   5279  491211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_M:BSPIM:cnt_enable\/clock_0
Path slack     : 491237p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q          macrocell32   1250   1250  488703  RISE       1
\SPI_M:BSPIM:cnt_enable\/main_2  macrocell36   4003   5253  491237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:cnt_enable\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : Net_26/main_2
Capture Clock  : Net_26/clock_0
Path slack     : 491237p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q  macrocell32   1250   1250  488703  RISE       1
Net_26/main_2            macrocell37   4003   5253  491237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24/q
Path End       : Net_24/main_0
Capture Clock  : Net_24/clock_0
Path slack     : 491450p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_24/q       macrocell29   1250   1250  491450  RISE       1
Net_24/main_0  macrocell29   3790   5040  491450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : Net_24/main_3
Capture Clock  : Net_24/clock_0
Path slack     : 491541p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q  macrocell32   1250   1250  488703  RISE       1
Net_24/main_3            macrocell29   3699   4949  491541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_2\/q
Path End       : Net_24/main_1
Capture Clock  : Net_24/clock_0
Path slack     : 491549p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_2\/q  macrocell30   1250   1250  486535  RISE       1
Net_24/main_1            macrocell29   3691   4941  491549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : Net_24/main_2
Capture Clock  : Net_24/clock_0
Path slack     : 491644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q  macrocell31   1250   1250  487870  RISE       1
Net_24/main_2            macrocell29   3596   4846  491644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_M:BSPIM:cnt_enable\/clock_0
Path slack     : 491646p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q          macrocell31   1250   1250  487870  RISE       1
\SPI_M:BSPIM:cnt_enable\/main_1  macrocell36   3594   4844  491646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:cnt_enable\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : Net_26/main_1
Capture Clock  : Net_26/clock_0
Path slack     : 491646p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q  macrocell31   1250   1250  487870  RISE       1
Net_26/main_1            macrocell37   3594   4844  491646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_3
Path End       : \SPI_M:BSPIM:state_2\/main_4
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 491731p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482977  RISE       1
\SPI_M:BSPIM:state_2\/main_4      macrocell30   2819   4759  491731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_3
Path End       : \SPI_M:BSPIM:state_1\/main_4
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 491731p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482977  RISE       1
\SPI_M:BSPIM:state_1\/main_4      macrocell31   2819   4759  491731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_3
Path End       : \SPI_M:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 491731p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482977  RISE       1
\SPI_M:BSPIM:ld_ident\/main_4     macrocell35   2819   4759  491731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_3
Path End       : Net_24/main_6
Capture Clock  : Net_24/clock_0
Path slack     : 491748p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482977  RISE       1
Net_24/main_6                     macrocell29   2802   4742  491748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_2
Path End       : Net_24/main_7
Capture Clock  : Net_24/clock_0
Path slack     : 491754p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483003  RISE       1
Net_24/main_7                     macrocell29   2796   4736  491754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_26/q
Path End       : Net_26/main_3
Capture Clock  : Net_26/clock_0
Path slack     : 491758p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell37         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_26/q       macrocell37   1250   1250  491758  RISE       1
Net_26/main_3  macrocell37   3482   4732  491758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell37         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_2
Path End       : \SPI_M:BSPIM:state_2\/main_5
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483003  RISE       1
\SPI_M:BSPIM:state_2\/main_5      macrocell30   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_2
Path End       : \SPI_M:BSPIM:state_1\/main_5
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483003  RISE       1
\SPI_M:BSPIM:state_1\/main_5      macrocell31   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_2
Path End       : \SPI_M:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483003  RISE       1
\SPI_M:BSPIM:ld_ident\/main_5     macrocell35   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:state_2\/main_1
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 491793p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q       macrocell31   1250   1250  487870  RISE       1
\SPI_M:BSPIM:state_2\/main_1  macrocell30   3447   4697  491793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:state_1\/main_1
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 491793p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q       macrocell31   1250   1250  487870  RISE       1
\SPI_M:BSPIM:state_1\/main_1  macrocell31   3447   4697  491793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_1\/q
Path End       : \SPI_M:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 491793p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_1\/q        macrocell31   1250   1250  487870  RISE       1
\SPI_M:BSPIM:ld_ident\/main_1  macrocell35   3447   4697  491793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_1
Path End       : Net_24/main_8
Capture Clock  : Net_24/clock_0
Path slack     : 491922p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483176  RISE       1
Net_24/main_8                     macrocell29   2628   4568  491922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_1
Path End       : \SPI_M:BSPIM:state_2\/main_6
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 491936p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483176  RISE       1
\SPI_M:BSPIM:state_2\/main_6      macrocell30   2614   4554  491936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_1
Path End       : \SPI_M:BSPIM:state_1\/main_6
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 491936p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483176  RISE       1
\SPI_M:BSPIM:state_1\/main_6      macrocell31   2614   4554  491936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:BitCounter\/count_1
Path End       : \SPI_M:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 491936p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483176  RISE       1
\SPI_M:BSPIM:ld_ident\/main_6     macrocell35   2614   4554  491936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:cnt_enable\/q
Path End       : \SPI_M:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_M:BSPIM:BitCounter\/clock
Path slack     : 492073p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -4060
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:cnt_enable\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:cnt_enable\/q       macrocell36   1250   1250  492073  RISE       1
\SPI_M:BSPIM:BitCounter\/enable  count7cell    2617   3867  492073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:state_0\/main_2
Capture Clock  : \SPI_M:BSPIM:state_0\/clock_0
Path slack     : 492435p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q       macrocell32   1250   1250  488703  RISE       1
\SPI_M:BSPIM:state_0\/main_2  macrocell32   2805   4055  492435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : \SPI_M:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 492435p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q         macrocell32   1250   1250  488703  RISE       1
\SPI_M:BSPIM:load_cond\/main_2  macrocell34   2805   4055  492435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:state_0\/q
Path End       : Net_27/main_2
Capture Clock  : Net_27/clock_0
Path slack     : 492455p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_0\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:state_0\/q  macrocell32   1250   1250  488703  RISE       1
Net_27/main_2            macrocell33   2785   4035  492455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell33         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:ld_ident\/q
Path End       : Net_24/main_10
Capture Clock  : Net_24/clock_0
Path slack     : 492620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:ld_ident\/q  macrocell35   1250   1250  492620  RISE       1
Net_24/main_10            macrocell29   2620   3870  492620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_24/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:ld_ident\/q
Path End       : \SPI_M:BSPIM:state_2\/main_9
Capture Clock  : \SPI_M:BSPIM:state_2\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:ld_ident\/q      macrocell35   1250   1250  492620  RISE       1
\SPI_M:BSPIM:state_2\/main_9  macrocell30   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_2\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:ld_ident\/q
Path End       : \SPI_M:BSPIM:state_1\/main_9
Capture Clock  : \SPI_M:BSPIM:state_1\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:ld_ident\/q      macrocell35   1250   1250  492620  RISE       1
\SPI_M:BSPIM:state_1\/main_9  macrocell31   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:state_1\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:ld_ident\/q
Path End       : \SPI_M:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI_M:BSPIM:ld_ident\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:ld_ident\/q       macrocell35   1250   1250  492620  RISE       1
\SPI_M:BSPIM:ld_ident\/main_8  macrocell35   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:ld_ident\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:cnt_enable\/q
Path End       : \SPI_M:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_M:BSPIM:cnt_enable\/clock_0
Path slack     : 492639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:cnt_enable\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:cnt_enable\/q       macrocell36   1250   1250  492073  RISE       1
\SPI_M:BSPIM:cnt_enable\/main_3  macrocell36   2601   3851  492639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:cnt_enable\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_M:BSPIM:load_cond\/q
Path End       : \SPI_M:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_M:BSPIM:load_cond\/clock_0
Path slack     : 492926p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_M:BSPIM:load_cond\/q       macrocell34   1250   1250  492926  RISE       1
\SPI_M:BSPIM:load_cond\/main_8  macrocell34   2314   3564  492926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_M:BSPIM:load_cond\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27/q
Path End       : Net_27/main_3
Capture Clock  : Net_27/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_M_IntClock:R#1 vs. SPI_M_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell33         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_27/q       macrocell33   1250   1250  492936  RISE       1
Net_27/main_3  macrocell33   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell33         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_CT:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149852p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11455
-------------------------------------   ----- 
End-of-path arrival time (ps)           11455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  2149852  RISE       1
\UART_CT:BUART:rx_counter_load\/main_0  macrocell5    4603   5853  2149852  RISE       1
\UART_CT:BUART:rx_counter_load\/q       macrocell5    3350   9203  2149852  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/load   count7cell    2251  11455  2149852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2150336p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10141
-------------------------------------   ----- 
End-of-path arrival time (ps)           10141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q                      macrocell14     1250   1250  2150336  RISE       1
\UART_CT:BUART:counter_load_not\/main_0           macrocell2      3246   4496  2150336  RISE       1
\UART_CT:BUART:counter_load_not\/q                macrocell2      3350   7846  2150336  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  10141  2150336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_CT:BUART:sTX:TxSts\/clock
Path slack     : 2150879p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15287
-------------------------------------   ----- 
End-of-path arrival time (ps)           15287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2150879  RISE       1
\UART_CT:BUART:tx_status_0\/main_3                 macrocell3      5432   9012  2150879  RISE       1
\UART_CT:BUART:tx_status_0\/q                      macrocell3      3350  12362  2150879  RISE       1
\UART_CT:BUART:sTX:TxSts\/status_0                 statusicell1    2925  15287  2150879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_load_fifo\/q
Path End       : \UART_CT:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_CT:BUART:sRX:RxSts\/clock
Path slack     : 2152610p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13557
-------------------------------------   ----- 
End-of-path arrival time (ps)           13557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_load_fifo\/q      macrocell20    1250   1250  2152610  RISE       1
\UART_CT:BUART:rx_status_4\/main_0  macrocell7     6065   7315  2152610  RISE       1
\UART_CT:BUART:rx_status_4\/q       macrocell7     3350  10665  2152610  RISE       1
\UART_CT:BUART:sRX:RxSts\/status_4  statusicell2   2891  13557  2152610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154101p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q                macrocell14     1250   1250  2150336  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5306   6556  2154101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:tx_state_0\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2154144p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9012
-------------------------------------   ---- 
End-of-path arrival time (ps)           9012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2150879  RISE       1
\UART_CT:BUART:tx_state_0\/main_3                  macrocell15     5432   9012  2154144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154817p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q         macrocell18     1250   1250  2149852  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4590   5840  2154817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155390p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q                macrocell15     1250   1250  2150491  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4016   5266  2155390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2155859p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  2149852  RISE       1
\UART_CT:BUART:rx_state_0\/main_0    macrocell19   6048   7298  2155859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2155859p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  2149852  RISE       1
\UART_CT:BUART:rx_state_3\/main_0    macrocell21   6048   7298  2155859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2155859p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  2149852  RISE       1
\UART_CT:BUART:rx_state_2\/main_0    macrocell22   6048   7298  2155859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_CT:BUART:txn\/main_3
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2155860p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7297
-------------------------------------   ---- 
End-of-path arrival time (ps)           7297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2155860  RISE       1
\UART_CT:BUART:txn\/main_3                macrocell13     2927   7297  2155860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_load_fifo\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156381p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_load_fifo\/q            macrocell20     1250   1250  2152610  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5906   7156  2156381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156490p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151561  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3976   4166  2156490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156537p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q          macrocell23     1250   1250  2156537  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2870   4120  2156537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156584p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q                macrocell19     1250   1250  2151642  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2823   4073  2156584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2157303p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  2149852  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_0  macrocell20   4603   5853  2157303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2157411p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell17   1250   1250  2157411  RISE       1
\UART_CT:BUART:tx_state_0\/main_5  macrocell15   4495   5745  2157411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2157890p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell22   1250   1250  2150992  RISE       1
\UART_CT:BUART:rx_state_0\/main_4  macrocell19   4017   5267  2157890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2157890p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell22   1250   1250  2150992  RISE       1
\UART_CT:BUART:rx_state_3\/main_4  macrocell21   4017   5267  2157890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2157890p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell22   1250   1250  2150992  RISE       1
\UART_CT:BUART:rx_state_2\/main_4  macrocell22   4017   5267  2157890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2157930p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell14   1250   1250  2150336  RISE       1
\UART_CT:BUART:tx_state_0\/main_0  macrocell15   3976   5226  2157930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157939p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q               macrocell22   1250   1250  2150992  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_3  macrocell24   3968   5218  2157939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_4
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2157939p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q        macrocell22   1250   1250  2150992  RISE       1
\UART_CT:BUART:rx_status_3\/main_4  macrocell27   3968   5218  2157939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:txn\/main_6
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2157960p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q  macrocell17   1250   1250  2157411  RISE       1
\UART_CT:BUART:txn\/main_6   macrocell13   3947   5197  2157960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2157960p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell17   1250   1250  2157411  RISE       1
\UART_CT:BUART:tx_state_1\/main_5  macrocell14   3947   5197  2157960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_2
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158143p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  2156537  RISE       1
\UART_CT:BUART:rx_status_3\/main_2  macrocell27   3764   5014  2158143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_5
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158145p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q       macrocell25   1250   1250  2153365  RISE       1
\UART_CT:BUART:rx_status_3\/main_5  macrocell27   3762   5012  2158145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158191p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q               macrocell19   1250   1250  2151642  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_1  macrocell24   3715   4965  2158191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_1
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158191p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q        macrocell19   1250   1250  2151642  RISE       1
\UART_CT:BUART:rx_status_3\/main_1  macrocell27   3715   4965  2158191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:txn\/main_1
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2158207p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q  macrocell14   1250   1250  2150336  RISE       1
\UART_CT:BUART:txn\/main_1    macrocell13   3699   4949  2158207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2158207p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell14   1250   1250  2150336  RISE       1
\UART_CT:BUART:tx_state_1\/main_0  macrocell14   3699   4949  2158207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158383p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell17   1250   1250  2157411  RISE       1
\UART_CT:BUART:tx_state_2\/main_5  macrocell16   3523   4773  2158383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_7
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158443p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell26   1250   1250  2153509  RISE       1
\UART_CT:BUART:rx_status_3\/main_7  macrocell27   3464   4714  2158443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158443p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q         macrocell22   1250   1250  2150992  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_4  macrocell20   3464   4714  2158443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158485p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q               macrocell21   1250   1250  2151934  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_2  macrocell24   3422   4672  2158485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_3
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158485p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q        macrocell21   1250   1250  2151934  RISE       1
\UART_CT:BUART:rx_status_3\/main_3  macrocell27   3422   4672  2158485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158496p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158496  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_6       macrocell20   2721   4661  2158496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_0\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158510p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158496  RISE       1
\UART_CT:BUART:rx_state_0\/main_6         macrocell19   2706   4646  2158510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_3\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158510p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158496  RISE       1
\UART_CT:BUART:rx_state_3\/main_6         macrocell21   2706   4646  2158510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_2\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158510p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158496  RISE       1
\UART_CT:BUART:rx_state_2\/main_6         macrocell22   2706   4646  2158510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158515p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158515  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_5       macrocell20   2702   4642  2158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_0\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158515p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158515  RISE       1
\UART_CT:BUART:rx_state_0\/main_5         macrocell19   2702   4642  2158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_3\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158515p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158515  RISE       1
\UART_CT:BUART:rx_state_3\/main_5         macrocell21   2702   4642  2158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_2\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158515p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158515  RISE       1
\UART_CT:BUART:rx_state_2\/main_5         macrocell22   2702   4642  2158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158656p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158656  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_7       macrocell20   2561   4501  2158656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158660p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell14   1250   1250  2150336  RISE       1
\UART_CT:BUART:tx_state_2\/main_0  macrocell16   3246   4496  2158660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2158660p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q      macrocell14   1250   1250  2150336  RISE       1
\UART_CT:BUART:tx_bitclk\/main_0  macrocell17   3246   4496  2158660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_0\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158665p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158656  RISE       1
\UART_CT:BUART:rx_state_0\/main_7         macrocell19   2551   4491  2158665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_3\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158665p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158656  RISE       1
\UART_CT:BUART:rx_state_3\/main_7         macrocell21   2551   4491  2158665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_2\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158665p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158656  RISE       1
\UART_CT:BUART:rx_state_2\/main_7         macrocell22   2551   4491  2158665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2158810p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell15   1250   1250  2150491  RISE       1
\UART_CT:BUART:tx_state_0\/main_1  macrocell15   3097   4347  2158810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158816p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell15   1250   1250  2150491  RISE       1
\UART_CT:BUART:tx_state_2\/main_1  macrocell16   3091   4341  2158816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2158816p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q      macrocell15   1250   1250  2150491  RISE       1
\UART_CT:BUART:tx_bitclk\/main_1  macrocell17   3091   4341  2158816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2158825p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell16   1250   1250  2150652  RISE       1
\UART_CT:BUART:tx_state_0\/main_4  macrocell15   3082   4332  2158825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:txn\/main_4
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2158830p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q  macrocell16   1250   1250  2150652  RISE       1
\UART_CT:BUART:txn\/main_4    macrocell13   3076   4326  2158830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2158830p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell16   1250   1250  2150652  RISE       1
\UART_CT:BUART:tx_state_1\/main_3  macrocell14   3076   4326  2158830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_8
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158911p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q      macrocell25   1250   1250  2153365  RISE       1
\UART_CT:BUART:rx_state_0\/main_8  macrocell19   2996   4246  2158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:pollcount_1\/main_2
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2158938p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q       macrocell25   1250   1250  2153365  RISE       1
\UART_CT:BUART:pollcount_1\/main_2  macrocell25   2968   4218  2158938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158945p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158945  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_1   macrocell23   2272   4212  2158945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:pollcount_1\/main_1
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2158945p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158945  RISE       1
\UART_CT:BUART:pollcount_1\/main_1        macrocell25   2272   4212  2158945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:pollcount_0\/main_1
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2158945p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158945  RISE       1
\UART_CT:BUART:pollcount_0\/main_1        macrocell26   2272   4212  2158945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158945p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158945  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_0   macrocell23   2272   4212  2158945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:pollcount_1\/main_0
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2158945p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158945  RISE       1
\UART_CT:BUART:pollcount_1\/main_0        macrocell25   2272   4212  2158945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:pollcount_0\/main_0
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2158945p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158945  RISE       1
\UART_CT:BUART:pollcount_0\/main_0        macrocell26   2272   4212  2158945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158953p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4204
-------------------------------------   ---- 
End-of-path arrival time (ps)           4204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158953  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_2   macrocell23   2264   4204  2158953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:txn\/main_2
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2158960p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q  macrocell15   1250   1250  2150491  RISE       1
\UART_CT:BUART:txn\/main_2    macrocell13   2947   4197  2158960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2158960p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell15   1250   1250  2150491  RISE       1
\UART_CT:BUART:tx_state_1\/main_1  macrocell14   2947   4197  2158960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158977p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell16   1250   1250  2150652  RISE       1
\UART_CT:BUART:tx_state_2\/main_3  macrocell16   2930   4180  2158977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2158977p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q      macrocell16   1250   1250  2150652  RISE       1
\UART_CT:BUART:tx_bitclk\/main_3  macrocell17   2930   4180  2158977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_last\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_9
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2159032p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_last\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_last\/q          macrocell28   1250   1250  2159032  RISE       1
\UART_CT:BUART:rx_state_2\/main_9  macrocell22   2875   4125  2159032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2159042p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4115
-------------------------------------   ---- 
End-of-path arrival time (ps)           4115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  2156537  RISE       1
\UART_CT:BUART:rx_state_0\/main_2   macrocell19   2865   4115  2159042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2159042p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4115
-------------------------------------   ---- 
End-of-path arrival time (ps)           4115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  2156537  RISE       1
\UART_CT:BUART:rx_state_3\/main_2   macrocell21   2865   4115  2159042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2159042p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4115
-------------------------------------   ---- 
End-of-path arrival time (ps)           4115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  2156537  RISE       1
\UART_CT:BUART:rx_state_2\/main_2   macrocell22   2865   4115  2159042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2159053p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q   macrocell23   1250   1250  2156537  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_2  macrocell20   2854   4104  2159053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_10
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2159078p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell26   1250   1250  2153509  RISE       1
\UART_CT:BUART:rx_state_0\/main_10  macrocell19   2828   4078  2159078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:pollcount_1\/main_4
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2159082p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell26   1250   1250  2153509  RISE       1
\UART_CT:BUART:pollcount_1\/main_4  macrocell25   2824   4074  2159082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:pollcount_0\/main_3
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2159082p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell26   1250   1250  2153509  RISE       1
\UART_CT:BUART:pollcount_0\/main_3  macrocell26   2824   4074  2159082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2159089p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell19   1250   1250  2151642  RISE       1
\UART_CT:BUART:rx_state_0\/main_1  macrocell19   2817   4067  2159089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2159089p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell19   1250   1250  2151642  RISE       1
\UART_CT:BUART:rx_state_3\/main_1  macrocell21   2817   4067  2159089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2159089p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell19   1250   1250  2151642  RISE       1
\UART_CT:BUART:rx_state_2\/main_1  macrocell22   2817   4067  2159089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2159093p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q         macrocell19   1250   1250  2151642  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_1  macrocell20   2813   4063  2159093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2159385p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q         macrocell21   1250   1250  2151934  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_3  macrocell20   2521   3771  2159385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2159390p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell21   1250   1250  2151934  RISE       1
\UART_CT:BUART:rx_state_0\/main_3  macrocell19   2517   3767  2159390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2159390p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell21   1250   1250  2151934  RISE       1
\UART_CT:BUART:rx_state_3\/main_3  macrocell21   2517   3767  2159390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2159390p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell21   1250   1250  2151934  RISE       1
\UART_CT:BUART:rx_state_2\/main_3  macrocell22   2517   3767  2159390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:txn\/q
Path End       : \UART_CT:BUART:txn\/main_0
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2159597p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:txn\/q       macrocell13   1250   1250  2159597  RISE       1
\UART_CT:BUART:txn\/main_0  macrocell13   2310   3560  2159597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159615p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q        macrocell18   1250   1250  2149852  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_0  macrocell24   2292   3542  2159615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_0
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2159615p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  2149852  RISE       1
\UART_CT:BUART:rx_status_3\/main_0   macrocell27   2292   3542  2159615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_2\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2159885p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3272
-------------------------------------   ---- 
End-of-path arrival time (ps)           3272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151561  RISE       1
\UART_CT:BUART:tx_state_2\/main_2               macrocell16     3082   3272  2159885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2159885p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3272
-------------------------------------   ---- 
End-of-path arrival time (ps)           3272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151561  RISE       1
\UART_CT:BUART:tx_bitclk\/main_2                macrocell17     3082   3272  2159885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_0\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2159888p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3269
-------------------------------------   ---- 
End-of-path arrival time (ps)           3269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151561  RISE       1
\UART_CT:BUART:tx_state_0\/main_2               macrocell15     3079   3269  2159888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_1\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2160039p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3117
-------------------------------------   ---- 
End-of-path arrival time (ps)           3117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151561  RISE       1
\UART_CT:BUART:tx_state_1\/main_2               macrocell14     2927   3117  2160039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:txn\/main_5
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2160173p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2984
-------------------------------------   ---- 
End-of-path arrival time (ps)           2984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160173  RISE       1
\UART_CT:BUART:txn\/main_5                      macrocell13     2794   2984  2160173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:tx_state_1\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2160173p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2984
-------------------------------------   ---- 
End-of-path arrival time (ps)           2984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160173  RISE       1
\UART_CT:BUART:tx_state_1\/main_4               macrocell14     2794   2984  2160173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:tx_state_2\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2160178p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2979
-------------------------------------   ---- 
End-of-path arrival time (ps)           2979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160173  RISE       1
\UART_CT:BUART:tx_state_2\/main_4               macrocell16     2789   2979  2160178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_status_3\/q
Path End       : \UART_CT:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_CT:BUART:sRX:RxSts\/clock
Path slack     : 2160714p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5453
-------------------------------------   ---- 
End-of-path arrival time (ps)           5453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_status_3\/q       macrocell27    1250   1250  2160714  RISE       1
\UART_CT:BUART:sRX:RxSts\/status_3  statusicell2   4203   5453  2160714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

