

================================================================
== Vivado HLS Report for 'calculate_value'
================================================================
* Date:           Tue May 27 23:18:27 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        design_exploration_hls_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.774 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       12|       12| 0.120 us | 0.120 us |    2|    2| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    253|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     585|    378|    -|
|Memory           |        3|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     78|    -|
|Register         |        0|      -|     225|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     810|    805|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |calculate_value_ueOg_U1  |calculate_value_ueOg  |        0|      0|  195|  126|    0|
    |calculate_value_ueOg_U2  |calculate_value_ueOg  |        0|      0|  195|  126|    0|
    |calculate_value_ueOg_U3  |calculate_value_ueOg  |        0|      0|  195|  126|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  585|  378|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |mul_table_V_2_U  |calculate_value_mbkb  |        1|  0|   0|    0|    85|    8|     1|          680|
    |mul_table_V_0_U  |calculate_value_mcud  |        1|  0|   0|    0|    86|    8|     1|          688|
    |mul_table_V_1_U  |calculate_value_mdEe  |        1|  0|   0|    0|    85|    8|     1|          680|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|    0|   256|   24|     3|         2048|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln22_1_fu_293_p2       |     *    |      0|  0|  51|           9|           8|
    |mul_ln22_2_fu_385_p2       |     *    |      0|  0|  51|           9|           8|
    |mul_ln22_fu_267_p2         |     *    |      0|  0|  51|           9|           8|
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_1_fu_334_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln22_2_fu_353_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln22_3_fu_367_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln22_4_fu_412_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln22_5_fu_426_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln22_fu_320_p2        |   icmp   |      0|  0|   8|           2|           1|
    |result_0_V                 |  select  |      0|  0|   8|           1|           8|
    |result_1_V                 |  select  |      0|  0|   8|           1|           8|
    |result_2_V                 |  select  |      0|  0|   8|           1|           8|
    |select_ln22_2_fu_359_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln22_4_fu_418_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln22_fu_326_p3      |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 253|          47|          81|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |mul_table_V_0_address0   |  15|          3|    7|         21|
    |mul_table_V_1_address0   |  15|          3|    7|         21|
    |mul_table_V_2_address0   |  15|          3|    7|         21|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         16|   24|         70|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ret_V_1_reg_447              |   8|   0|    8|          0|
    |ret_V_2_reg_453              |   8|   0|    8|          0|
    |ret_V_reg_441                |   8|   0|    8|          0|
    |ret_V_1_reg_447              |  64|  32|    8|          0|
    |ret_V_2_reg_453              |  64|  32|    8|          0|
    |ret_V_reg_441                |  64|  32|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 225|  96|   57|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | calculate_value | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | calculate_value | return value |
|ap_start           |  in |    1| ap_ctrl_hs | calculate_value | return value |
|ap_done            | out |    1| ap_ctrl_hs | calculate_value | return value |
|ap_idle            | out |    1| ap_ctrl_hs | calculate_value | return value |
|ap_ready           | out |    1| ap_ctrl_hs | calculate_value | return value |
|weights_0_V        |  in |    4|   ap_none  |   weights_0_V   |    pointer   |
|weights_1_V        |  in |    4|   ap_none  |   weights_1_V   |    pointer   |
|weights_2_V        |  in |    4|   ap_none  |   weights_2_V   |    pointer   |
|prev_in_0_V        |  in |    4|   ap_none  |   prev_in_0_V   |    pointer   |
|prev_in_1_V        |  in |    4|   ap_none  |   prev_in_1_V   |    pointer   |
|prev_in_2_V        |  in |    4|   ap_none  |   prev_in_2_V   |    pointer   |
|result_0_V         | out |    8|   ap_vld   |    result_0_V   |    pointer   |
|result_0_V_ap_vld  | out |    1|   ap_vld   |    result_0_V   |    pointer   |
|result_1_V         | out |    8|   ap_vld   |    result_1_V   |    pointer   |
|result_1_V_ap_vld  | out |    1|   ap_vld   |    result_1_V   |    pointer   |
|result_2_V         | out |    8|   ap_vld   |    result_2_V   |    pointer   |
|result_2_V_ap_vld  | out |    1|   ap_vld   |    result_2_V   |    pointer   |
+-------------------+-----+-----+------------+-----------------+--------------+

