<li class="quit">[<a href="#T00:01:33" id="T00:01:33"><abbr title="2011-11-12T00:01:33+00:00">00:01:33</abbr></a>] <span>* Tod-Autojoined2 (~Tod@166-70-93-209.ip.xmission.com) Quit (Read error: Connection reset by peer)</span></li>
<li class="join">[<a href="#T00:01:44" id="T00:01:44"><abbr title="2011-11-12T00:01:44+00:00">00:01:44</abbr></a>] <span>* Tod-Autojoined2 (~Tod@166-70-93-209.ip.xmission.com) has joined #beagle</span></li>
<li class="message">[<a href="#T00:03:52" id="T00:03:52"><abbr title="2011-11-12T00:03:52+00:00">00:03:52</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>where are you reading from?</q></li>
<li class="message">[<a href="#T00:04:03" id="T00:04:03"><abbr title="2011-11-12T00:04:03+00:00">00:04:03</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>0</q></li>
<li class="message">[<a href="#T00:04:20" id="T00:04:20"><abbr title="2011-11-12T00:04:20+00:00">00:04:20</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>and on what basis are you expecting an exception?</q></li>
<li class="message">[<a href="#T00:04:47" id="T00:04:47"><abbr title="2011-11-12T00:04:47+00:00">00:04:47</abbr></a>] &lt;<cite>mru</cite>&gt; <q>crash not exceptional enough for you?</q></li>
<li class="message">[<a href="#T00:05:04" id="T00:05:04"><abbr title="2011-11-12T00:05:04+00:00">00:05:04</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>well??? the code stops running, so I figured it stopped because of an exception</q></li>
<li class="message">[<a href="#T00:05:53" id="T00:05:53"><abbr title="2011-11-12T00:05:53+00:00">00:05:53</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>does the vectors default to down load or up somewhere high up?</q></li>
<li class="message">[<a href="#T00:06:03" id="T00:06:03"><abbr title="2011-11-12T00:06:03+00:00">00:06:03</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>seem to recall one of the sysboot pins has a say in that</q></li>
<li class="message">[<a href="#T00:06:13" id="T00:06:13"><abbr title="2011-11-12T00:06:13+00:00">00:06:13</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>that's what I'm trying to figure out??? </q></li>
<li class="message">[<a href="#T00:06:30" id="T00:06:30"><abbr title="2011-11-12T00:06:30+00:00">00:06:30</abbr></a>] &lt;<cite>mru</cite>&gt; <q>the omap3 boots with low exception vectors</q></li>
<li class="message">[<a href="#T00:06:32" id="T00:06:32"><abbr title="2011-11-12T00:06:32+00:00">00:06:32</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>mru: are you so sure about the no? ;)</q></li>
<li class="message">[<a href="#T00:06:33" id="T00:06:33"><abbr title="2011-11-12T00:06:33+00:00">00:06:33</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>the SCTLR shows them mapped low, but VBAR is also set to 0x14000</q></li>
<li class="message">[<a href="#T00:06:39" id="T00:06:39"><abbr title="2011-11-12T00:06:39+00:00">00:06:39</abbr></a>] &lt;<cite>mru</cite>&gt; <q>the boot rom is mapped at address 0 on reset</q></li>
<li class="message">[<a href="#T00:06:57" id="T00:06:57"><abbr title="2011-11-12T00:06:57+00:00">00:06:57</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>i think the rom is at 0x14000</q></li>
<li class="message">[<a href="#T00:07:02" id="T00:07:02"><abbr title="2011-11-12T00:07:02+00:00">00:07:02</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>the omap3 or the beagle? I am almost sure one of the sysboot pins can change that</q></li>
<li class="message">[<a href="#T00:07:06" id="T00:07:06"><abbr title="2011-11-12T00:07:06+00:00">00:07:06</abbr></a>] &lt;<cite>mru</cite>&gt; <q>that's where it goes later</q></li>
<li class="message">[<a href="#T00:07:09" id="T00:07:09"><abbr title="2011-11-12T00:07:09+00:00">00:07:09</abbr></a>] &lt;<cite>mru</cite>&gt; <q>or not</q></li>
<li class="message">[<a href="#T00:07:11" id="T00:07:11"><abbr title="2011-11-12T00:07:11+00:00">00:07:11</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>omap3</q></li>
<li class="message">[<a href="#T00:07:27" id="T00:07:27"><abbr title="2011-11-12T00:07:27+00:00">00:07:27</abbr></a>] &lt;<cite>mru</cite>&gt; <q>it goes to 0x4xxxxxxx</q></li>
<li class="quit">[<a href="#T00:07:36" id="T00:07:36"><abbr title="2011-11-12T00:07:36+00:00">00:07:36</abbr></a>] <span>* lyakh (~lyakh@dslb-094-221-126-136.pools.arcor-ip.net) Quit (Quit: thanks, bye)</span></li>
<li class="message">[<a href="#T00:07:40" id="T00:07:40"><abbr title="2011-11-12T00:07:40+00:00">00:07:40</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>sysboot 6 or 5... one messes with the boot addrs and the other screws with the oscillators</q></li>
<li class="message">[<abbr title="2011-11-12T00:07:40+00:00">00:07:40</abbr>] &lt;<cite>mru</cite>&gt; <q>beagle is omap3</q></li>
<li class="message">[<a href="#T00:08:02" id="T00:08:02"><abbr title="2011-11-12T00:08:02+00:00">00:08:02</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>no, I mean beagle specific config of the sysboot lines or is that hard wired into the omap3</q></li>
<li class="message">[<a href="#T00:08:23" id="T00:08:23"><abbr title="2011-11-12T00:08:23+00:00">00:08:23</abbr></a>] &lt;<cite>mru</cite>&gt; <q>the boot sequence is hardwired in the omap3</q></li>
<li class="message">[<a href="#T00:08:46" id="T00:08:46"><abbr title="2011-11-12T00:08:46+00:00">00:08:46</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>let me find the TRM</q></li>
<li class="message">[<a href="#T00:09:01" id="T00:09:01"><abbr title="2011-11-12T00:09:01+00:00">00:09:01</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>maybe i'm not reading it right, but the TRM shows sysboot pins only affecting which devices to try to boot from</q></li>
<li class="message">[<a href="#T00:09:57" id="T00:09:57"><abbr title="2011-11-12T00:09:57+00:00">00:09:57</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>25.2.3	Boot Configuration</q></li>
<li class="message">[<abbr title="2011-11-12T00:09:57+00:00">00:09:57</abbr>] &lt;<cite>jay6981</cite>&gt; <q>Six external pins (sys_boot[5:0]) are used to select interfaces or devices for booting. The sys_boot[6] pin is used to select whether the internal oscillator is bypassed.</q></li>
<li class="message">[<a href="#T00:10:04" id="T00:10:04"><abbr title="2011-11-12T00:10:04+00:00">00:10:04</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>look at the sysboot5 line description</q></li>
<li class="message">[<a href="#T00:10:13" id="T00:10:13"><abbr title="2011-11-12T00:10:13+00:00">00:10:13</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>it effects the rom mapping and gpmc interactions</q></li>
<li class="message">[<a href="#T00:10:32" id="T00:10:32"><abbr title="2011-11-12T00:10:32+00:00">00:10:32</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>sysboot6 is the osc control pin</q></li>
<li class="message">[<a href="#T00:10:46" id="T00:10:46"><abbr title="2011-11-12T00:10:46+00:00">00:10:46</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>sysboot 0:4 effects the boot device and ordering</q></li>
<li class="message">[<a href="#T00:11:55" id="T00:11:55"><abbr title="2011-11-12T00:11:55+00:00">00:11:55</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>i'm looking for it, but don't see where sysboot6 is described</q></li>
<li class="message">[<a href="#T00:12:02" id="T00:12:02"><abbr title="2011-11-12T00:12:02+00:00">00:12:02</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>it is in the TRM</q></li>
<li class="message">[<a href="#T00:12:16" id="T00:12:16"><abbr title="2011-11-12T00:12:16+00:00">00:12:16</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>are you using the DM3730 or the OMAP3530 one?</q></li>
<li class="message">[<a href="#T00:12:35" id="T00:12:35"><abbr title="2011-11-12T00:12:35+00:00">00:12:35</abbr></a>] &lt;<cite>mru</cite>&gt; <q>the 3630 one might be more detailed</q></li>
<li class="message">[<a href="#T00:12:36" id="T00:12:36"><abbr title="2011-11-12T00:12:36+00:00">00:12:36</abbr></a>] &lt;<cite>mru</cite>&gt; <q>or less</q></li>
<li class="message">[<a href="#T00:12:38" id="T00:12:38"><abbr title="2011-11-12T00:12:38+00:00">00:12:38</abbr></a>] &lt;<cite>mru</cite>&gt; <q>it's a bit random</q></li>
<li class="message">[<a href="#T00:12:45" id="T00:12:45"><abbr title="2011-11-12T00:12:45+00:00">00:12:45</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>I am looking at the dm3730 one as that's what I have on my laptop right now</q></li>
<li class="message">[<a href="#T00:13:03" id="T00:13:03"><abbr title="2011-11-12T00:13:03+00:00">00:13:03</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>I suspect sys_boot5 lets you do more low level stuff with NOR on the GPMC</q></li>
<li class="message">[<a href="#T00:13:36" id="T00:13:36"><abbr title="2011-11-12T00:13:36+00:00">00:13:36</abbr></a>] &lt;<cite>mru</cite>&gt; <q>I was under the impression the internal rom always runs first no matter what</q></li>
<li class="message">[<a href="#T00:14:52" id="T00:14:52"><abbr title="2011-11-12T00:14:52+00:00">00:14:52</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>omap3530</q></li>
<li class="message">[<a href="#T00:15:01" id="T00:15:01"><abbr title="2011-11-12T00:15:01+00:00">00:15:01</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>"When booting from the GPMCwith the appropriate external sys_boot5 pin configuration the memory space is part of the GPMC space"</q></li>
<li class="message">[<a href="#T00:15:08" id="T00:15:08"><abbr title="2011-11-12T00:15:08+00:00">00:15:08</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>this is all I can find: ???	The sys_boot[5] pin defines which group of booting sequences is preferred: memory booting (sys_boot[5] = 0) or peripheral booting (sys_boot[5] = 1).</q></li>
<li class="message">[<a href="#T00:15:21" id="T00:15:21"><abbr title="2011-11-12T00:15:21+00:00">00:15:21</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>jay6981: what chapter?</q></li>
<li class="message">[<a href="#T00:15:32" id="T00:15:32"><abbr title="2011-11-12T00:15:32+00:00">00:15:32</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>11.1.3.3.2</q></li>
<li class="message">[<a href="#T00:15:40" id="T00:15:40"><abbr title="2011-11-12T00:15:40+00:00">00:15:40</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>both NAND and eMMC are not directly bootable </q></li>
<li class="message">[<a href="#T00:15:42" id="T00:15:42"><abbr title="2011-11-12T00:15:42+00:00">00:15:42</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>i also see the blurb you posted too</q></li>
<li class="message">[<a href="#T00:16:11" id="T00:16:11"><abbr title="2011-11-12T00:16:11+00:00">00:16:11</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>u should've asked this last week when I researched it to verify a design :D</q></li>
<li class="quit">[<a href="#T00:16:39" id="T00:16:39"><abbr title="2011-11-12T00:16:39+00:00">00:16:39</abbr></a>] <span>* benmcnelly (~ben@108-211-252-217.lightspeed.spfdmo.sbcglobal.net) Quit (Ping timeout: 256 seconds)</span></li>
<li class="message">[<a href="#T00:16:41" id="T00:16:41"><abbr title="2011-11-12T00:16:41+00:00">00:16:41</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>the question to ask is how is what needs to be done for NOR boot.</q></li>
<li class="message">[<a href="#T00:17:40" id="T00:17:40"><abbr title="2011-11-12T00:17:40+00:00">00:17:40</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>this can boot off mmc??? its an overo board</q></li>
<li class="message">[<a href="#T00:17:45" id="T00:17:45"><abbr title="2011-11-12T00:17:45+00:00">00:17:45</abbr></a>] &lt;<cite>mru</cite>&gt; <q>the rom code can probably jump to something in NOR once it's done with its business</q></li>
<li class="message">[<a href="#T00:18:24" id="T00:18:24"><abbr title="2011-11-12T00:18:24+00:00">00:18:24</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>the booting part i've got working??? i can run my code??? just can't seem to get it to run my exception vectors</q></li>
<li class="message">[<a href="#T00:18:58" id="T00:18:58"><abbr title="2011-11-12T00:18:58+00:00">00:18:58</abbr></a>] &lt;<cite>mru</cite>&gt; <q>then you're just holding it wrong</q></li>
<li class="message">[<a href="#T00:19:00" id="T00:19:00"><abbr title="2011-11-12T00:19:00+00:00">00:19:00</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>i've tried loading my vectors into the RAM indirect locations specified by the TRM, no luck</q></li>
<li class="message">[<a href="#T00:19:18" id="T00:19:18"><abbr title="2011-11-12T00:19:18+00:00">00:19:18</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>i also tried repointing VBAR at my vector table??? no luck there either</q></li>
<li class="message">[<a href="#T00:19:36" id="T00:19:36"><abbr title="2011-11-12T00:19:36+00:00">00:19:36</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>RAM indirect?</q></li>
<li class="message">[<a href="#T00:19:46" id="T00:19:46"><abbr title="2011-11-12T00:19:46+00:00">00:19:46</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>didn't think the ROM knowns about where RAM is</q></li>
<li class="message">[<a href="#T00:20:07" id="T00:20:07"><abbr title="2011-11-12T00:20:07+00:00">00:20:07</abbr></a>] &lt;<cite>mru</cite>&gt; <q>rom obviously can't know about ram</q></li>
<li class="message">[<a href="#T00:20:09" id="T00:20:09"><abbr title="2011-11-12T00:20:09+00:00">00:20:09</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>as described by section 25.4.2.2</q></li>
<li class="message">[<a href="#T00:20:19" id="T00:20:19"><abbr title="2011-11-12T00:20:19+00:00">00:20:19</abbr></a>] &lt;<cite>mru</cite>&gt; <q>since rom is fixed and you can use any ram chip you please</q></li>
<li class="message">[<a href="#T00:20:29" id="T00:20:29"><abbr title="2011-11-12T00:20:29+00:00">00:20:29</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>i'm talking about on chip SRAM, </q></li>
<li class="message">[<a href="#T00:20:35" id="T00:20:35"><abbr title="2011-11-12T00:20:35+00:00">00:20:35</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>i should have been more clear</q></li>
<li class="message">[<a href="#T00:20:41" id="T00:20:41"><abbr title="2011-11-12T00:20:41+00:00">00:20:41</abbr></a>] &lt;<cite>mru</cite>&gt; <q>once ram is configured, you can of course put the exception vectors there</q></li>
<li class="message">[<a href="#T00:20:42" id="T00:20:42"><abbr title="2011-11-12T00:20:42+00:00">00:20:42</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>I suppose it can enforce RAM to be at a certain based address/chipselect</q></li>
<li class="message">[<a href="#T00:20:59" id="T00:20:59"><abbr title="2011-11-12T00:20:59+00:00">00:20:59</abbr></a>] &lt;<cite>mru</cite>&gt; <q>ram always starts at 0x80000000</q></li>
<li class="message">[<a href="#T00:21:07" id="T00:21:07"><abbr title="2011-11-12T00:21:07+00:00">00:21:07</abbr></a>] &lt;<cite>mru</cite>&gt; <q>physical</q></li>
<li class="message">[<a href="#T00:21:13" id="T00:21:13"><abbr title="2011-11-12T00:21:13+00:00">00:21:13</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>i haven't gotten so far as to turn on main memory yet</q></li>
<li class="message">[<a href="#T00:21:15" id="T00:21:15"><abbr title="2011-11-12T00:21:15+00:00">00:21:15</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>thought that is moveable with the chipselect base?</q></li>
<li class="message">[<a href="#T00:21:28" id="T00:21:28"><abbr title="2011-11-12T00:21:28+00:00">00:21:28</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>i.e. if I am insane enough to put in 128M of SRAM</q></li>
<li class="message">[<a href="#T00:21:52" id="T00:21:52"><abbr title="2011-11-12T00:21:52+00:00">00:21:52</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>my code loads at 0x40200000</q></li>
<li class="message">[<a href="#T00:22:12" id="T00:22:12"><abbr title="2011-11-12T00:22:12+00:00">00:22:12</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>the bootrom is kind enough to shadow it there from the SD card</q></li>
<li class="message">[<a href="#T00:22:18" id="T00:22:18"><abbr title="2011-11-12T00:22:18+00:00">00:22:18</abbr></a>] &lt;<cite>mru</cite>&gt; <q>ds2: the dram controller maps 1GB starting at 0x80000000</q></li>
<li class="quit">[<a href="#T00:22:23" id="T00:22:23"><abbr title="2011-11-12T00:22:23+00:00">00:22:23</abbr></a>] <span>* eephillip (~eephillip@pdpc/supporter/student/eephillip) Quit (Remote host closed the connection)</span></li>
<li class="message">[<a href="#T00:22:25" id="T00:22:25"><abbr title="2011-11-12T00:22:25+00:00">00:22:25</abbr></a>] &lt;<cite>mru</cite>&gt; <q>within that region you can do whatever you want</q></li>
<li class="message">[<a href="#T00:22:37" id="T00:22:37"><abbr title="2011-11-12T00:22:37+00:00">00:22:37</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>mru: that's assuming I am using that</q></li>
<li class="message">[<a href="#T00:22:46" id="T00:22:46"><abbr title="2011-11-12T00:22:46+00:00">00:22:46</abbr></a>] &lt;<cite>mru</cite>&gt; <q>gpmc uses another region</q></li>
<li class="message">[<a href="#T00:22:51" id="T00:22:51"><abbr title="2011-11-12T00:22:51+00:00">00:22:51</abbr></a>] &lt;<cite>mru</cite>&gt; <q>but still fixed</q></li>
<li class="message">[<a href="#T00:22:57" id="T00:22:57"><abbr title="2011-11-12T00:22:57+00:00">00:22:57</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>okay</q></li>
<li class="message">[<a href="#T00:23:02" id="T00:23:02"><abbr title="2011-11-12T00:23:02+00:00">00:23:02</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>but ROM can't predict which I have</q></li>
<li class="message">[<a href="#T00:23:05" id="T00:23:05"><abbr title="2011-11-12T00:23:05+00:00">00:23:05</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>my vector table starts at 0x40200000 and I've modified the VBAR to point there</q></li>
<li class="join">[<a href="#T00:23:14" id="T00:23:14"><abbr title="2011-11-12T00:23:14+00:00">00:23:14</abbr></a>] <span>* rcn-ee (~voodoo@thief-pool2-123-49.mncable.net) has joined #beagle</span></li>
<li class="message">[<a href="#T00:23:52" id="T00:23:52"><abbr title="2011-11-12T00:23:52+00:00">00:23:52</abbr></a>] &lt;<cite>jay6981</cite>&gt; <q>the hope was to get it to print out some characters on UART3 when i generate an exception</q></li>
<li class="quit">[<a href="#T00:26:44" id="T00:26:44"><abbr title="2011-11-12T00:26:44+00:00">00:26:44</abbr></a>] <span>* drakkan1000 (~drakkan@dynamic-adsl-94-36-188-19.clienti.tiscali.it) Quit (Quit: Ex-Chat)</span></li>
<li class="join">[<a href="#T00:30:27" id="T00:30:27"><abbr title="2011-11-12T00:30:27+00:00">00:30:27</abbr></a>] <span>* bgamari (~ben@pool-72-79-217-78.spfdma.east.verizon.net) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:31:55" id="T00:31:55"><abbr title="2011-11-12T00:31:55+00:00">00:31:55</abbr></a>] <span>* rcn-ee (~voodoo@thief-pool2-123-49.mncable.net) Quit (Quit: Leaving)</span></li>
<li class="join">[<a href="#T00:32:30" id="T00:32:30"><abbr title="2011-11-12T00:32:30+00:00">00:32:30</abbr></a>] <span>* rcn-ee (~voodoo@thief-pool2-123-49.mncable.net) has joined #beagle</span></li>
<li class="join">[<a href="#T00:34:55" id="T00:34:55"><abbr title="2011-11-12T00:34:55+00:00">00:34:55</abbr></a>] <span>* n6pfk (~n6pfk__@pool-74-110-218-2.rcmdva.fios.verizon.net) has joined #beagle</span></li>
<li class="join">[<a href="#T00:58:57" id="T00:58:57"><abbr title="2011-11-12T00:58:57+00:00">00:58:57</abbr></a>] <span>* prpplague (~prpplague@ppp-70-242-118-38.dsl.rcsntx.swbell.net) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:59:26" id="T00:59:26"><abbr title="2011-11-12T00:59:26+00:00">00:59:26</abbr></a>] <span>* jay6981 (~Adium@38.114.132.193) Quit (Quit: Leaving.)</span></li>
<li class="join">[<a href="#T00:59:31" id="T00:59:31"><abbr title="2011-11-12T00:59:31+00:00">00:59:31</abbr></a>] <span>* MrBIOS-seamicro (~alex-seam@204.11.231.77) has joined #beagleboard</span></li>
<li class="message">[<a href="#T00:59:40" id="T00:59:40"><abbr title="2011-11-12T00:59:40+00:00">00:59:40</abbr></a>] &lt;<cite>MrBIOS-seamicro</cite>&gt; <q>hey folks, I'm looking for a Zippy2</q></li>
<li class="join">[<a href="#T00:59:47" id="T00:59:47"><abbr title="2011-11-12T00:59:47+00:00">00:59:47</abbr></a>] <span>* MrBIOS-seamicro (~alex-seam@204.11.231.77) has joined #beagle</span></li>
<li class="join">[<a href="#T01:00:00" id="T01:00:00"><abbr title="2011-11-12T01:00:00+00:00">01:00:00</abbr></a>] <span>* plasmab (~Stephen@client-86-31-205-77.oxfd.adsl.virginmedia.com) has joined #beagle</span></li>
