<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Verilog</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part378.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part380.htm">Next &gt;</a></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark501">&zwnj;</a>Verilog</h3><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s37" style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 137%;text-align: left;">// Infer BRAM memory array. Will create memory using ACX_BRAM72K_SDP set to a maximum width of 72- bit</p><p style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">logic [DATA_WIDTH-<span style=" color: #090;">1</span>:<span style=" color: #090;">0</span>] mem [(<span style=" color: #090;">2</span>**ADDR_WIDTH)-<span style=" color: #090;">1</span>:<span style=" color: #090;">0</span>] <span style=" color: #008100;">/* synthesis syn_ramstyle = &quot;block_ram&quot; */</span>;</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;"><span style=" color: #008100;">// Alternatively infer wide BRAM memory array with ACX_BRAM72K_SDP primitives set to 144-bit width </span>logic [DATA_WIDTH-<span style=" color: #090;">1</span>:<span style=" color: #090;">0</span>] mem [(<span style=" color: #090;">2</span>**ADDR_WIDTH)-<span style=" color: #090;">1</span>:<span style=" color: #090;">0</span>] <span style=" color: #008100;">/* synthesis syn_ramstyle = &quot;large_ram&quot; */</span>;</p><p class="s37" style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 137%;text-align: left;">// Infer BRAM memory array. Will create memory using ACX_BRAM72K_SDP set to a maximum width of 72- bit</p><p style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">logic [DATA_WIDTH-<span style=" color: #090;">1</span>:<span style=" color: #090;">0</span>] mem [(<span style=" color: #090;">2</span>**ADDR_WIDTH)-<span style=" color: #090;">1</span>:<span style=" color: #090;">0</span>] <span style=" color: #008100;">/* synthesis syn_ramstyle = &quot;block_ram&quot; */</span>;</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;"><span style=" color: #008100;">// Alternatively infer wide BRAM memory array with ACX_BRAM72K_SDP primitives set to 144-bit width </span>logic [DATA_WIDTH-<span style=" color: #090;">1</span>:<span style=" color: #090;">0</span>] mem [(<span style=" color: #090;">2</span>**ADDR_WIDTH)-<span style=" color: #090;">1</span>:<span style=" color: #090;">0</span>] <span style=" color: #008100;">/* synthesis syn_ramstyle = &quot;large_ram&quot; */</span>;</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;"/><p class="s37" style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 137%;text-align: left;">// Infer BRAM memory array. Will create memory using ACX_BRAM72K_SDP set to a maximum width of 72- bit</p><p style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">logic [DATA_WIDTH-<span style=" color: #090;">1</span>:<span style=" color: #090;">0</span>] mem [(<span style=" color: #090;">2</span>**ADDR_WIDTH)-<span style=" color: #090;">1</span>:<span style=" color: #090;">0</span>] <span style=" color: #008100;">/* synthesis syn_ramstyle = &quot;block_ram&quot; */</span>;</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;"><span style=" color: #008100;">// Alternatively infer wide BRAM memory array with ACX_BRAM72K_SDP primitives set to 144-bit width </span>logic [DATA_WIDTH-<span style=" color: #090;">1</span>:<span style=" color: #090;">0</span>] mem [(<span style=" color: #090;">2</span>**ADDR_WIDTH)-<span style=" color: #090;">1</span>:<span style=" color: #090;">0</span>] <span style=" color: #008100;">/* synthesis syn_ramstyle = &quot;large_ram&quot; */</span>;</p><p style="text-indent: 0pt;text-align: left;"><span><img width="673" height="504" alt="image" src="Image_485.png"/></span></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part378.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part380.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
