I 000045 55 780           1625396050597 flux
(_unit VHDL (or3_zi 0 13 (flux 0 18 ))
  (_version v33)
  (_time 1625396050596 2021.07.04 13:54:10)
  (_source (\./src/Poarta SAU 3 intrari.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625396032295)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
    (_port (_internal zi ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
    (_port (_internal in3 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
    (_port (_internal in_zi ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 708           1625396050722 flux
(_unit VHDL (or2_ora 0 25 (flux 0 30 ))
  (_version v33)
  (_time 1625396050721 2021.07.04 13:54:10)
  (_source (\./src/Poarta SAU 3 intrari.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625396032303)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
    (_port (_internal ora ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
    (_port (_internal in_ora ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
    (_process
      (line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 778           1625396076725 flux
(_unit VHDL (or3_luna 0 1 (flux 0 6 ))
  (_version v33)
  (_time 1625396076724 2021.07.04 13:54:36)
  (_source (\./src/Poarta SAU 3 intrari.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625396076723)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal luna ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal in3 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal in_luna ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 780           1625396076786 flux
(_unit VHDL (or3_zi 0 13 (flux 0 18 ))
  (_version v33)
  (_time 1625396076785 2021.07.04 13:54:36)
  (_source (\./src/Poarta SAU 3 intrari.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625396032295)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
    (_port (_internal zi ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
    (_port (_internal in3 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
    (_port (_internal in_zi ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 708           1625396076846 flux
(_unit VHDL (or2_ora 0 25 (flux 0 30 ))
  (_version v33)
  (_time 1625396076845 2021.07.04 13:54:36)
  (_source (\./src/Poarta SAU 3 intrari.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625396032303)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
    (_port (_internal ora ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
    (_port (_internal in_ora ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
    (_process
      (line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
V 000045 55 778           1625396077815 flux
(_unit VHDL (or3_luna 0 1 (flux 0 6 ))
  (_version v33)
  (_time 1625396077814 2021.07.04 13:54:37)
  (_source (\./src/Poarta SAU 3 intrari.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625396076723)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal luna ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal in3 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal in_luna ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
V 000045 55 780           1625396077875 flux
(_unit VHDL (or3_zi 0 13 (flux 0 18 ))
  (_version v33)
  (_time 1625396077875 2021.07.04 13:54:37)
  (_source (\./src/Poarta SAU 3 intrari.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625396032295)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
    (_port (_internal zi ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
    (_port (_internal in3 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
    (_port (_internal in_zi ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
V 000045 55 708           1625396077933 flux
(_unit VHDL (or2_ora 0 25 (flux 0 30 ))
  (_version v33)
  (_time 1625396077932 2021.07.04 13:54:37)
  (_source (\./src/Poarta SAU 3 intrari.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625396032303)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
    (_port (_internal ora ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
    (_port (_internal in_ora ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
    (_process
      (line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 753           1625396825547 flux
(_unit VHDL (or3 0 1 (flux 0 6 ))
  (_version v33)
  (_time 1625396825547 2021.07.04 14:07:05)
  (_source (\./src/Poarta OR3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625396825545)
    (_use )
  )
  (_object
    (_port (_internal X1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal X2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal X3 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 680           1625396861589 flux
(_unit VHDL (or2 0 1 (flux 0 6 ))
  (_version v33)
  (_time 1625396861588 2021.07.04 14:07:41)
  (_source (\./src/Poarta OR2.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625396861586)
    (_use )
  )
  (_object
    (_port (_internal X1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal X2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 777           1625396897943 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625396897942 2021.07.04 14:08:17)
  (_source (\./src/Poarta OR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625396897940)
    (_use )
  )
  (_object
    (_port (_internal X1 ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal X2 ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal X3 ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 704           1625396900911 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625396900910 2021.07.04 14:08:20)
  (_source (\./src/Poarta OR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625396900908)
    (_use )
  )
  (_object
    (_port (_internal X1 ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal X2 ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 950           1625397042674 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625397042674 2021.07.04 14:10:42)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625397042672)
    (_use )
  )
  (_object
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
V 000051 55 1329          1625397343816 Behavioral
(_unit VHDL (comparator_source 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1625397343816 2021.07.04 14:15:43)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625397343808)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal L ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 1322          1625397369911 Behavioral
(_unit VHDL (comparator 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1625397369910 2021.07.04 14:16:09)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625397369903)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal L ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000045 55 951           1625401441169 arh1
(_unit VHDL (sumator_1bit 0 11 (arh1 0 16 ))
  (_version v33)
  (_time 1625401441168 2021.07.04 15:24:01)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625401441163)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal B ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal carry_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal carry_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
    (_port (_internal sum ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh1 2 -1
  )
)
V 000045 55 2697          1625401441305 arh2
(_unit VHDL (sumator_4biti 0 4 (arh2 0 22 ))
  (_version v33)
  (_time 1625401441305 2021.07.04 15:24:01)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625401441161)
    (_use )
  )
  (_component
    (sumator_1bit
      (_object
        (_port (_internal A ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal B ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal carry_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal carry_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
        (_port (_internal sum ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation sum_1 0 32 (_component sumator_1bit )
    (_port
      ((A)(A(0)))
      ((B)(B(0)))
      ((carry_in)(carry_in))
      ((carry_out)(sum(0)))
      ((sum)(cout(0)))
    )
    (_use (_entity . sumator_1bit arh1)
    )
  )
  (_instantiation sum_2 0 33 (_component sumator_1bit )
    (_port
      ((A)(A(1)))
      ((B)(B(1)))
      ((carry_in)(cout(0)))
      ((carry_out)(sum(1)))
      ((sum)(cout(1)))
    )
    (_use (_entity . sumator_1bit arh1)
    )
  )
  (_instantiation sum_3 0 34 (_component sumator_1bit )
    (_port
      ((A)(A(2)))
      ((B)(B(2)))
      ((carry_in)(cout(1)))
      ((carry_out)(sum(2)))
      ((sum)(cout(2)))
    )
    (_use (_entity . sumator_1bit arh1)
    )
  )
  (_instantiation sum_4 0 35 (_component sumator_1bit )
    (_port
      ((A)(A(3)))
      ((B)(B(3)))
      ((carry_in)(cout(2)))
      ((carry_out)(sum(3)))
      ((sum)(carry_out))
    )
    (_use (_entity . sumator_1bit arh1)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~BIT_VECTOR{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal carry_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~BIT_VECTOR{3~downto~0}~124 0 7 (_entity (_out ))))
    (_port (_internal carry_out ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal cout ~BIT_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000052 55 965           1625402142035 Arhitectura
(_unit VHDL (sumator 0 4 (arhitectura 0 13 ))
  (_version v33)
  (_time 1625402142035 2021.07.04 15:35:42)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625402142032)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal cin ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_port (_internal cout ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_port (_internal s ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . Arhitectura 2 -1
  )
)
V 000052 55 965           1625402179157 Arhitectura
(_unit VHDL (sumator 0 4 (arhitectura 0 13 ))
  (_version v33)
  (_time 1625402179156 2021.07.04 15:36:19)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625402142032)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal cin ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_port (_internal cout ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_port (_internal s ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . Arhitectura 2 -1
  )
)
I 000045 55 951           1625403128476 arh1
(_unit VHDL (sumator_1bit 0 11 (arh1 0 16 ))
  (_version v33)
  (_time 1625403128476 2021.07.04 15:52:08)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625401441163)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal B ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal carry_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal carry_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
    (_port (_internal sum ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 2697          1625403128542 arh2
(_unit VHDL (sumator_8biti 0 4 (arh2 0 22 ))
  (_version v33)
  (_time 1625403128541 2021.07.04 15:52:08)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403128466)
    (_use )
  )
  (_component
    (sumator_1bit
      (_object
        (_port (_internal A ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal B ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal carry_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal carry_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
        (_port (_internal sum ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation sum_1 0 32 (_component sumator_1bit )
    (_port
      ((A)(A(0)))
      ((B)(B(0)))
      ((carry_in)(carry_in))
      ((carry_out)(sum(0)))
      ((sum)(cout(0)))
    )
    (_use (_entity . sumator_1bit arh1)
    )
  )
  (_instantiation sum_2 0 33 (_component sumator_1bit )
    (_port
      ((A)(A(1)))
      ((B)(B(1)))
      ((carry_in)(cout(0)))
      ((carry_out)(sum(1)))
      ((sum)(cout(1)))
    )
    (_use (_entity . sumator_1bit arh1)
    )
  )
  (_instantiation sum_3 0 34 (_component sumator_1bit )
    (_port
      ((A)(A(2)))
      ((B)(B(2)))
      ((carry_in)(cout(1)))
      ((carry_out)(sum(2)))
      ((sum)(cout(2)))
    )
    (_use (_entity . sumator_1bit arh1)
    )
  )
  (_instantiation sum_4 0 35 (_component sumator_1bit )
    (_port
      ((A)(A(3)))
      ((B)(B(3)))
      ((carry_in)(cout(2)))
      ((carry_out)(sum(3)))
      ((sum)(carry_out))
    )
    (_use (_entity . sumator_1bit arh1)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{7~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~BIT_VECTOR{7~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal carry_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~124 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal sum ~BIT_VECTOR{7~downto~0}~124 0 7 (_entity (_out ))))
    (_port (_internal carry_out ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal cout ~BIT_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
V 000045 55 951           1625403130025 arh1
(_unit VHDL (sumator_1bit 0 11 (arh1 0 16 ))
  (_version v33)
  (_time 1625403130025 2021.07.04 15:52:10)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1625401441163)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal B ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal carry_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_port (_internal carry_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
    (_port (_internal sum ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh1 2 -1
  )
)
V 000045 55 2697          1625403130085 arh2
(_unit VHDL (sumator_8biti 0 4 (arh2 0 22 ))
  (_version v33)
  (_time 1625403130084 2021.07.04 15:52:10)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403128466)
    (_use )
  )
  (_component
    (sumator_1bit
      (_object
        (_port (_internal A ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal B ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal carry_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal carry_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
        (_port (_internal sum ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation sum_1 0 32 (_component sumator_1bit )
    (_port
      ((A)(A(0)))
      ((B)(B(0)))
      ((carry_in)(carry_in))
      ((carry_out)(sum(0)))
      ((sum)(cout(0)))
    )
    (_use (_entity . sumator_1bit arh1)
    )
  )
  (_instantiation sum_2 0 33 (_component sumator_1bit )
    (_port
      ((A)(A(1)))
      ((B)(B(1)))
      ((carry_in)(cout(0)))
      ((carry_out)(sum(1)))
      ((sum)(cout(1)))
    )
    (_use (_entity . sumator_1bit arh1)
    )
  )
  (_instantiation sum_3 0 34 (_component sumator_1bit )
    (_port
      ((A)(A(2)))
      ((B)(B(2)))
      ((carry_in)(cout(1)))
      ((carry_out)(sum(2)))
      ((sum)(cout(2)))
    )
    (_use (_entity . sumator_1bit arh1)
    )
  )
  (_instantiation sum_4 0 35 (_component sumator_1bit )
    (_port
      ((A)(A(3)))
      ((B)(B(3)))
      ((carry_in)(cout(2)))
      ((carry_out)(sum(3)))
      ((sum)(carry_out))
    )
    (_use (_entity . sumator_1bit arh1)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{7~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~BIT_VECTOR{7~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal carry_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~124 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal sum ~BIT_VECTOR{7~downto~0}~124 0 7 (_entity (_out ))))
    (_port (_internal carry_out ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal cout ~BIT_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
V 000044 55 1737          1625403484602 rtl
(_unit VHDL (up_counter 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625403484602 2021.07.04 15:58:04)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403484597)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(3)(2))(_read(4)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000044 55 1736          1625403565261 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625403565260 2021.07.04 15:59:25)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(4)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000044 55 1736          1625403664478 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625403664477 2021.07.04 16:01:04)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(4)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000044 55 1736          1625403708197 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625403708196 2021.07.04 16:01:48)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(4)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
V 000051 55 2228          1625403877540 Behavioral
(_unit VHDL (bcd_7seg 0 4 (behavioral 0 9 ))
  (_version v33)
  (_time 1625403877539 2021.07.04 16:04:37)
  (_source (\./src/DCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403877536)
    (_use )
  )
  (_object
    (_port (_internal B0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(4))(_sensitivity(1)(2)(3)(0)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(3)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(3)))))
      (line__16(_architecture 3 0 16 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(3)(0)))))
      (line__17(_architecture 4 0 17 (_assignment (_simple)(_target(8))(_sensitivity(1)(2)(3)))))
      (line__18(_architecture 5 0 18 (_assignment (_simple)(_target(9))(_sensitivity(1)(2)(3)(0)))))
      (line__19(_architecture 6 0 19 (_assignment (_simple)(_target(10))(_sensitivity(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Behavioral 7 -1
  )
)
I 000045 55 1917          1625406411729 comp
(_unit VHDL (comparator 0 6 (comp 0 11 ))
  (_version v33)
  (_time 1625406411729 2021.07.04 16:46:51)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406411726)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal X ~std_logic_vector~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector~123 0 8 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal Y ~std_logic_vector~123 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal Z ~std_logic_vector~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp 3 -1
  )
)
V 000045 55 1917          1625406413335 comp
(_unit VHDL (comparator 0 6 (comp 0 11 ))
  (_version v33)
  (_time 1625406413334 2021.07.04 16:46:53)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406411726)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal X ~std_logic_vector~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector~123 0 8 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal Y ~std_logic_vector~123 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal Z ~std_logic_vector~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp 3 -1
  )
)
I 000051 55 1684          1625406788979 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625406788978 2021.07.04 16:53:08)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000045 55 774           1625410359189 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625410359188 2021.07.04 17:52:39)
  (_source (\./src/Poarta OR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410359187)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal B ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal C ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625410363104 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625410363104 2021.07.04 17:52:43)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
I 000045 55 702           1625410380558 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625410380557 2021.07.04 17:53:00)
  (_source (\./src/Poarta OR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410380553)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal B ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . flux 1 -1
  )
)
I 000050 55 1339          1625411505765 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625411505765 2021.07.04 18:11:45)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411473710)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(4)(3)(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000050 55 1339          1625411545466 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625411545465 2021.07.04 18:12:25)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411545463)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(3)(4)(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000050 55 1339          1625411579142 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625411579141 2021.07.04 18:12:59)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411545463)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(4)(3))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000050 55 1321          1625411953582 comp_arch
(_unit VHDL (comparator_1bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625411953582 2021.07.04 18:19:13)
  (_source (\./src/COMPARATOR1BIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__11(_architecture 1 0 11 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__12(_architecture 2 0 12 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000050 55 1343          1625412126522 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625412126521 2021.07.04 18:22:06)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000051 55 1883          1625412347359 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625412347358 2021.07.04 18:25:47)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(5)(5(0))(4)(3)(3(0)))(_sensitivity(2)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000045 55 1021          1625412675930 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625412675929 2021.07.04 18:31:15)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625412692921 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625412692920 2021.07.04 18:31:32)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000047 55 6579          1625412696308 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625412696307 2021.07.04 18:31:36)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410733473)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_bcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 6579          1625412873953 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625412873952 2021.07.04 18:34:33)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410733473)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_bcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 6579          1625412991241 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625412991240 2021.07.04 18:36:31)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410733473)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_bcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1339          1625413031130 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625413031130 2021.07.04 18:37:11)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411545463)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(4)(3)(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000050 55 1333          1625413114734 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625413114733 2021.07.04 18:38:34)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411545463)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (p1(_architecture 0 0 10 (_process (_simple)(_target(2)(3)(4))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000050 55 1346          1625413195126 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625413195126 2021.07.04 18:39:55)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411545463)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(4)(3)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000047 55 6579          1625413207418 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625413207417 2021.07.04 18:40:07)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410733473)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_bcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 6579          1625413229736 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625413229735 2021.07.04 18:40:29)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410733473)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_bcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 6579          1625413306699 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625413306698 2021.07.04 18:41:46)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410733473)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_bcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1346          1625413312216 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625413312216 2021.07.04 18:41:52)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411545463)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(4)(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000050 55 1346          1625413313618 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625413313617 2021.07.04 18:41:53)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411545463)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000050 55 1346          1625413314512 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625413314511 2021.07.04 18:41:54)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411545463)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(4)(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000045 55 1021          1625413316219 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625413316218 2021.07.04 18:41:56)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625413316286 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625413316285 2021.07.04 18:41:56)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625413316361 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625413316360 2021.07.04 18:41:56)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
I 000050 55 1346          1625413316432 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625413316431 2021.07.04 18:41:56)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411545463)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000044 55 1736          1625413316505 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625413316504 2021.07.04 18:41:56)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(3)(2))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000051 55 1883          1625413316581 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625413316581 2021.07.04 18:41:56)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3)(3(0))(4)(5)(5(0)))(_sensitivity(0)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1684          1625413316648 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625413316647 2021.07.04 18:41:56)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000050 55 1343          1625413316726 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625413316725 2021.07.04 18:41:56)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000047 55 6579          1625413316794 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625413316793 2021.07.04 18:41:56)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410733473)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_bcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1021          1625413319363 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625413319363 2021.07.04 18:41:59)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625413319424 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625413319423 2021.07.04 18:41:59)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625413319480 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625413319479 2021.07.04 18:41:59)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
I 000050 55 1346          1625413319544 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625413319543 2021.07.04 18:41:59)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411545463)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(4)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000044 55 1736          1625413319601 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625413319600 2021.07.04 18:41:59)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000051 55 1883          1625413319662 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625413319662 2021.07.04 18:41:59)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(5)(5(0))(4)(3)(3(0)))(_sensitivity(0)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1684          1625413319718 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625413319717 2021.07.04 18:41:59)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000050 55 1343          1625413319779 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625413319779 2021.07.04 18:41:59)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000047 55 6579          1625413319838 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625413319837 2021.07.04 18:41:59)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410733473)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_bcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1346          1625413475634 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625413475633 2021.07.04 18:44:35)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625413475632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000050 55 1346          1625413490397 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625413490397 2021.07.04 18:44:50)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625413475632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(4)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000047 55 6579          1625419584895 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625419584894 2021.07.04 20:26:24)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410733473)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_bcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 6579          1625425027731 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625425027730 2021.07.04 21:57:07)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410733473)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_bcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1960          1625428053509 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625428053509 2021.07.04 22:47:33)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(7)(0)(1)(4)(6)(8)(5)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
I 000051 55 1960          1625428057380 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625428057379 2021.07.04 22:47:37)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(0)(1)(5)(3)(2)(6)(8)(7)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
I 000051 55 1883          1625428062449 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625428062449 2021.07.04 22:47:42)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(5)(5(0))(3)(3(0))(4))(_sensitivity(1)(2)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2183          1625428169158 behavioral
(_unit VHDL (dmux1 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1625428169157 2021.07.04 22:49:29)
  (_source (\./src/DMUX 1_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428169152)
    (_use )
  )
  (_object
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2(0)))(_sensitivity(1)(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(2(1)))(_sensitivity(1)(0)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(2(2)))(_sensitivity(1)(0)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(2(3)))(_sensitivity(1)(0)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(2(4)))(_sensitivity(1)(0)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2(5)))(_sensitivity(1)(0)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(2(6)))(_sensitivity(1)(0)))))
      (line__21(_architecture 7 0 21 (_assignment (_simple)(_target(2(7)))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . behavioral 8 -1
  )
)
I 000047 55 6579          1625464050238 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625464050237 2021.07.05 08:47:30)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410733473)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_bcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_bcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 6846          1625464632385 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625464632384 2021.07.05 08:57:12)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 6846          1625466967467 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625466967466 2021.07.05 09:36:07)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 6846          1625466981717 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625466981716 2021.07.05 09:36:21)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1021          1625467023275 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467023275 2021.07.05 09:37:03)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625467023446 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467023446 2021.07.05 09:37:03)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625467023538 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625467023537 2021.07.05 09:37:03)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
I 000050 55 1346          1625467023619 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625467023618 2021.07.05 09:37:03)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625413475632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000044 55 1736          1625467023711 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625467023711 2021.07.05 09:37:03)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(3)(2))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000051 55 1883          1625467023818 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467023817 2021.07.05 09:37:03)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(4)(3)(3(0))(5)(5(0)))(_sensitivity(0)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1684          1625467023900 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625467023899 2021.07.05 09:37:03)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000050 55 1343          1625467023991 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625467023990 2021.07.05 09:37:03)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000051 55 1960          1625467024083 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625467024082 2021.07.05 09:37:04)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(0)(6)(2)(1)(4)(7)(8)(5)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
I 000051 55 2183          1625467024171 behavioral
(_unit VHDL (dmux1 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467024170 2021.07.05 09:37:04)
  (_source (\./src/DMUX 1_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428169152)
    (_use )
  )
  (_object
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2(0)))(_sensitivity(0)(1)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(2(1)))(_sensitivity(0)(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(2(2)))(_sensitivity(0)(1)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(2(3)))(_sensitivity(0)(1)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(2(4)))(_sensitivity(0)(1)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2(5)))(_sensitivity(0)(1)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(2(6)))(_sensitivity(0)(1)))))
      (line__21(_architecture 7 0 21 (_assignment (_simple)(_target(2(7)))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . behavioral 8 -1
  )
)
I 000047 55 6846          1625467024281 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467024280 2021.07.05 09:37:04)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1021          1625467030362 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467030361 2021.07.05 09:37:10)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625467030426 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467030426 2021.07.05 09:37:10)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625467030505 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625467030504 2021.07.05 09:37:10)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
I 000050 55 1346          1625467030574 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625467030573 2021.07.05 09:37:10)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625413475632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(4)(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000044 55 1736          1625467030655 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625467030654 2021.07.05 09:37:10)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(3)(2))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000051 55 1883          1625467030727 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467030726 2021.07.05 09:37:10)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3)(3(0))(4)(5)(5(0)))(_sensitivity(0)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1684          1625467030798 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625467030797 2021.07.05 09:37:10)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000050 55 1343          1625467030877 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625467030876 2021.07.05 09:37:10)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000051 55 1960          1625467030945 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625467030945 2021.07.05 09:37:10)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(5)(3)(0)(4)(6)(2)(7)(8)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
I 000051 55 2183          1625467031022 behavioral
(_unit VHDL (dmux1 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467031021 2021.07.05 09:37:11)
  (_source (\./src/DMUX 1_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428169152)
    (_use )
  )
  (_object
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2(0)))(_sensitivity(1)(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(2(1)))(_sensitivity(1)(0)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(2(2)))(_sensitivity(1)(0)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(2(3)))(_sensitivity(1)(0)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(2(4)))(_sensitivity(1)(0)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2(5)))(_sensitivity(1)(0)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(2(6)))(_sensitivity(1)(0)))))
      (line__21(_architecture 7 0 21 (_assignment (_simple)(_target(2(7)))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . behavioral 8 -1
  )
)
I 000047 55 6846          1625467031087 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467031086 2021.07.05 09:37:11)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 6846          1625467071114 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467071113 2021.07.05 09:37:51)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1346          1625467093056 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625467093055 2021.07.05 09:38:13)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625413475632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000047 55 5648          1625467182736 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467182735 2021.07.05 09:39:42)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1021          1625467192748 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467192747 2021.07.05 09:39:52)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625467192822 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467192821 2021.07.05 09:39:52)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625467192887 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625467192887 2021.07.05 09:39:52)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
I 000050 55 1346          1625467192973 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625467192972 2021.07.05 09:39:52)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625413475632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000044 55 1736          1625467193041 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625467193040 2021.07.05 09:39:53)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000051 55 1883          1625467193125 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467193124 2021.07.05 09:39:53)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3)(3(0))(4)(5)(5(0)))(_sensitivity(0)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1684          1625467193229 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625467193229 2021.07.05 09:39:53)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000050 55 1343          1625467193313 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625467193312 2021.07.05 09:39:53)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000051 55 1960          1625467193392 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625467193391 2021.07.05 09:39:53)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(4)(2)(7)(3)(0)(5)(6)(1)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
I 000051 55 2183          1625467193469 behavioral
(_unit VHDL (dmux1 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467193468 2021.07.05 09:39:53)
  (_source (\./src/DMUX 1_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428169152)
    (_use )
  )
  (_object
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2(0)))(_sensitivity(1)(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(2(1)))(_sensitivity(1)(0)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(2(2)))(_sensitivity(1)(0)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(2(3)))(_sensitivity(1)(0)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(2(4)))(_sensitivity(1)(0)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2(5)))(_sensitivity(1)(0)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(2(6)))(_sensitivity(1)(0)))))
      (line__21(_architecture 7 0 21 (_assignment (_simple)(_target(2(7)))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . behavioral 8 -1
  )
)
I 000047 55 5648          1625467193545 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467193544 2021.07.05 09:39:53)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 5802          1625467214113 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467214112 2021.07.05 09:40:14)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1021          1625467216696 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467216695 2021.07.05 09:40:16)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625467216761 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467216760 2021.07.05 09:40:16)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625467216836 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625467216835 2021.07.05 09:40:16)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
I 000050 55 1346          1625467216908 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625467216907 2021.07.05 09:40:16)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625413475632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000044 55 1736          1625467216986 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625467216986 2021.07.05 09:40:16)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000051 55 1883          1625467217050 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467217050 2021.07.05 09:40:17)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3)(3(0))(4)(5)(5(0)))(_sensitivity(0)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1684          1625467217126 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625467217125 2021.07.05 09:40:17)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000050 55 1343          1625467217194 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625467217194 2021.07.05 09:40:17)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000051 55 1960          1625467217265 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625467217264 2021.07.05 09:40:17)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(3)(5)(2)(4)(6)(7)(0)(8)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
I 000051 55 2183          1625467217359 behavioral
(_unit VHDL (dmux1 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467217359 2021.07.05 09:40:17)
  (_source (\./src/DMUX 1_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428169152)
    (_use )
  )
  (_object
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2(0)))(_sensitivity(0)(1)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(2(1)))(_sensitivity(0)(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(2(2)))(_sensitivity(0)(1)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(2(3)))(_sensitivity(0)(1)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(2(4)))(_sensitivity(0)(1)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2(5)))(_sensitivity(0)(1)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(2(6)))(_sensitivity(0)(1)))))
      (line__21(_architecture 7 0 21 (_assignment (_simple)(_target(2(7)))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . behavioral 8 -1
  )
)
I 000047 55 5802          1625467217437 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467217436 2021.07.05 09:40:17)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1021          1625467224005 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467224004 2021.07.05 09:40:24)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625467224079 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467224078 2021.07.05 09:40:24)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625467224155 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625467224154 2021.07.05 09:40:24)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
I 000050 55 1346          1625467224231 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625467224230 2021.07.05 09:40:24)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625413475632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(4)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000044 55 1736          1625467224307 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625467224306 2021.07.05 09:40:24)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000051 55 1883          1625467224373 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467224372 2021.07.05 09:40:24)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3)(3(0))(4)(5)(5(0)))(_sensitivity(0)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1684          1625467224450 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625467224448 2021.07.05 09:40:24)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000050 55 1343          1625467224515 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625467224514 2021.07.05 09:40:24)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000051 55 1960          1625467224593 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625467224593 2021.07.05 09:40:24)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(1)(2)(6)(7)(8)(3)(0)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
I 000051 55 2183          1625467224669 behavioral
(_unit VHDL (dmux1 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467224669 2021.07.05 09:40:24)
  (_source (\./src/DMUX 1_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428169152)
    (_use )
  )
  (_object
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2(0)))(_sensitivity(0)(1)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(2(1)))(_sensitivity(0)(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(2(2)))(_sensitivity(0)(1)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(2(3)))(_sensitivity(0)(1)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(2(4)))(_sensitivity(0)(1)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2(5)))(_sensitivity(0)(1)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(2(6)))(_sensitivity(0)(1)))))
      (line__21(_architecture 7 0 21 (_assignment (_simple)(_target(2(7)))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . behavioral 8 -1
  )
)
I 000047 55 5953          1625467224740 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467224739 2021.07.05 09:40:24)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1021          1625467253214 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467253213 2021.07.05 09:40:53)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625467253283 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467253282 2021.07.05 09:40:53)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625467253359 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625467253358 2021.07.05 09:40:53)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
I 000050 55 1346          1625467253433 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625467253432 2021.07.05 09:40:53)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625413475632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(3)(2)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000044 55 1736          1625467253513 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625467253512 2021.07.05 09:40:53)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000051 55 1883          1625467253584 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467253583 2021.07.05 09:40:53)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(4)(3)(3(0))(5)(5(0)))(_sensitivity(1)(2)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1684          1625467253658 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625467253657 2021.07.05 09:40:53)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000050 55 1343          1625467253737 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625467253736 2021.07.05 09:40:53)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000051 55 1960          1625467253808 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625467253807 2021.07.05 09:40:53)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(5)(7)(8)(6)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
I 000051 55 2183          1625467253886 behavioral
(_unit VHDL (dmux1 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467253885 2021.07.05 09:40:53)
  (_source (\./src/DMUX 1_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428169152)
    (_use )
  )
  (_object
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2(0)))(_sensitivity(1)(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(2(1)))(_sensitivity(1)(0)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(2(2)))(_sensitivity(1)(0)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(2(3)))(_sensitivity(1)(0)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(2(4)))(_sensitivity(1)(0)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2(5)))(_sensitivity(1)(0)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(2(6)))(_sensitivity(1)(0)))))
      (line__21(_architecture 7 0 21 (_assignment (_simple)(_target(2(7)))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . behavioral 8 -1
  )
)
I 000047 55 5953          1625467253952 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467253951 2021.07.05 09:40:53)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1021          1625467302788 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467302787 2021.07.05 09:41:42)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625467302860 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467302859 2021.07.05 09:41:42)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625467302941 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625467302940 2021.07.05 09:41:42)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
I 000050 55 1346          1625467303010 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625467303009 2021.07.05 09:41:43)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625413475632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000044 55 1736          1625467303088 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625467303088 2021.07.05 09:41:43)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(3)(2))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000051 55 1883          1625467303153 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467303152 2021.07.05 09:41:43)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(4)(3)(3(0))(5)(5(0)))(_sensitivity(1)(0)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1684          1625467303229 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625467303228 2021.07.05 09:41:43)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000050 55 1343          1625467303303 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625467303303 2021.07.05 09:41:43)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000051 55 1960          1625467303381 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625467303380 2021.07.05 09:41:43)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(5)(2)(0)(3)(4)(1)(6)(8)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
I 000051 55 2183          1625467303459 behavioral
(_unit VHDL (dmux1 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467303458 2021.07.05 09:41:43)
  (_source (\./src/DMUX 1_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428169152)
    (_use )
  )
  (_object
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2(0)))(_sensitivity(1)(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(2(1)))(_sensitivity(1)(0)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(2(2)))(_sensitivity(1)(0)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(2(3)))(_sensitivity(1)(0)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(2(4)))(_sensitivity(1)(0)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2(5)))(_sensitivity(1)(0)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(2(6)))(_sensitivity(1)(0)))))
      (line__21(_architecture 7 0 21 (_assignment (_simple)(_target(2(7)))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . behavioral 8 -1
  )
)
I 000047 55 5648          1625467303531 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467303530 2021.07.05 09:41:43)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1021          1625467320855 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467320855 2021.07.05 09:42:00)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625467320933 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467320932 2021.07.05 09:42:00)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625467321000 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625467320999 2021.07.05 09:42:00)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
V 000050 55 1346          1625467321093 comp_arch
(_unit VHDL (comparator_8bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625467321093 2021.07.05 09:42:01)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625413475632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(4)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000044 55 1736          1625467321157 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625467321157 2021.07.05 09:42:01)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(3)(2))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000051 55 1883          1625467321237 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467321237 2021.07.05 09:42:01)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(4)(3)(3(0))(5)(5(0)))(_sensitivity(0)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1684          1625467321304 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625467321304 2021.07.05 09:42:01)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000050 55 1343          1625467321377 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625467321376 2021.07.05 09:42:01)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000051 55 1960          1625467321451 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625467321450 2021.07.05 09:42:01)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(1)(0)(4)(2)(5)(6)(7)(8)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
I 000051 55 2183          1625467321523 behavioral
(_unit VHDL (dmux1 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467321523 2021.07.05 09:42:01)
  (_source (\./src/DMUX 1_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428169152)
    (_use )
  )
  (_object
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2(0)))(_sensitivity(0)(1)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(2(1)))(_sensitivity(0)(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(2(2)))(_sensitivity(0)(1)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(2(3)))(_sensitivity(0)(1)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(2(4)))(_sensitivity(0)(1)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2(5)))(_sensitivity(0)(1)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(2(6)))(_sensitivity(0)(1)))))
      (line__21(_architecture 7 0 21 (_assignment (_simple)(_target(2(7)))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . behavioral 8 -1
  )
)
I 000047 55 5802          1625467321610 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467321609 2021.07.05 09:42:01)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1021          1625467411314 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467411313 2021.07.05 09:43:31)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625467411379 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467411378 2021.07.05 09:43:31)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625467411453 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625467411452 2021.07.05 09:43:31)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
I 000050 55 1345          1625467411526 comp_arch
(_unit VHDL (comparator_bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625467411525 2021.07.05 09:43:31)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625467411522)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000044 55 1736          1625467411618 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625467411618 2021.07.05 09:43:31)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(3)(2))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000051 55 1883          1625467411707 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467411706 2021.07.05 09:43:31)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3)(3(0))(4)(5)(5(0)))(_sensitivity(0)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1684          1625467411784 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625467411783 2021.07.05 09:43:31)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000050 55 1343          1625467411869 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625467411868 2021.07.05 09:43:31)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000051 55 1960          1625467411957 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625467411957 2021.07.05 09:43:31)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(5)(7)(3)(6)(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
I 000051 55 2183          1625467412046 behavioral
(_unit VHDL (dmux1 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467412045 2021.07.05 09:43:32)
  (_source (\./src/DMUX 1_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428169152)
    (_use )
  )
  (_object
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2(0)))(_sensitivity(0)(1)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(2(1)))(_sensitivity(0)(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(2(2)))(_sensitivity(0)(1)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(2(3)))(_sensitivity(0)(1)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(2(4)))(_sensitivity(0)(1)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2(5)))(_sensitivity(0)(1)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(2(6)))(_sensitivity(0)(1)))))
      (line__21(_architecture 7 0 21 (_assignment (_simple)(_target(2(7)))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . behavioral 8 -1
  )
)
I 000047 55 5806          1625467412161 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467412161 2021.07.05 09:43:32)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator_bit)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1021          1625467451571 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467451570 2021.07.05 09:44:11)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 936           1625467451638 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467451637 2021.07.05 09:44:11)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000049 55 948           1625467451716 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625467451715 2021.07.05 09:44:11)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
I 000050 55 1345          1625467451798 comp_arch
(_unit VHDL (comparator_bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625467451797 2021.07.05 09:44:11)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625467411522)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
I 000044 55 1736          1625467451881 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625467451881 2021.07.05 09:44:11)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
I 000051 55 1883          1625467451969 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467451969 2021.07.05 09:44:11)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal c ~std_logic_vector{6~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(5)(5(0))(3)(3(0))(4))(_sensitivity(0)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1684          1625467452052 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625467452052 2021.07.05 09:44:12)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000050 55 1343          1625467452136 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625467452135 2021.07.05 09:44:12)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
I 000051 55 1960          1625467452221 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625467452221 2021.07.05 09:44:12)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)(0)(2)(4)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
I 000051 55 2183          1625467452296 behavioral
(_unit VHDL (dmux1 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467452296 2021.07.05 09:44:12)
  (_source (\./src/DMUX 1_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428169152)
    (_use )
  )
  (_object
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2(0)))(_sensitivity(0)(1)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(2(1)))(_sensitivity(0)(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(2(2)))(_sensitivity(0)(1)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(2(3)))(_sensitivity(0)(1)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(2(4)))(_sensitivity(0)(1)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2(5)))(_sensitivity(0)(1)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(2(6)))(_sensitivity(0)(1)))))
      (line__21(_architecture 7 0 21 (_assignment (_simple)(_target(2(7)))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . behavioral 8 -1
  )
)
I 000047 55 6870          1625467452399 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467452398 2021.07.05 09:44:12)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator_bit)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator_bit)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator_bit)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator_bit)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator_bit)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator_bit)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000045 55 1021          1625467584869 flux
(_unit VHDL (or3 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467584868 2021.07.05 09:46:24)
  (_source (\./src/PoartaOR3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412675927)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
V 000045 55 936           1625467584938 flux
(_unit VHDL (or2 0 3 (flux 0 8 ))
  (_version v33)
  (_time 1625467584938 2021.07.05 09:46:24)
  (_source (\./src/PoartaOR2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412692917)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
V 000049 55 948           1625467585012 andLogic
(_unit VHDL (and2 0 3 (andlogic 0 11 ))
  (_version v33)
  (_time 1625467585011 2021.07.05 09:46:25)
  (_source (\./src/Poarta AND2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625410363102)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . andLogic 1 -1
  )
)
V 000050 55 1345          1625467585093 comp_arch
(_unit VHDL (comparator_bit 0 3 (comp_arch 0 8 ))
  (_version v33)
  (_time 1625467585092 2021.07.05 09:46:25)
  (_source (\./src/COMPARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625467411522)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal A ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{0~to~7}~122 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(4)(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comp_arch 1 -1
  )
)
V 000044 55 1736          1625467585165 rtl
(_unit VHDL (numarator 0 5 (rtl 0 14 ))
  (_version v33)
  (_time 1625467585164 2021.07.05 09:46:25)
  (_source (\./src/NUMARATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625403565257)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)(4)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . rtl 2 -1
  )
)
V 000051 55 1883          1625467585236 Behavioral
(_unit VHDL (addierer 0 4 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467585235 2021.07.05 09:46:25)
  (_source (\./src/SUMATOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625412347355)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal s ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal c ~std_logic_vector{7~downto~0}~13 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(5)(5(0))(3)(3(0))(4))(_sensitivity(1)(2)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)(5)
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 1684          1625467585300 Behavioral
(_unit VHDL (bcd_7segment 0 4 (behavioral 0 10 ))
  (_version v33)
  (_time 1625467585300 2021.07.05 09:46:25)
  (_source (\./src/BCD7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625406788976)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal BCDin ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Seven_Segment ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out (_string \"0000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 2 3 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000050 55 1343          1625467585373 comp_arch
(_unit VHDL (comparator_1bit 1 3 (comp_arch 1 8 ))
  (_version v33)
  (_time 1625467585372 2021.07.05 09:46:25)
  (_source (\./src/COMPARATOR1BIT.vhd\(\./src/comp1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625411953577)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 1 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__11(_architecture 1 1 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__12(_architecture 2 1 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comp_arch 3 -1
  )
)
V 000051 55 1960          1625467585440 BEHAVIORAL
(_unit VHDL (mux8_1 0 5 (behavioral 0 13 ))
  (_version v33)
  (_time 1625467585439 2021.07.05 09:46:25)
  (_source (\./src/MUX 8_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428053507)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal G ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MUX_OUT ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(1)(2)(4)(6)(7)(3)(8)(5)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . BEHAVIORAL 1 -1
  )
)
V 000051 55 2183          1625467585514 behavioral
(_unit VHDL (dmux1 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1625467585513 2021.07.05 09:46:25)
  (_source (\./src/DMUX 1_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625428169152)
    (_use )
  )
  (_object
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2(0)))(_sensitivity(1)(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(2(1)))(_sensitivity(1)(0)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(2(2)))(_sensitivity(1)(0)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(2(3)))(_sensitivity(1)(0)))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(2(4)))(_sensitivity(1)(0)))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(2(5)))(_sensitivity(1)(0)))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(2(6)))(_sensitivity(1)(0)))))
      (line__21(_architecture 7 0 21 (_assignment (_simple)(_target(2(7)))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . behavioral 8 -1
  )
)
V 000047 55 6870          1625467585579 struct
(_unit VHDL (automat 0 4 (struct 0 10 ))
  (_version v33)
  (_time 1625467585578 2021.07.05 09:46:25)
  (_source (\./src/Automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1625464632382)
    (_use )
  )
  (_instantiation counter1 0 16 (_entity . numarator)
    (_port
      ((cout)(ex_luna))
      ((enable)(in_luna))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter2 0 17 (_entity . numarator)
    (_port
      ((cout)(ex_zi))
      ((enable)(in_zi))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter3 0 18 (_entity . numarator)
    (_port
      ((cout)(ex_ora))
      ((enable)(in_ora))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter4 0 19 (_entity . numarator)
    (_port
      ((cout)(ex_minut))
      ((enable)(in_minut))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation counter5 0 20 (_entity . numarator)
    (_port
      ((cout)(ex_grade))
      ((enable)(in_grade))
      ((clk)(clk))
      ((reset)((i 2)))
    )
  )
  (_instantiation comp6 0 21 (_entity . comparator_bit)
    (_port
      ((A)(ex_minut))
      ((B)(_string \"00111011"\))
      ((Y)(exc6))
    )
  )
  (_instantiation comp2 0 22 (_entity . comparator_bit)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00000000"\))
      ((Y)(exc2))
    )
  )
  (_instantiation comp3 0 23 (_entity . comparator_bit)
    (_port
      ((A)(ex_zi))
      ((B)(_string \"00011110"\))
      ((Y)(exc3))
    )
  )
  (_instantiation comp5 0 24 (_entity . comparator_bit)
    (_port
      ((A)(ex_ora))
      ((B)(_string \"00100011"\))
      ((Y)(exc5))
    )
  )
  (_instantiation comp_7 0 25 (_entity . comparator_1bit)
    (_port
      ((A)((i 3)))
      ((B)(exA2_2))
      ((Y)(exc7))
    )
  )
  (_instantiation comp1 0 26 (_entity . comparator_bit)
    (_port
      ((A)(_string \"00000000"\))
      ((B)(ex_luna))
      ((Y)(exc1))
    )
  )
  (_instantiation comp8 0 27 (_entity . comparator_bit)
    (_port
      ((A)(ex_sum))
      ((B)(_string \"01010010"\))
      ((Y)(exc8))
    )
  )
  (_instantiation comp4 0 28 (_entity . comparator_1bit)
    (_port
      ((A)(exA2_1))
      ((B)((i 3)))
      ((Y)(exc4))
    )
  )
  (_instantiation sumator 0 29 (_entity . addierer)
    (_port
      ((a)(ex_ora))
      ((b)(ex_minut))
      ((cin)((i 2)))
      ((s)(ex_sum))
    )
  )
  (_instantiation AND2_2 0 30 (_entity . and2)
    (_port
      ((A)(exc5))
      ((B)(exc6))
      ((Y)(exA2_2))
    )
  )
  (_instantiation AND2_1 0 31 (_entity . and2)
    (_port
      ((A)(exc8))
      ((B)(exc3))
      ((Y)(exA2_1))
    )
  )
  (_instantiation OR3_1 0 32 (_entity . or3)
    (_port
      ((A)(exc4))
      ((B)(luna))
      ((C)(exc1))
      ((Y)(in_luna))
    )
  )
  (_instantiation OR3_2 0 33 (_entity . or3)
    (_port
      ((A)(exc2))
      ((B)(zi))
      ((C)(exc7))
      ((Y)(in_zi))
    )
  )
  (_instantiation OR2 0 34 (_entity . or2)
    (_port
      ((A)(ora))
      ((B)(exc6))
      ((Y)(in_ora))
    )
  )
  (_object
    (_port (_internal in_grade ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal in_minut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal luna ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal zi ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ora ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ex_dcd1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd6 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd7 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ex_dcd8 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal ex_grade ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_minut ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_sum ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_ora ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_luna ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ex_zi ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal exc6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal comp7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exA2_1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_luna ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_ora ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal in_zi ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal exc3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
