// Seed: 2354876414
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    output logic id_7,
    output wire id_8,
    input id_9
);
  assign id_8[1] = id_4;
endmodule
