// Seed: 2271838956
module module_0;
  initial begin : LABEL_0
    if (1) id_1 <= id_1;
    else begin : LABEL_0
      begin : LABEL_0
        id_2 <= (id_2);
      end
    end
  end
  wire id_4;
  wire id_5, id_6, id_7, id_8, id_9 = 1 % 1, id_10;
  assign id_7 = id_8;
  assign id_8 = 1;
endmodule
module module_1;
  tri1 id_1;
  always
    if (id_1) begin : LABEL_0
      id_2 = id_2;
    end else id_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = 1'h0;
endmodule
program module_2 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply0 id_3
);
  assign id_5 = -1;
  module_0 modCall_1 ();
  wire id_6;
  supply1 id_7 = -1, id_8, id_9;
endmodule
