// SPDX-License-Identifier: GPL-2.0
#define pr_fmt(fmt) "pkvm: " fmt

#include <linux/kernel.h>
#include <linux/module.h>
#include <asm/pkvm_image.h>
#include "vmx.h"

static int __init early_pkvm_parse_cmdline(char *buf)
{
	return kstrtobool(buf, &enable_pkvm);
}
early_param("kvm-intel.pkvm", early_pkvm_parse_cmdline);

static struct vmcs_config host_vmcs_config;
static DEFINE_PER_CPU(struct vmcs *, pkvm_vmxarea);

struct pkvm_deprivilege_param {
	struct pkvm_hyp *pkvm;
	int ret;
};

u64 pkvm_total_reserve_pages(void)
{
	return pkvm_vmx_data_pages();
}

static __init void pkvm_setup_syms(void)
{
	/*
	 * The pkvm hypervisor has defined the same symbol page_offset_base
	 * and phys_base with the linux kernel. Initialize with the same value
	 * used by the linux kernel before deprivilege. With this, the pkvm
	 * hypervisor code can use __va and __pa to translate between VA and PA.
	 */
#ifdef CONFIG_DYNAMIC_MEMORY_LAYOUT
	pkvm_sym(page_offset_base) = page_offset_base;
#endif
	pkvm_sym(phys_base) = phys_base;
}

static __init int pkvm_setup_host_vmcs_config(void)
{
	struct vmcs_config *vmcs_config = &host_vmcs_config;
	struct vmx_capability *vmx_cap = &pkvm_sym(vmx_capability);
	struct vmcs_config_setting setting = {
		.cpu_based_vm_exec_ctrl_req =
			CPU_BASED_USE_MSR_BITMAPS |
			CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
		.cpu_based_vm_exec_ctrl_opt = 0,
		.secondary_vm_exec_ctrl_req =
			SECONDARY_EXEC_ENABLE_EPT,
		.secondary_vm_exec_ctrl_opt =
			SECONDARY_EXEC_ENABLE_VPID |
			SECONDARY_EXEC_ENABLE_INVPCID |
			SECONDARY_EXEC_ENABLE_XSAVES |
			SECONDARY_EXEC_ENABLE_RDTSCP |
			SECONDARY_EXEC_ENABLE_USR_WAIT_PAUSE,
		.tertiary_vm_exec_ctrl_opt = 0,
		.pin_based_vm_exec_ctrl_req = 0,
		.pin_based_vm_exec_ctrl_opt = 0,
		.vmexit_ctrl_req =
			VM_EXIT_HOST_ADDR_SPACE_SIZE |
			VM_EXIT_LOAD_IA32_PAT |
			VM_EXIT_LOAD_IA32_EFER |
			VM_EXIT_SAVE_IA32_PAT |
			VM_EXIT_SAVE_IA32_EFER |
			VM_EXIT_SAVE_DEBUG_CONTROLS,
		.vmexit_ctrl_opt = 0,
		.vmentry_ctrl_req =
			VM_ENTRY_LOAD_DEBUG_CONTROLS |
			VM_ENTRY_IA32E_MODE |
			VM_ENTRY_LOAD_IA32_EFER |
			VM_ENTRY_LOAD_IA32_PAT,
		.vmentry_ctrl_opt = 0,
	};

	if (setup_vmcs_config_common(vmcs_config, vmx_cap, &setting))
		return -EINVAL;

	pr_info("pin_based_exec_ctrl 0x%x\n", vmcs_config->pin_based_exec_ctrl);
	pr_info("cpu_based_exec_ctrl 0x%x\n", vmcs_config->cpu_based_exec_ctrl);
	pr_info("cpu_based_2nd_exec_ctrl 0x%x\n", vmcs_config->cpu_based_2nd_exec_ctrl);
	pr_info("vmexit_ctrl 0x%x\n", vmcs_config->vmexit_ctrl);
	pr_info("vmentry_ctrl 0x%x\n", vmcs_config->vmentry_ctrl);

	return 0;
}

static __init int pkvm_setup_host_vm(struct pkvm_hyp *pkvm)
{
	struct kvm_vmx *kvmx = pkvm_sym(pkvm_early_alloc_contig)(PKVM_HOST_KVM_VMX_PAGES);

	if (!kvmx) {
		pr_err("no kvm_vmx memory\n");
		return -ENOMEM;
	}

	/*
	 * Only a few fields in the kvm structure will be used, e.g.,
	 * hlt_in_guest for exception injection code to clear hlt state.
	 * As HLT instruction will be passthrough to the host VM, set
	 * hlt_in_guest as true. As the mwait/pause/cstate will also be
	 * passthrough, initialized them as well to reflect the fact.
	 */
	kvmx->kvm.arch.mwait_in_guest = true;
	kvmx->kvm.arch.hlt_in_guest = true;
	kvmx->kvm.arch.pause_in_guest = true;
	kvmx->kvm.arch.cstate_in_guest = true;

	pkvm->host_kvm = &kvmx->kvm;

	return 0;
}

static struct vmcs *pkvm_alloc_vmcs(void)
{
	struct vmcs *vmcs = pkvm_sym(pkvm_early_alloc_page)();

	if (!vmcs)
		return NULL;

	if (!PAGE_ALIGNED(__pa(vmcs)))
		return NULL;

	vmcs->hdr.revision_id = vmx_basic_vmcs_revision_id(host_vmcs_config.basic);
	return vmcs;
}

static __init int pkvm_alloc_vmxarea(int cpu)
{
	struct vmcs *vmcs = pkvm_alloc_vmcs();

	if (!vmcs)
		return -ENOMEM;

	per_cpu(pkvm_vmxarea, cpu) = vmcs;
	return 0;
}

static __init int pkvm_setup_pcpu(struct pkvm_hyp *pkvm, int cpu)
{
	struct pkvm_pcpu *pcpu;
	int ret;

	if (cpu >= CONFIG_NR_CPUS) {
		pr_err("setup_pcpu: invalid CPU number %d\n", cpu);
		return -EINVAL;
	}

	pcpu = pkvm_sym(pkvm_early_alloc_contig)(PKVM_PCPU_PAGES);
	if (!pcpu) {
		pr_err("no pcpu memory for CPU%d\n", cpu);
		return -ENOMEM;
	}

	pkvm->pcpus[cpu] = pcpu;

	ret = pkvm_alloc_vmxarea(cpu);
	if (ret)
		pr_err("alloc vmxarea for CPU%d failed with ret %d\n", cpu, ret);

	return 0;
}

static __init int pkvm_setup_host_vcpu(struct pkvm_hyp *pkvm, int cpu)
{
	struct vcpu_vmx *vmx;

	if (cpu >= CONFIG_NR_CPUS) {
		pr_err("setup_host_vcpu: invalid CPU number %d\n", cpu);
		return -EINVAL;
	}

	vmx = pkvm_sym(pkvm_early_alloc_contig)(PKVM_HOST_VCPU_VMX_PAGES);
	if (!vmx) {
		pr_err("no host vcpu memory for CPU%d\n", cpu);
		return -ENOMEM;
	}

	vmx->vmcs01.vmcs = pkvm_alloc_vmcs();
	if (!vmx->vmcs01.vmcs) {
		pr_err("no vmcs page for CPU%d\n", cpu);
		return -ENOMEM;
	}

	vmx->vmcs01.msr_bitmap = pkvm_sym(pkvm_early_alloc_page)();
	if (!vmx->vmcs01.msr_bitmap) {
		pr_err("no msr_bitmap page for CPU%d\n", cpu);
		return -ENOMEM;
	}

	vmx->vcpu.cpu = cpu;
	vmx->vcpu.kvm = pkvm->host_kvm;
	pkvm->host_vcpus[cpu] = &vmx->vcpu;

	return 0;
}

static __init int pkvm_setup_per_cpu(struct pkvm_hyp *pkvm, int cpu)
{
	unsigned int nr_pages;
	void *per_cpu_base;

	if (cpu >= CONFIG_NR_CPUS) {
		pr_err("setup_percpu: invalid CPU number %d\n", cpu);
		return -EINVAL;
	}

	nr_pages = pkvm_sym(pkvm_per_cpu_nr_pages)();
	if (!nr_pages)
		return 0;

	per_cpu_base = pkvm_sym(pkvm_early_alloc_contig)(nr_pages);
	if (!per_cpu_base || pkvm_sym(pkvm_setup_per_cpu)(cpu, __pa(per_cpu_base))) {
		pr_err("no percpu page for CPU%d\n", cpu);
		return -ENOMEM;
	}

	return 0;
}

static inline u32 get_ar(u16 sel)
{
	u32 access_rights;

	if (sel == 0) {
		access_rights = 0x10000;
	} else {
		asm ("lar %%ax, %%rax\n"
				: "=a"(access_rights) : "a"(sel));
		access_rights = access_rights >> 8;
		access_rights = access_rights & 0xf0ff;
	}

	return access_rights;
}

#define init_guestsegment(seg, SEG, base, limit)		\
	do  {							\
		u16 sel;					\
		u32 ar;						\
								\
		savesegment(seg, sel);				\
		ar = get_ar(sel);				\
		vmcs_write16(GUEST_##SEG##_SELECTOR, sel);	\
		vmcs_write32(GUEST_##SEG##_AR_BYTES, ar);	\
		vmcs_writel(GUEST_##SEG##_BASE, base);		\
		vmcs_write32(GUEST_##SEG##_LIMIT, limit);	\
	} while (0)

static __init void init_guest_state_area_from_native(void)
{
	int cpu = smp_processor_id();
	struct desc_ptr dt;
	unsigned long msrl;
	u16 ldtr;

	/* Initialize CR registers */
	vmcs_writel(GUEST_CR0, read_cr0() & ~X86_CR0_TS);
	vmcs_writel(GUEST_CR3, __read_cr3());
	vmcs_writel(GUEST_CR4, __read_cr4());

	/* Initialize cs/ss/ds/es */
	init_guestsegment(cs, CS, 0x0, 0xffffffff);
	init_guestsegment(ss, SS, 0x0, 0xffffffff);
	init_guestsegment(ds, DS, 0x0, 0xffffffff);
	init_guestsegment(es, ES, 0x0, 0xffffffff);

	/* Initialize fs/gs */
	rdmsrl(MSR_FS_BASE, msrl);
	init_guestsegment(fs, FS, msrl, 0xffffffff);
	rdmsrl(MSR_GS_BASE, msrl);
	init_guestsegment(gs, GS, msrl, 0xffffffff);

	/* Initialize GDTR */
	native_store_gdt(&dt);
	vmcs_writel(GUEST_GDTR_BASE, dt.address);
	vmcs_write32(GUEST_GDTR_LIMIT, dt.size);

	/* Initialize TR */
	vmcs_write16(GUEST_TR_SELECTOR, GDT_ENTRY_TSS*8);
	vmcs_write32(GUEST_TR_AR_BYTES, get_ar(GDT_ENTRY_TSS*8));
	vmcs_writel(GUEST_TR_BASE, (unsigned long)&get_cpu_entry_area(cpu)->tss.x86_tss);
	vmcs_write32(GUEST_TR_LIMIT, __KERNEL_TSS_LIMIT);

	/* Initialize LDTR */
	store_ldt(ldtr);
	vmcs_write16(GUEST_LDTR_SELECTOR, ldtr);
	vmcs_write32(GUEST_LDTR_AR_BYTES, 0x10000);
	vmcs_writel(GUEST_LDTR_BASE, 0x0);
	vmcs_write32(GUEST_LDTR_LIMIT, 0xffffffff);

	/* Initialize IDTR */
	store_idt(&dt);
	vmcs_writel(GUEST_IDTR_BASE, dt.address);
	vmcs_write32(GUEST_IDTR_LIMIT, dt.size);

	/* Set MSRs */
	vmcs_write64(GUEST_IA32_DEBUGCTL, 0);

	rdmsrl(MSR_IA32_SYSENTER_CS, msrl);
	vmcs_write32(GUEST_SYSENTER_CS, (u32)msrl);

	rdmsrl(MSR_IA32_SYSENTER_ESP, msrl);
	vmcs_writel(GUEST_SYSENTER_ESP, msrl);

	rdmsrl(MSR_IA32_SYSENTER_EIP, msrl);
	vmcs_writel(GUEST_SYSENTER_EIP, msrl);

	rdmsrl(MSR_EFER, msrl);
	vmcs_write64(GUEST_IA32_EFER, msrl);

	rdmsrl(MSR_IA32_CR_PAT, msrl);
	vmcs_write64(GUEST_IA32_PAT, msrl);
}

static __init void init_guest_state_area(void)
{
	init_guest_state_area_from_native();

	/*Guest non register state*/
	vmcs_write32(GUEST_ACTIVITY_STATE, GUEST_ACTIVITY_ACTIVE);
	vmcs_write32(GUEST_INTERRUPTIBILITY_INFO, 0);
	vmcs_writel(GUEST_PENDING_DBG_EXCEPTIONS, 0);
	vmcs_write64(VMCS_LINK_POINTER, -1ull);
}

static __init void init_host_state_area(struct vcpu_vmx *vmx, struct pkvm_hyp *pkvm)
{
	int cpu = smp_processor_id();
	unsigned long host_rsp, msrl;
	struct desc_ptr dt;
	u16 selector;

	vmcs_writel(HOST_CR0, read_cr0() & ~X86_CR0_TS);
	/* Use host cr3 until the pkvm hypervisor created its own MMU */
	vmcs_writel(HOST_CR3, __read_cr3());
	vmcs_writel(HOST_CR4, __read_cr4());

	/*
	 * FIXME: Use the linux host environments for the pkvm hypervisor as
	 * a temp solution before the isolation is fully functional.
	 */
	savesegment(cs, selector);
	vmcs_write16(HOST_CS_SELECTOR, selector);
	savesegment(ss, selector);
	vmcs_write16(HOST_SS_SELECTOR, selector);
	savesegment(ds, selector);
	vmcs_write16(HOST_DS_SELECTOR, selector);
	savesegment(es, selector);
	vmcs_write16(HOST_ES_SELECTOR, selector);
	savesegment(fs, selector);
	vmcs_write16(HOST_FS_SELECTOR, selector);
	vmcs_writel(HOST_FS_BASE, 0);
	savesegment(gs, selector);
	vmcs_write16(HOST_GS_SELECTOR, 0);
	vmcs_writel(HOST_GS_BASE, pkvm_sym(pkvm_per_cpu_offset)(cpu));

	vmcs_write16(HOST_TR_SELECTOR, GDT_ENTRY_TSS*8);
	vmcs_writel(HOST_TR_BASE, (unsigned long)&get_cpu_entry_area(cpu)->tss.x86_tss);

	native_store_gdt(&dt);
	vmcs_writel(HOST_GDTR_BASE, dt.address);

	store_idt(&dt);
	vmcs_writel(HOST_IDTR_BASE, dt.address);

	rdmsrl(MSR_IA32_SYSENTER_CS, msrl);
	vmcs_write32(HOST_IA32_SYSENTER_CS, (u32)msrl);

	rdmsrl(MSR_IA32_SYSENTER_ESP, msrl);
	vmcs_writel(HOST_IA32_SYSENTER_ESP, msrl);

	rdmsrl(MSR_IA32_SYSENTER_EIP, msrl);
	vmcs_writel(HOST_IA32_SYSENTER_EIP, msrl);

	rdmsrl(MSR_EFER, msrl);
	vmcs_write64(HOST_IA32_EFER, msrl);

	rdmsrl(MSR_IA32_CR_PAT, msrl);
	vmcs_write64(HOST_IA32_PAT, msrl);

	/*
	 * [pcpu->stack, pcpu->stack + PKVM_STACK_SIZE) is per cpu stack.
	 * It is used as stack when the pcpu enters pKVM, i.e. HOST stack from
	 * VMX point of view.
	 *
	 * Within the top of stack, a small region starting from stack_resv
	 * is reserved  to store private paremeters,
	 *
	 * ------------ Stack layout ----------
	 * stack_top:
	 * stack_resv + 8:	struct vcpu_vmx *vmx
	 * stack_resv + 0:	pointer to vcpu->arch.regs
	 * stack_resv:		(stack_top - PKVM_STACK_TOP_RESV) = VMCS.HOST_RSP for PCPU
	 *			.........
	 *			.........
	 * stack_bottom:
	 */
	host_rsp = get_host_stack_top(pkvm->pcpus[cpu]) - PKVM_STACK_TOP_RESV;

	vmcs_writel(HOST_RSP, host_rsp);
	*((struct vcpu_vmx **) (host_rsp + 8)) = vmx;
	*((unsigned long **) host_rsp) = vmx->vcpu.arch.regs;

	vmcs_writel(HOST_RIP, (unsigned long)pkvm_sym(pkvm_host_vmexit_entry));
}

static __init void init_execution_control(struct vcpu_vmx *vmx)
{
	pin_controls_set(vmx, host_vmcs_config.pin_based_exec_ctrl);

	/*
	 * CR3 LOAD/STORE EXITING are always read as 1 from the
	 * MSR_IA32_VMX_PROCBASED_CTLS. Clear these two bits as the CR3 will be
	 * passthrough to the host VM.
	 */
	exec_controls_set(vmx, host_vmcs_config.cpu_based_exec_ctrl &
			       ~(CPU_BASED_CR3_LOAD_EXITING |
				 CPU_BASED_CR3_STORE_EXITING));

	/* Disable EPT/VPID first, enable after EPT pgtable created */
	secondary_exec_controls_set(vmx, host_vmcs_config.cpu_based_2nd_exec_ctrl &
					 ~(SECONDARY_EXEC_ENABLE_EPT |
					   SECONDARY_EXEC_ENABLE_VPID));
	/*
	 * Shadow VMCS will not be used as the VMCS will be exposed via PV-based
	 * method.
	 */
	vmcs_write64(VMCS_LINK_POINTER, INVALID_GPA);

	/* Host VM owns cr3 */
	vmcs_write32(CR3_TARGET_COUNT, 0);

	/* Host VM handles exceptions directly */
	vmcs_write32(EXCEPTION_BITMAP, 0);

	vmcs_write64(MSR_BITMAP, __pa(vmx->vmcs01.msr_bitmap));

	/*
	 * Host VM owns cr0 and cr4 except VMXE bit.
	 * Does not care about IA32_VMX_CRx_FIXED0/1 setting, so if host VM
	 * modifies cr0/cr4 conflicting with FIXED0/1, just let #GP happen.
	 * For example, as pKVM does not enable unrestricted guest feature,
	 * cr0.PE/PG must keep as 1 in host VM.
	 */
	vmcs_writel(CR0_GUEST_HOST_MASK, 0);
	vmcs_writel(CR4_GUEST_HOST_MASK, X86_CR4_VMXE);

	/*
	 * Set the VMXE bit in CR4_READ_SHADOW so that the host VM will see the
	 * consistent values between "native" cr4 and its cached cpu_tlbstate.cr4
	 * (which is set when turns on VMX via kvm_vcpu_vmxon).
	 */
	vmcs_writel(CR4_READ_SHADOW, X86_CR4_VMXE);
}

static __init void init_vmexit_control(struct vcpu_vmx *vmx)
{
	vm_exit_controls_set(vmx, host_vmcs_config.vmexit_ctrl);
	vmcs_write32(VM_EXIT_MSR_STORE_COUNT, 0);
}

static __init void init_vmentry_control(struct vcpu_vmx *vmx)
{
	vm_entry_controls_set(vmx, host_vmcs_config.vmentry_ctrl);
	vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, 0);
	vmcs_write32(VM_ENTRY_MSR_LOAD_COUNT, 0);
	vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, 0);
}

static __init int pkvm_host_init_vmx(struct vcpu_vmx *vmx, struct pkvm_hyp *pkvm)
{
	vmx->loaded_vmcs = &vmx->vmcs01;
	vmcs_load(vmx->loaded_vmcs->vmcs);

	init_guest_state_area();
	init_host_state_area(vmx, pkvm);
	init_execution_control(vmx);
	init_vmexit_control(vmx);
	init_vmentry_control(vmx);

	return 0;
}

static noinline int local_deprivilege_cpu(void)
{
	int ret;

	asm volatile(
		"pushfq\n"
		"popq %%rax\n"
		"movq %3, %%rdx\n"
		"vmwrite %%rax, %%rdx\n"
		"movq %%rsp, %%rax\n"
		"movq %4, %%rdx\n"
		"vmwrite %%rax, %%rdx\n"
		"movq $host_vm_entry_point, %%rax\n"
		"movq %1, %%rdx\n"
		"vmwrite %%rax, %%rdx\n"
		"movl $0, %0\n"
		"vmlaunch\n"
		/* vmlaunch failed */
		"movl %2, %0\n"
		/* successfully deprivileged */
		"host_vm_entry_point: nop\n"
		: "=m"(ret)
		: "i"(GUEST_RIP), "i"(-EINVAL), "i"(GUEST_RFLAGS), "i"(GUEST_RSP)
		: "rax", "rdx", "memory");

	return ret;
}

static __init void pkvm_host_deprivilege_cpu(void *data)
{
	struct pkvm_deprivilege_param *p = data;
	int cpu = smp_processor_id(), ret;
	struct kvm_vcpu *vcpu;

	if (!p || !p->pkvm)
		return;

	vcpu = p->pkvm->host_vcpus[cpu];

	ret = kvm_cpu_vmxon(__pa(this_cpu_read(pkvm_vmxarea)));
	if (ret) {
		pr_err("CPU%d vmxon failed, ret %d\n", cpu, ret);
		goto done;
	}

	ret = pkvm_host_init_vmx(to_vmx(vcpu), p->pkvm);
	if (ret) {
		pr_err("CPU%d init vmx failed, ret %d\n", cpu, ret);
		goto vmxoff;
	}

	ret = local_deprivilege_cpu();
	if (ret) {
		pr_err("CPU%d deprivilege failed, ret %d\n", cpu, ret);
		goto vmxoff;
	}

	vcpu->mode = IN_GUEST_MODE;
	pr_info("CPU%d in guest mode\n", cpu);
	return;
vmxoff:
	kvm_cpu_vmxoff();
done:
	p->ret = ret;
}

/*
 * Used in root mode to deprivilege CPUs
 */
static __init int pkvm_host_deprivilege_cpus(struct pkvm_hyp *pkvm)
{
	struct pkvm_deprivilege_param p = {
		.pkvm = pkvm,
		.ret = 0,
	};
	int cpu, ret = 0;

	for_each_possible_cpu(cpu) {
		ret = smp_call_function_single(cpu, pkvm_host_deprivilege_cpu, &p, 1);
		if (ret || p.ret) {
			pr_err("Failed to deprivilege CPU%d: smp_call %d, deprivilege: %d\n",
			       cpu, ret, p.ret);
			break;
		}
	}

	return ret ? ret : p.ret;
}

int __init vmx_pkvm_init(void)
{
	unsigned long nr_pages;
	struct pkvm_hyp *pkvm;
	int ret, cpu;

	if (!enable_pkvm)
		return 0;

	if (!pkvm_mem_base) {
		pr_err("required memory not reserved\n");
		ret = -ENOMEM;
		goto out;
	}

	nr_pages = pkvm_vmx_data_pages();
	pkvm_sym(pkvm_early_alloc_init)(__va(pkvm_mem_base), nr_pages << PAGE_SHIFT);

	pkvm = pkvm_sym(pkvm_early_alloc_contig)(PKVM_HYP_PAGES);
	if (!pkvm) {
		pr_err("cannot alloc pkvm_hyp\n");
		ret = -ENOMEM;
		goto out;
	}

	pkvm_setup_syms();

	ret = pkvm_setup_host_vmcs_config();
	if (ret) {
		pr_err("setup host vmcs config failed\n");
		goto out;
	}

	ret = pkvm_setup_host_vm(pkvm);
	if (ret)
		goto out;

	pkvm->num_cpus = num_possible_cpus();

	for_each_possible_cpu(cpu) {
		ret = pkvm_setup_pcpu(pkvm, cpu);
		if (ret)
			goto out;
		ret = pkvm_setup_host_vcpu(pkvm, cpu);
		if (ret)
			goto out;
		ret = pkvm_setup_per_cpu(pkvm, cpu);
		if (ret)
			goto out;
	}

	ret = pkvm_host_deprivilege_cpus(pkvm);
	if (ret) {
		/* TODO: Re-privilege the deprivileged CPUs */
		goto out;
	}

	pr_info("All cpus are in guest mode!\n");
	/*
	 * TODO: Return -EFAULT to abort KVM init if the host has been
	 * successfully deprivileged to prevent the host using vmx
	 * instructions which are not supported by the pkvm hypervisor
	 * until the pvVMCS is added.
	 */
	return -EFAULT;
out:
	/*
	 * As the reserved memory at the pkvm_mem_base will not be
	 * released back to the host, no need to de-initialize or
	 * free for the early_alloc.
	 */
	enable_pkvm = false;
	return ret;
}

MODULE_LICENSE("GPL");
