// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _k2c_dense_3_HH_
#define _k2c_dense_3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "k2c_dot.h"
#include "k2c_affine_matmul.h"
#include "sample0_fadd_32nscud.h"
#include "sample0_fcmp_32nslbW.h"
#include "sample0_mul_64s_6bkb.h"

namespace ap_rtl {

struct k2c_dense_3 : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > output_array_address0;
    sc_out< sc_logic > output_array_ce0;
    sc_out< sc_logic > output_array_we0;
    sc_out< sc_lv<32> > output_array_d0;
    sc_in< sc_lv<32> > output_array_q0;
    sc_out< sc_lv<14> > output_array_address1;
    sc_out< sc_logic > output_array_ce1;
    sc_out< sc_logic > output_array_we1;
    sc_out< sc_lv<32> > output_array_d1;
    sc_in< sc_lv<32> > output_array_q1;
    sc_out< sc_lv<14> > input_array_address0;
    sc_out< sc_logic > input_array_ce0;
    sc_in< sc_lv<32> > input_array_q0;
    sc_in< sc_lv<64> > input_ndim_read;
    sc_in< sc_lv<64> > input_numel_read;
    sc_out< sc_lv<3> > input_shape_address0;
    sc_out< sc_logic > input_shape_ce0;
    sc_in< sc_lv<64> > input_shape_q0;
    sc_out< sc_lv<14> > kernel_array_address0;
    sc_out< sc_logic > kernel_array_ce0;
    sc_in< sc_lv<32> > kernel_array_q0;
    sc_out< sc_lv<3> > kernel_shape_address0;
    sc_out< sc_logic > kernel_shape_ce0;
    sc_in< sc_lv<64> > kernel_shape_q0;
    sc_out< sc_lv<14> > bias_array_address0;
    sc_out< sc_logic > bias_array_ce0;
    sc_in< sc_lv<32> > bias_array_q0;
    sc_out< sc_lv<12> > fwork_address0;
    sc_out< sc_logic > fwork_ce0;
    sc_out< sc_logic > fwork_we0;
    sc_out< sc_lv<32> > fwork_d0;
    sc_in< sc_lv<32> > fwork_q0;
    sc_out< sc_lv<12> > fwork_address1;
    sc_out< sc_logic > fwork_ce1;
    sc_in< sc_lv<32> > fwork_q1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    k2c_dense_3(sc_module_name name);
    SC_HAS_PROCESS(k2c_dense_3);

    ~k2c_dense_3();

    sc_trace_file* mVcdFile;

    k2c_dot* grp_k2c_dot_fu_219;
    k2c_affine_matmul* grp_k2c_affine_matmul_fu_240;
    sample0_fadd_32nscud<1,9,32,32,32>* sample0_fadd_32nscud_U57;
    sample0_fcmp_32nslbW<1,2,32,32,1>* sample0_fcmp_32nslbW_U58;
    sample0_mul_64s_6bkb<1,6,64,64,64>* sample0_mul_64s_6bkb_U59;
    sc_signal< sc_lv<27> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > i2_reg_196;
    sc_signal< sc_lv<64> > i_reg_207;
    sc_signal< sc_lv<32> > reg_265;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > tmp_fu_272_p2;
    sc_signal< sc_lv<64> > tmp_26_fu_278_p2;
    sc_signal< sc_lv<64> > tmp_26_reg_471;
    sc_signal< sc_lv<1> > icmp_fu_295_p2;
    sc_signal< sc_lv<1> > icmp_reg_476;
    sc_signal< sc_lv<1> > tmp_i_fu_301_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > j_fu_318_p2;
    sc_signal< sc_lv<8> > j_reg_498;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > exitcond_i_fu_312_p2;
    sc_signal< sc_lv<8> > tmp_i_43_fu_324_p2;
    sc_signal< sc_lv<8> > tmp_i_43_reg_508;
    sc_signal< sc_lv<8> > i_28_fu_330_p2;
    sc_signal< sc_lv<32> > bias_array_load_reg_518;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<14> > output_array_addr_2_reg_523;
    sc_signal< sc_lv<32> > grp_fu_256_p2;
    sc_signal< sc_lv<32> > tmp_43_i_reg_528;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<1> > exitcond9_fu_340_p2;
    sc_signal< sc_lv<8> > i_65_fu_346_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<14> > output_array_addr_reg_542;
    sc_signal< sc_lv<14> > output_array_addr_reg_542_pp0_iter1_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_542_pp0_iter2_reg;
    sc_signal< sc_lv<14> > output_array_addr_reg_542_pp0_iter3_reg;
    sc_signal< sc_lv<1> > notlhs_fu_375_p2;
    sc_signal< sc_lv<1> > notlhs_reg_548;
    sc_signal< sc_lv<1> > notlhs_reg_548_pp0_iter3_reg;
    sc_signal< sc_lv<1> > notrhs_fu_381_p2;
    sc_signal< sc_lv<1> > notrhs_reg_553;
    sc_signal< sc_lv<1> > notrhs_reg_553_pp0_iter3_reg;
    sc_signal< sc_lv<1> > grp_fu_260_p2;
    sc_signal< sc_lv<1> > tmp_15_reg_558;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<64> > outrows1_fu_396_p3;
    sc_signal< sc_lv<64> > outrows1_reg_566;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<64> > outcols_reg_572;
    sc_signal< sc_lv<64> > innerdim_reg_583;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<64> > grp_fu_403_p2;
    sc_signal< sc_lv<64> > tmp_s_reg_588;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<1> > exitcond1_fu_407_p2;
    sc_signal< sc_lv<64> > i_64_fu_412_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<14> > output_array_addr_1_reg_602;
    sc_signal< sc_lv<14> > output_array_addr_1_reg_602_pp1_iter1_reg;
    sc_signal< sc_lv<14> > output_array_addr_1_reg_602_pp1_iter2_reg;
    sc_signal< sc_lv<14> > output_array_addr_1_reg_602_pp1_iter3_reg;
    sc_signal< sc_lv<1> > notlhs4_fu_436_p2;
    sc_signal< sc_lv<1> > notlhs4_reg_608;
    sc_signal< sc_lv<1> > notlhs4_reg_608_pp1_iter3_reg;
    sc_signal< sc_lv<1> > notrhs5_fu_442_p2;
    sc_signal< sc_lv<1> > notrhs5_reg_613;
    sc_signal< sc_lv<1> > notrhs5_reg_613_pp1_iter3_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_618;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state30;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_ap_start;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_ap_done;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_ap_idle;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_ap_ready;
    sc_signal< sc_lv<14> > grp_k2c_dot_fu_219_C_array_address0;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_C_array_ce0;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_C_array_we0;
    sc_signal< sc_lv<32> > grp_k2c_dot_fu_219_C_array_d0;
    sc_signal< sc_lv<14> > grp_k2c_dot_fu_219_A_array_address0;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_A_array_ce0;
    sc_signal< sc_lv<3> > grp_k2c_dot_fu_219_A_shape_address0;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_A_shape_ce0;
    sc_signal< sc_lv<14> > grp_k2c_dot_fu_219_B_array_address0;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_B_array_ce0;
    sc_signal< sc_lv<3> > grp_k2c_dot_fu_219_B_shape_address0;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_B_shape_ce0;
    sc_signal< sc_lv<12> > grp_k2c_dot_fu_219_fwork_address0;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_fwork_ce0;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_fwork_we0;
    sc_signal< sc_lv<32> > grp_k2c_dot_fu_219_fwork_d0;
    sc_signal< sc_lv<12> > grp_k2c_dot_fu_219_fwork_address1;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_fwork_ce1;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_240_ap_start;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_240_ap_done;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_240_ap_idle;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_240_ap_ready;
    sc_signal< sc_lv<14> > grp_k2c_affine_matmul_fu_240_C_address0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_240_C_ce0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_240_C_we0;
    sc_signal< sc_lv<32> > grp_k2c_affine_matmul_fu_240_C_d0;
    sc_signal< sc_lv<14> > grp_k2c_affine_matmul_fu_240_A_address0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_240_A_ce0;
    sc_signal< sc_lv<14> > grp_k2c_affine_matmul_fu_240_B_address0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_240_B_ce0;
    sc_signal< sc_lv<14> > grp_k2c_affine_matmul_fu_240_d_address0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_240_d_ce0;
    sc_signal< sc_lv<8> > i_i_reg_173;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > j_i_reg_185;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_k2c_dot_fu_219_ap_start_reg;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_240_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<64> > j_i_cast2_fu_307_p1;
    sc_signal< sc_lv<64> > tmp_i_cast_fu_336_p1;
    sc_signal< sc_lv<64> > i2_cast1_fu_352_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > tmp_16_fu_391_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_452_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<63> > tmp_67_fu_285_p4;
    sc_signal< sc_lv<32> > output_array_load_to_fu_357_p1;
    sc_signal< sc_lv<8> > tmp_12_fu_361_p4;
    sc_signal< sc_lv<23> > tmp_69_fu_371_p1;
    sc_signal< sc_lv<1> > tmp_14_fu_387_p2;
    sc_signal< sc_lv<32> > output_array_load_1_s_fu_418_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_422_p4;
    sc_signal< sc_lv<23> > tmp_68_fu_432_p1;
    sc_signal< sc_lv<1> > tmp_7_fu_448_p2;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp1_stage0_00001;
    sc_signal< sc_logic > grp_fu_403_ce;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<27> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_ST_fsm_state1;
    static const sc_lv<27> ap_ST_fsm_state2;
    static const sc_lv<27> ap_ST_fsm_state3;
    static const sc_lv<27> ap_ST_fsm_state4;
    static const sc_lv<27> ap_ST_fsm_state5;
    static const sc_lv<27> ap_ST_fsm_state6;
    static const sc_lv<27> ap_ST_fsm_state7;
    static const sc_lv<27> ap_ST_fsm_state8;
    static const sc_lv<27> ap_ST_fsm_state9;
    static const sc_lv<27> ap_ST_fsm_state10;
    static const sc_lv<27> ap_ST_fsm_state11;
    static const sc_lv<27> ap_ST_fsm_state12;
    static const sc_lv<27> ap_ST_fsm_state13;
    static const sc_lv<27> ap_ST_fsm_state14;
    static const sc_lv<27> ap_ST_fsm_state15;
    static const sc_lv<27> ap_ST_fsm_state16;
    static const sc_lv<27> ap_ST_fsm_pp0_stage0;
    static const sc_lv<27> ap_ST_fsm_state22;
    static const sc_lv<27> ap_ST_fsm_state23;
    static const sc_lv<27> ap_ST_fsm_state24;
    static const sc_lv<27> ap_ST_fsm_state25;
    static const sc_lv<27> ap_ST_fsm_state26;
    static const sc_lv<27> ap_ST_fsm_state27;
    static const sc_lv<27> ap_ST_fsm_state28;
    static const sc_lv<27> ap_ST_fsm_state29;
    static const sc_lv<27> ap_ST_fsm_pp1_stage0;
    static const sc_lv<27> ap_ST_fsm_state35;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1A;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_00001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state17_pp0_stage0_iter0();
    void thread_ap_block_state18_pp0_stage0_iter1();
    void thread_ap_block_state19_pp0_stage0_iter2();
    void thread_ap_block_state20_pp0_stage0_iter3();
    void thread_ap_block_state21_pp0_stage0_iter4();
    void thread_ap_block_state30_pp1_stage0_iter0();
    void thread_ap_block_state31_pp1_stage0_iter1();
    void thread_ap_block_state32_pp1_stage0_iter2();
    void thread_ap_block_state33_pp1_stage0_iter3();
    void thread_ap_block_state34_pp1_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state17();
    void thread_ap_condition_pp1_exit_iter0_state30();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_ready();
    void thread_bias_array_address0();
    void thread_bias_array_ce0();
    void thread_exitcond1_fu_407_p2();
    void thread_exitcond9_fu_340_p2();
    void thread_exitcond_i_fu_312_p2();
    void thread_fwork_address0();
    void thread_fwork_address1();
    void thread_fwork_ce0();
    void thread_fwork_ce1();
    void thread_fwork_d0();
    void thread_fwork_we0();
    void thread_grp_fu_403_ce();
    void thread_grp_k2c_affine_matmul_fu_240_ap_start();
    void thread_grp_k2c_dot_fu_219_ap_start();
    void thread_i2_cast1_fu_352_p1();
    void thread_i_28_fu_330_p2();
    void thread_i_64_fu_412_p2();
    void thread_i_65_fu_346_p2();
    void thread_icmp_fu_295_p2();
    void thread_input_array_address0();
    void thread_input_array_ce0();
    void thread_input_shape_address0();
    void thread_input_shape_ce0();
    void thread_j_fu_318_p2();
    void thread_j_i_cast2_fu_307_p1();
    void thread_kernel_array_address0();
    void thread_kernel_array_ce0();
    void thread_kernel_shape_address0();
    void thread_kernel_shape_ce0();
    void thread_notlhs4_fu_436_p2();
    void thread_notlhs_fu_375_p2();
    void thread_notrhs5_fu_442_p2();
    void thread_notrhs_fu_381_p2();
    void thread_output_array_address0();
    void thread_output_array_address1();
    void thread_output_array_ce0();
    void thread_output_array_ce1();
    void thread_output_array_d0();
    void thread_output_array_d1();
    void thread_output_array_load_1_s_fu_418_p1();
    void thread_output_array_load_to_fu_357_p1();
    void thread_output_array_we0();
    void thread_output_array_we1();
    void thread_outrows1_fu_396_p3();
    void thread_tmp_11_fu_452_p2();
    void thread_tmp_12_fu_361_p4();
    void thread_tmp_14_fu_387_p2();
    void thread_tmp_16_fu_391_p2();
    void thread_tmp_26_fu_278_p2();
    void thread_tmp_5_fu_422_p4();
    void thread_tmp_67_fu_285_p4();
    void thread_tmp_68_fu_432_p1();
    void thread_tmp_69_fu_371_p1();
    void thread_tmp_7_fu_448_p2();
    void thread_tmp_fu_272_p2();
    void thread_tmp_i_43_fu_324_p2();
    void thread_tmp_i_cast_fu_336_p1();
    void thread_tmp_i_fu_301_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
