/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [13:0] _02_;
  reg [24:0] _03_;
  wire [7:0] _04_;
  reg [6:0] _05_;
  wire [11:0] _06_;
  reg [4:0] _07_;
  wire [3:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [50:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [32:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [20:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [16:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [28:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [6:0] celloutsig_0_63z;
  wire [20:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [22:0] celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [19:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = ~(celloutsig_0_31z | celloutsig_0_6z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z | celloutsig_0_4z);
  assign celloutsig_0_2z = ~(1'h0 | celloutsig_0_0z);
  assign celloutsig_0_45z = ~celloutsig_0_22z[7];
  assign celloutsig_0_49z = ~celloutsig_0_13z[2];
  assign celloutsig_0_34z = ~celloutsig_0_16z;
  assign celloutsig_0_37z = celloutsig_0_18z[1] ^ celloutsig_0_11z;
  assign celloutsig_0_4z = celloutsig_0_3z ^ celloutsig_0_2z;
  assign celloutsig_0_61z = celloutsig_0_6z ^ celloutsig_0_18z[1];
  assign celloutsig_0_68z = celloutsig_0_39z[0] ^ celloutsig_0_56z;
  assign celloutsig_1_11z = celloutsig_1_0z ^ celloutsig_1_8z;
  assign celloutsig_0_25z = celloutsig_0_2z ^ celloutsig_0_23z;
  assign celloutsig_0_26z = celloutsig_0_17z[1] ^ celloutsig_0_11z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _02_ <= 14'h0000;
    else _02_ <= { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_33z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _03_ <= 25'h0000000;
    else _03_ <= { celloutsig_0_19z[27:6], celloutsig_0_20z, celloutsig_0_40z, celloutsig_0_4z };
  reg [7:0] _24_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _24_ <= 8'h00;
    else _24_ <= in_data[169:162];
  assign { _04_[7:3], _00_, _04_[1:0] } = _24_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 7'h00;
    else _05_ <= in_data[176:170];
  reg [11:0] _26_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _26_ <= 12'h000;
    else _26_ <= { in_data[118:115], celloutsig_1_5z, _05_ };
  assign { _06_[11:5], _01_, _06_[3:0] } = _26_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _07_ <= 5'h00;
    else _07_ <= celloutsig_0_5z[20:16];
  reg [3:0] _28_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _28_ <= 4'h0;
    else _28_ <= { celloutsig_0_12z[28:26], celloutsig_0_16z };
  assign { _08_[3], celloutsig_0_40z, _08_[1:0] } = _28_;
  assign celloutsig_1_18z = { celloutsig_1_12z[2:1], _05_ } / { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_0_11z = { in_data[70:62], _07_ } === { celloutsig_0_5z[14:9], _07_, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_5z[13:5], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_9z } === celloutsig_0_12z[49:36];
  assign celloutsig_0_56z = { _03_[3:1], _07_, celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_44z, celloutsig_0_40z, celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_22z, 1'h0, celloutsig_0_53z, celloutsig_0_39z, celloutsig_0_37z, celloutsig_0_9z, celloutsig_0_16z } >= { celloutsig_0_19z[27:3], celloutsig_0_3z, celloutsig_0_52z, celloutsig_0_35z, celloutsig_0_4z, celloutsig_0_21z[4:1], 1'h1, celloutsig_0_39z };
  assign celloutsig_1_3z = in_data[162:148] >= { in_data[127:114], celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_5z[13:9] >= { celloutsig_0_5z[12:10], 1'h0, celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } && celloutsig_0_5z[24:17];
  assign celloutsig_0_23z = { celloutsig_0_19z[29:22], celloutsig_0_11z } && { celloutsig_0_22z[7:0], celloutsig_0_2z };
  assign celloutsig_0_44z = { celloutsig_0_12z[13:10], celloutsig_0_40z, celloutsig_0_31z, celloutsig_0_0z } < celloutsig_0_42z[8:2];
  assign celloutsig_0_51z = { celloutsig_0_8z, _03_, celloutsig_0_15z, celloutsig_0_27z } < { _02_[12:5], celloutsig_0_8z, celloutsig_0_40z, 1'h1, celloutsig_0_46z, celloutsig_0_40z, celloutsig_0_39z, 1'h1, _07_, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_1_8z = { in_data[101:98], celloutsig_1_5z } < { _04_[6:3], _00_ };
  assign celloutsig_0_27z = { _07_, celloutsig_0_20z } < { celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_13z, 1'h0 };
  assign celloutsig_0_35z = { celloutsig_0_18z, celloutsig_0_34z } % { 1'h1, celloutsig_0_22z[8:5] };
  assign celloutsig_0_63z = { celloutsig_0_17z[1:0], celloutsig_0_15z } % { 1'h1, _07_[1:0], _08_[3], celloutsig_0_40z, _08_[1:0] };
  assign celloutsig_0_67z = { celloutsig_0_32z[14:8], celloutsig_0_63z, celloutsig_0_50z, celloutsig_0_60z, celloutsig_0_51z, celloutsig_0_61z, celloutsig_0_54z, celloutsig_0_45z, celloutsig_0_16z } % { 1'h1, celloutsig_0_19z[6:4], celloutsig_0_42z };
  assign celloutsig_1_10z = _05_[4:1] % { 1'h1, celloutsig_1_9z[1:0], 1'h0 };
  assign celloutsig_0_13z = { _07_[3:2], celloutsig_0_9z } % { 1'h1, celloutsig_0_12z[44:43] };
  assign celloutsig_0_19z = in_data[95:63] % { 1'h1, in_data[72:42], celloutsig_0_3z };
  assign celloutsig_0_39z = - { celloutsig_0_23z, celloutsig_0_13z };
  assign celloutsig_0_5z = - { in_data[80:53], celloutsig_0_2z };
  assign celloutsig_1_7z = - { in_data[178:174], _04_[7:3], _00_, _04_[1:0], _05_ };
  assign celloutsig_1_19z = - { celloutsig_1_7z[6:4], celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_15z[16:9], 1'h1, celloutsig_1_15z[7:0], celloutsig_1_8z };
  assign celloutsig_0_12z = - { in_data[56:10], celloutsig_0_6z, celloutsig_0_2z, 1'h0, celloutsig_0_6z };
  assign celloutsig_0_22z = - { in_data[13:7], celloutsig_0_0z, celloutsig_0_21z[4:1], 1'h1, celloutsig_0_16z };
  assign celloutsig_0_30z = - in_data[15:8];
  assign celloutsig_0_15z = ~ { _07_[3:0], celloutsig_0_4z };
  assign celloutsig_0_50z = | { celloutsig_0_42z[10:5], celloutsig_0_49z, celloutsig_0_9z, celloutsig_0_45z };
  assign celloutsig_0_52z = | { celloutsig_0_19z[26:17], celloutsig_0_16z, celloutsig_0_37z, celloutsig_0_14z, celloutsig_0_37z };
  assign celloutsig_0_60z = | _07_;
  assign celloutsig_0_3z = | { in_data[48:31], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_53z = celloutsig_0_50z & celloutsig_0_31z;
  assign celloutsig_0_20z = celloutsig_0_14z & celloutsig_0_0z;
  assign celloutsig_0_0z = | in_data[25:7];
  assign celloutsig_1_0z = | in_data[153:151];
  assign celloutsig_1_5z = | { celloutsig_1_3z, _05_, in_data[153:151] };
  assign celloutsig_1_17z = | { celloutsig_1_10z[2], celloutsig_1_9z };
  assign celloutsig_0_16z = | { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_33z = | { celloutsig_0_40z, _08_[3], _08_[1:0], _07_[3] };
  assign celloutsig_0_42z = { celloutsig_0_32z[15:4], 2'h0, celloutsig_0_8z, celloutsig_0_27z, 1'h1 } >> { celloutsig_0_12z[43:38], 1'h0, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_46z = { _07_[2], celloutsig_0_31z, celloutsig_0_34z } >> { celloutsig_0_14z, celloutsig_0_45z, celloutsig_0_34z };
  assign celloutsig_1_9z = { _06_[7:5], _01_, _06_[3] } >> { _05_[2:0], celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_18z = { 1'h1, celloutsig_0_17z[1:0], celloutsig_0_0z } >> _07_[3:0];
  assign celloutsig_1_12z = { in_data[134:127], celloutsig_1_3z } >>> { _04_[1], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_13z = { celloutsig_1_12z[1], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_8z } >>> _06_[10:5];
  assign celloutsig_0_24z = ~((celloutsig_0_3z & celloutsig_0_12z[20]) | (celloutsig_0_11z & celloutsig_0_15z[4]));
  assign celloutsig_0_31z = ~((_08_[1] & celloutsig_0_23z) | (celloutsig_0_5z[15] & celloutsig_0_20z));
  assign celloutsig_0_17z[1:0] = ~ { celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_21z[4:1] = ~ celloutsig_0_18z;
  assign { celloutsig_1_15z[9], celloutsig_1_15z[7:0], celloutsig_1_15z[10], celloutsig_1_15z[16:11] } = ~ { celloutsig_1_3z, _04_[7:3], _00_, _04_[1:0], celloutsig_1_0z, in_data[156:151] };
  assign { celloutsig_0_32z[19:17], celloutsig_0_32z[15:7], celloutsig_0_32z[20], celloutsig_0_32z[5:4], celloutsig_0_32z[0], celloutsig_0_32z[1], celloutsig_0_32z[6] } = { celloutsig_0_31z, celloutsig_0_30z[7:6], celloutsig_0_30z[4:0], _08_[3], celloutsig_0_40z, _08_[1:0], celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_0z } & { celloutsig_0_30z[3], celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_17z[1:0], celloutsig_0_30z[7:1], celloutsig_0_30z[4], celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_17z[0], celloutsig_0_30z[0] };
  assign _04_[2] = _00_;
  assign _06_[4] = _01_;
  assign _08_[2] = celloutsig_0_40z;
  assign celloutsig_0_17z[2] = 1'h1;
  assign celloutsig_0_21z[0] = 1'h1;
  assign { celloutsig_0_32z[16], celloutsig_0_32z[3:2] } = { celloutsig_0_30z[5], 2'h0 };
  assign celloutsig_1_15z[8] = 1'h1;
  assign { out_data[136:128], out_data[118:96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
