// Seed: 3961812005
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_6 = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    inout tri1 id_2,
    output supply1 id_3
);
  assign id_0 = id_2;
  wire id_5 = 1;
  wire id_6 = id_6, id_7;
  module_0(
      id_5, id_6, id_7, id_5, id_6
  );
  wire id_8;
  assign id_2 = id_1;
endmodule
