INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jun  9 17:36:29 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fmul_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.909ns  (required time - arrival time)
  Source:                 operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_c2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            operator/RoundingAdder/Cin_1_c3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 2.137ns (54.182%)  route 1.807ns (45.818%))
  Logic Levels:           24  (CARRY4=20 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 4.677 - 3.333 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          1.652     1.652    operator/SignificandMultiplication/bitheapFinalAdd_bh7/clk
    SLICE_X13Y95         FDRE                                         r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_c2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.269     1.921 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_c2_reg[4]/Q
                         net (fo=2, routed)           0.470     2.391    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_c2[4]
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     2.731 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.731    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_19_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.791 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     2.791    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_27_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.851 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.851    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_20_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.911 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.911    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_11_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.971 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_16/CO[3]
                         net (fo=1, routed)           0.001     2.972    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_16_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.032 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.032    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_6_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.092 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.092    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.152 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.152    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[6]_i_2_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.212 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.212    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[10]_i_2_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.272 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.272    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[14]_i_2_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.332 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.332    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[18]_i_2_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.392 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.392    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[22]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.452 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.452    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[26]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.512 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.512    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[30]_i_2_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.572 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.572    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[34]_i_2_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.632 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.632    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[38]_i_2_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.692 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.692    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[42]_i_2_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.752 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.752    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[46]_i_2_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.812 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.812    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3_reg[50]_i_2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     3.949 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_reg_i_3/O[2]
                         net (fo=57, routed)          0.505     4.454    operator/SignificandMultiplication/bitheapFinalAdd_bh7/sigProd_c2__0[105]
    SLICE_X13Y110        LUT3 (Prop_lut3_I1_O)        0.152     4.606 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c3[0]_i_1/O
                         net (fo=2, routed)           0.405     5.012    operator/SignificandMultiplication/bitheapFinalAdd_bh7/D[0]
    SLICE_X14Y104        LUT5 (Prop_lut5_I0_O)        0.053     5.065 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_i_10/O
                         net (fo=1, routed)           0.136     5.201    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_i_10_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I0_O)        0.053     5.254 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_i_4/O
                         net (fo=1, routed)           0.290     5.543    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_i_4_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I3_O)        0.053     5.596 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/Cin_1_c3_i_1/O
                         net (fo=1, routed)           0.000     5.596    operator/RoundingAdder/Cin
    SLICE_X13Y104        FDRE                                         r  operator/RoundingAdder/Cin_1_c3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=512, unset)          1.344     4.677    operator/RoundingAdder/clk
    SLICE_X13Y104        FDRE                                         r  operator/RoundingAdder/Cin_1_c3_reg/C
                         clock pessimism              0.010     4.687    
                         clock uncertainty           -0.035     4.652    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)        0.035     4.687    operator/RoundingAdder/Cin_1_c3_reg
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                 -0.909    





Clock Frequency: 300 MHz
Clock Period: 3.33333333333333333333 ns
Worst Negative Slack (WNS): -0.909 ns
