###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        53295   # Number of WRITE/WRITEP commands
num_reads_done                 =       565640   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       444018   # Number of read row buffer hits
num_read_cmds                  =       565641   # Number of READ/READP commands
num_writes_done                =        53296   # Number of read requests issued
num_write_row_hits             =        26962   # Number of write row buffer hits
num_act_cmds                   =       148501   # Number of ACT commands
num_pre_cmds                   =       148470   # Number of PRE commands
num_ondemand_pres              =       125305   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9298982   # Cyles of rank active rank.0
rank_active_cycles.1           =      8933590   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       701018   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1066410   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       576483   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6410   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2414   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3742   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2729   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          802   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          807   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1352   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2579   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1965   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19655   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           21   # Write cmd latency (cycles)
write_latency[40-59]           =           30   # Write cmd latency (cycles)
write_latency[60-79]           =          129   # Write cmd latency (cycles)
write_latency[80-99]           =          258   # Write cmd latency (cycles)
write_latency[100-119]         =          418   # Write cmd latency (cycles)
write_latency[120-139]         =          722   # Write cmd latency (cycles)
write_latency[140-159]         =          913   # Write cmd latency (cycles)
write_latency[160-179]         =         1217   # Write cmd latency (cycles)
write_latency[180-199]         =         1642   # Write cmd latency (cycles)
write_latency[200-]            =        47945   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       235664   # Read request latency (cycles)
read_latency[40-59]            =        76919   # Read request latency (cycles)
read_latency[60-79]            =        80735   # Read request latency (cycles)
read_latency[80-99]            =        32541   # Read request latency (cycles)
read_latency[100-119]          =        24354   # Read request latency (cycles)
read_latency[120-139]          =        20255   # Read request latency (cycles)
read_latency[140-159]          =        12741   # Read request latency (cycles)
read_latency[160-179]          =         9489   # Read request latency (cycles)
read_latency[180-199]          =         7575   # Read request latency (cycles)
read_latency[200-]             =        65366   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.66049e+08   # Write energy
read_energy                    =  2.28066e+09   # Read energy
act_energy                     =  4.06299e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.36489e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.11877e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80256e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.57456e+09   # Active standby energy rank.1
average_read_latency           =      103.313   # Average read request latency (cycles)
average_interarrival           =      16.1566   # Average request interarrival latency (cycles)
total_energy                   =  1.58832e+10   # Total energy (pJ)
average_power                  =      1588.32   # Average power (mW)
average_bandwidth              =      5.28159   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        52988   # Number of WRITE/WRITEP commands
num_reads_done                 =       597441   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       462368   # Number of read row buffer hits
num_read_cmds                  =       597438   # Number of READ/READP commands
num_writes_done                =        52994   # Number of read requests issued
num_write_row_hits             =        28415   # Number of write row buffer hits
num_act_cmds                   =       160362   # Number of ACT commands
num_pre_cmds                   =       160333   # Number of PRE commands
num_ondemand_pres              =       137327   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9073595   # Cyles of rank active rank.0
rank_active_cycles.1           =      9044337   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       926405   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       955663   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       608788   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5870   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2333   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3750   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2686   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          767   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          765   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1379   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2631   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1916   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19551   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           16   # Write cmd latency (cycles)
write_latency[40-59]           =           35   # Write cmd latency (cycles)
write_latency[60-79]           =           98   # Write cmd latency (cycles)
write_latency[80-99]           =          243   # Write cmd latency (cycles)
write_latency[100-119]         =          399   # Write cmd latency (cycles)
write_latency[120-139]         =          654   # Write cmd latency (cycles)
write_latency[140-159]         =          889   # Write cmd latency (cycles)
write_latency[160-179]         =         1152   # Write cmd latency (cycles)
write_latency[180-199]         =         1389   # Write cmd latency (cycles)
write_latency[200-]            =        48113   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       232306   # Read request latency (cycles)
read_latency[40-59]            =        78417   # Read request latency (cycles)
read_latency[60-79]            =        85578   # Read request latency (cycles)
read_latency[80-99]            =        35606   # Read request latency (cycles)
read_latency[100-119]          =        27033   # Read request latency (cycles)
read_latency[120-139]          =        22350   # Read request latency (cycles)
read_latency[140-159]          =        14228   # Read request latency (cycles)
read_latency[160-179]          =        10842   # Read request latency (cycles)
read_latency[180-199]          =         8661   # Read request latency (cycles)
read_latency[200-]             =        82417   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.64516e+08   # Write energy
read_energy                    =  2.40887e+09   # Read energy
act_energy                     =   4.3875e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.44674e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.58718e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.66192e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64367e+09   # Active standby energy rank.1
average_read_latency           =      118.322   # Average read request latency (cycles)
average_interarrival           =      15.3742   # Average request interarrival latency (cycles)
total_energy                   =  1.60258e+10   # Total energy (pJ)
average_power                  =      1602.58   # Average power (mW)
average_bandwidth              =      5.55038   # Average bandwidth
