-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_VITIS_LOOP_271_4_proc62 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    C_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    C_6_ce0 : OUT STD_LOGIC;
    C_6_we0 : OUT STD_LOGIC;
    C_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    C_6_ce1 : OUT STD_LOGIC;
    C_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    block_C_drainer_631_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    block_C_drainer_631_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_C_drainer_631_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_C_drainer_631_empty_n : IN STD_LOGIC;
    block_C_drainer_631_read : OUT STD_LOGIC;
    jj_dout : IN STD_LOGIC_VECTOR (5 downto 0);
    jj_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_empty_n : IN STD_LOGIC;
    jj_read : OUT STD_LOGIC );
end;


architecture behav of Bert_layer_VITIS_LOOP_271_4_proc62 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal jj_blk_n : STD_LOGIC;
    signal jj_read_reg_80 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_fu_73_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_reg_86 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_start : STD_LOGIC;
    signal grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_done : STD_LOGIC;
    signal grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_idle : STD_LOGIC;
    signal grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_ready : STD_LOGIC;
    signal grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_block_C_drainer_631_read : STD_LOGIC;
    signal grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_ce0 : STD_LOGIC;
    signal grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_we0 : STD_LOGIC;
    signal grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_ce1 : STD_LOGIC;
    signal grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal p_shl1_fu_62_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl_fu_55_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl1_cast_fu_69_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        block_C_drainer_631_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        block_C_drainer_631_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_C_drainer_631_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_C_drainer_631_empty_n : IN STD_LOGIC;
        block_C_drainer_631_read : OUT STD_LOGIC;
        C_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_6_ce0 : OUT STD_LOGIC;
        C_6_we0 : OUT STD_LOGIC;
        C_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_6_ce1 : OUT STD_LOGIC;
        C_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        empty : IN STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46 : component Bert_layer_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_start,
        ap_done => grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_done,
        ap_idle => grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_idle,
        ap_ready => grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_ready,
        block_C_drainer_631_dout => block_C_drainer_631_dout,
        block_C_drainer_631_num_data_valid => ap_const_lv2_0,
        block_C_drainer_631_fifo_cap => ap_const_lv2_0,
        block_C_drainer_631_empty_n => block_C_drainer_631_empty_n,
        block_C_drainer_631_read => grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_block_C_drainer_631_read,
        C_6_address0 => grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_address0,
        C_6_ce0 => grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_ce0,
        C_6_we0 => grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_we0,
        C_6_d0 => grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_d0,
        C_6_address1 => grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_address1,
        C_6_ce1 => grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_ce1,
        C_6_q1 => C_6_q1,
        empty => empty_reg_86);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_ready = ap_const_logic_1)) then 
                    grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    empty_reg_86(9 downto 2) <= empty_fu_73_p2(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                jj_read_reg_80 <= jj_dout;
            end if;
        end if;
    end process;
    empty_reg_86(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, jj_empty_n, grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (jj_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    C_6_address0 <= grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_address0;
    C_6_address1 <= grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_address1;
    C_6_ce0 <= grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_ce0;
    C_6_ce1 <= grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_ce1;
    C_6_d0 <= grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_d0;
    C_6_we0 <= grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_C_6_we0;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, jj_empty_n)
    begin
        if (((ap_start = ap_const_logic_0) or (jj_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_done)
    begin
        if ((grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, jj_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (jj_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    block_C_drainer_631_read_assign_proc : process(grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_block_C_drainer_631_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_C_drainer_631_read <= grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_block_C_drainer_631_read;
        else 
            block_C_drainer_631_read <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_73_p2 <= std_logic_vector(unsigned(p_shl_fu_55_p3) - unsigned(p_shl1_cast_fu_69_p1));
    grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_start <= grp_VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4_fu_46_ap_start_reg;

    jj_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, jj_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_blk_n <= jj_empty_n;
        else 
            jj_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    jj_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, jj_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (jj_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_read <= ap_const_logic_1;
        else 
            jj_read <= ap_const_logic_0;
        end if; 
    end process;

    p_shl1_cast_fu_69_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_62_p3),10));
    p_shl1_fu_62_p3 <= (jj_read_reg_80 & ap_const_lv2_0);
    p_shl_fu_55_p3 <= (jj_read_reg_80 & ap_const_lv4_0);
end behav;
