# do fpgabrain.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:26 on Jul 28,2019
# vcom -work work fpgabrain.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity fpgabrain
# -- Compiling architecture structure of fpgabrain
# End time: 18:05:26 on Jul 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:26 on Jul 28,2019
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fpgabrain_vhd_vec_tst
# -- Compiling architecture fpgabrain_arch of fpgabrain_vhd_vec_tst
# End time: 18:05:26 on Jul 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.fpgabrain_vhd_vec_tst 
# Start time: 18:05:26 on Jul 28,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fpgabrain_vhd_vec_tst(fpgabrain_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.fpgabrain(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_pllpack(body)
# Loading ieee.std_logic_unsigned(body)
# Loading cycloneive.cycloneive_pll(vital_pll)
# Loading cycloneive.cycloneive_mn_cntr(behave)
# Loading cycloneive.cycloneive_scale_cntr(behave)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 16239 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#33
# ** Warning: Input clock freq. is under VCO range. Cycloneive PLL may lose lock
#    Time: 7500 ps  Iteration: 10  Instance: /fpgabrain_vhd_vec_tst/i1/\inst1|altpll_component|auto_generated|pll1\
# ** Warning:  Input clock freq. is not within VCO range : Cycloneive PLL may not lock. Please use the correct frequency.
#    Time: 7500 ps  Iteration: 10  Instance: /fpgabrain_vhd_vec_tst/i1/\inst1|altpll_component|auto_generated|pll1\
# Simulation time: 6941352 ps
# Simulation time: 6941352 ps
# Simulation time: 6941352 ps
# Simulation time: 6941352 ps
# Simulation time: 6941352 ps
# Simulation time: 6941352 ps
# Simulation time: 6941352 ps
# End time: 18:05:47 on Jul 28,2019, Elapsed time: 0:00:21
# Errors: 0, Warnings: 3
