{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666390883051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666390883051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 19:21:22 2022 " "Processing started: Fri Oct 21 19:21:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666390883051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390883051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390883051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666390883445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666390883445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390890459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666390890547 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/unidade de controle/unidadedecontrole.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/unidade de controle/unidadedecontrole.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "unidadedecontrole.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/unidade de controle/unidadedecontrole.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:inst7 " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 888 -424 -224 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890562 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/12556973/Downloads/CPU/CPU/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890581 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst6 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 392 -488 -296 504 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/12556973/Downloads/CPU/CPU/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666390890582 "|CPU|debouncer:inst6"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/memoria/memoria.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/memoria/memoria.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "memoria.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/memoria/memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst1 " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 760 -416 -232 856 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/memoria/rom01.v 1 1 " "Using design file /users/12556973/downloads/cpu/memoria/rom01.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rom01 " "Found entity 1: rom01" {  } { { "rom01.v" "" { Text "C:/Users/12556973/Downloads/CPU/memoria/rom01.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom01 Memoria:inst1\|rom01:inst6 " "Elaborating entity \"rom01\" for hierarchy \"Memoria:inst1\|rom01:inst6\"" {  } { { "memoria.bdf" "inst6" { Schematic "C:/Users/12556973/Downloads/CPU/memoria/memoria.bdf" { { 224 496 712 352 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component\"" {  } { { "rom01.v" "altsyncram_component" { Text "C:/Users/12556973/Downloads/CPU/memoria/rom01.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component\"" {  } { { "rom01.v" "" { Text "C:/Users/12556973/Downloads/CPU/memoria/rom01.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Memoria/Memoria02.mif " "Parameter \"init_file\" = \"../../Memoria/Memoria02.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666390890656 ""}  } { { "rom01.v" "" { Text "C:/Users/12556973/Downloads/CPU/memoria/rom01.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666390890656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_feh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_feh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_feh1 " "Found entity 1: altsyncram_feh1" {  } { { "db/altsyncram_feh1.tdf" "" { Text "C:/Users/12556973/Downloads/CPU/CPU/db/altsyncram_feh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390890699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_feh1 Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated " "Elaborating entity \"altsyncram_feh1\" for hierarchy \"Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/contador/contador.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/contador/contador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "contador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/contador/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890732 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:inst2 " "Elaborating entity \"Contador\" for hierarchy \"Contador:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 624 -416 -240 752 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890733 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890745 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:MEM4 " "Elaborating entity \"display\" for hierarchy \"display:MEM4\"" {  } { { "CPU.bdf" "MEM4" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 824 584 728 920 "MEM4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890745 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/reg4bits/reg4bits.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/reg4bits/reg4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reg4Bits " "Found entity 1: Reg4Bits" {  } { { "reg4bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/reg4bits/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890760 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4Bits Reg4Bits:inst4 " "Elaborating entity \"Reg4Bits\" for hierarchy \"Reg4Bits:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 768 56 264 896 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890760 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/ula.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 640 96 224 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890774 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/mux8bits/multiplex4bits.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/mux8bits/multiplex4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex4bits " "Found entity 1: multiplex4bits" {  } { { "multiplex4bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/mux8bits/multiplex4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex4bits ULA:inst\|multiplex4bits:inst10 " "Elaborating entity \"multiplex4bits\" for hierarchy \"ULA:inst\|multiplex4bits:inst10\"" {  } { { "ula.bdf" "inst10" { Schematic "C:/Users/12556973/Downloads/CPU/ula/ula.bdf" { { 152 856 952 312 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/somador4bits.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/somador4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador4bits " "Found entity 1: somador4bits" {  } { { "somador4bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/somador4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador4bits ULA:inst\|somador4bits:inst " "Elaborating entity \"somador4bits\" for hierarchy \"ULA:inst\|somador4bits:inst\"" {  } { { "ula.bdf" "inst" { Schematic "C:/Users/12556973/Downloads/CPU/ula/ula.bdf" { { 144 368 464 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890800 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "somador4bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/somador4bits.bdf" { { 696 776 808 728 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666390890801 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/somador.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador ULA:inst\|somador4bits:inst\|somador:inst " "Elaborating entity \"somador\" for hierarchy \"ULA:inst\|somador4bits:inst\|somador:inst\"" {  } { { "somador4bits.bdf" "inst" { Schematic "C:/Users/12556973/Downloads/CPU/ula/somador4bits.bdf" { { 160 648 760 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/subtrator4bits.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/subtrator4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator4bits " "Found entity 1: subtrator4bits" {  } { { "subtrator4bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/subtrator4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator4bits ULA:inst\|subtrator4bits:inst3 " "Elaborating entity \"subtrator4bits\" for hierarchy \"ULA:inst\|subtrator4bits:inst3\"" {  } { { "ula.bdf" "inst3" { Schematic "C:/Users/12556973/Downloads/CPU/ula/ula.bdf" { { 392 368 464 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890829 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "subtrator4bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/subtrator4bits.bdf" { { 776 872 904 808 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666390890829 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/subtrator.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/subtrator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/subtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890843 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator ULA:inst\|subtrator4bits:inst3\|subtrator:inst " "Elaborating entity \"subtrator\" for hierarchy \"ULA:inst\|subtrator4bits:inst3\|subtrator:inst\"" {  } { { "subtrator4bits.bdf" "inst" { Schematic "C:/Users/12556973/Downloads/CPU/ula/subtrator4bits.bdf" { { 240 744 856 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/multiplicador.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/multiplicador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/multiplicador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador ULA:inst\|multiplicador:inst2 " "Elaborating entity \"multiplicador\" for hierarchy \"ULA:inst\|multiplicador:inst2\"" {  } { { "ula.bdf" "inst2" { Schematic "C:/Users/12556973/Downloads/CPU/ula/ula.bdf" { { 632 368 488 760 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/divisor.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/divisor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/divisor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor ULA:inst\|divisor:inst4 " "Elaborating entity \"divisor\" for hierarchy \"ULA:inst\|divisor:inst4\"" {  } { { "ula.bdf" "inst4" { Schematic "C:/Users/12556973/Downloads/CPU/ula/ula.bdf" { { 808 368 464 936 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/mux8bits/mux8bits.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/mux8bits/mux8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8bits " "Found entity 1: mux8bits" {  } { { "mux8bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/mux8bits/mux8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666390890889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666390890889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8bits mux8bits:inst5 " "Elaborating entity \"mux8bits\" for hierarchy \"mux8bits:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 1040 56 192 1136 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390890890 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst6\|out_key debouncer:inst6\|out_key~_emulated debouncer:inst6\|out_key~1 " "Register \"debouncer:inst6\|out_key\" is converted into an equivalent circuit using register \"debouncer:inst6\|out_key~_emulated\" and latch \"debouncer:inst6\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/12556973/Downloads/CPU/CPU/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666390891329 "|CPU|debouncer:inst6|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst2\|inst50 Contador:inst2\|inst50~_emulated Contador:inst2\|inst50~1 " "Register \"Contador:inst2\|inst50\" is converted into an equivalent circuit using register \"Contador:inst2\|inst50~_emulated\" and latch \"Contador:inst2\|inst50~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/contador/contador.bdf" { { 232 528 592 312 "inst50" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666390891329 "|CPU|Contador:inst2|inst50"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst2\|inst5 Contador:inst2\|inst5~_emulated Contador:inst2\|inst5~1 " "Register \"Contador:inst2\|inst5\" is converted into an equivalent circuit using register \"Contador:inst2\|inst5~_emulated\" and latch \"Contador:inst2\|inst5~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/contador/contador.bdf" { { 232 -16 48 312 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666390891329 "|CPU|Contador:inst2|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst2\|inst4 Contador:inst2\|inst4~_emulated Contador:inst2\|inst4~1 " "Register \"Contador:inst2\|inst4\" is converted into an equivalent circuit using register \"Contador:inst2\|inst4~_emulated\" and latch \"Contador:inst2\|inst4~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/contador/contador.bdf" { { 232 -448 -384 312 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666390891329 "|CPU|Contador:inst2|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst2\|inst Contador:inst2\|inst~_emulated Contador:inst2\|inst~1 " "Register \"Contador:inst2\|inst\" is converted into an equivalent circuit using register \"Contador:inst2\|inst~_emulated\" and latch \"Contador:inst2\|inst~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/contador/contador.bdf" { { 232 -888 -824 312 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666390891329 "|CPU|Contador:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst6\|intermediate debouncer:inst6\|intermediate~_emulated debouncer:inst6\|out_key~1 " "Register \"debouncer:inst6\|intermediate\" is converted into an equivalent circuit using register \"debouncer:inst6\|intermediate~_emulated\" and latch \"debouncer:inst6\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/12556973/Downloads/CPU/CPU/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666390891329 "|CPU|debouncer:inst6|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1666390891329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666390891476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666390891770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666390891770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666390891826 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666390891826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666390891826 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666390891826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666390891826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666390891846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 19:21:31 2022 " "Processing ended: Fri Oct 21 19:21:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666390891846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666390891846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666390891846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666390891846 ""}
