$comment
	File created using the following command:
		vcd file MIPS_SingleCycle.msim.vcd -direction
$end
$date
	Wed Dec 18 10:26:07 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ControlUnit_vlg_vec_tst $end
$var reg 6 ! OpCode [5:0] $end
$var wire 1 " ALUop [1] $end
$var wire 1 # ALUop [0] $end
$var wire 1 $ ALUsrc $end
$var wire 1 % Branch $end
$var wire 1 & Jump $end
$var wire 1 ' MemRead $end
$var wire 1 ( MemToReg $end
$var wire 1 ) MemWrite $end
$var wire 1 * RegDst $end
$var wire 1 + RegWrite $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 RegDst~output_o $end
$var wire 1 3 Branch~output_o $end
$var wire 1 4 Jump~output_o $end
$var wire 1 5 MemRead~output_o $end
$var wire 1 6 MemWrite~output_o $end
$var wire 1 7 MemToReg~output_o $end
$var wire 1 8 ALUsrc~output_o $end
$var wire 1 9 RegWrite~output_o $end
$var wire 1 : ALUop[0]~output_o $end
$var wire 1 ; ALUop[1]~output_o $end
$var wire 1 < OpCode[4]~input_o $end
$var wire 1 = OpCode[5]~input_o $end
$var wire 1 > OpCode[0]~input_o $end
$var wire 1 ? OpCode[3]~input_o $end
$var wire 1 @ Mux2~0_combout $end
$var wire 1 A OpCode[2]~input_o $end
$var wire 1 B OpCode[1]~input_o $end
$var wire 1 C Mux2~1_combout $end
$var wire 1 D Mux4~0_combout $end
$var wire 1 E Mux9~0_combout $end
$var wire 1 F Mux7~0_combout $end
$var wire 1 G Mux7~1_combout $end
$var wire 1 H Mux8~0_combout $end
$var wire 1 I Mux5~0_combout $end
$var wire 1 J Mux5~1_combout $end
$var wire 1 K Mux3~0_combout $end
$var wire 1 L Mux3~1_combout $end
$var wire 1 M Mux1~0_combout $end
$var wire 1 N Mux1~1_combout $end
$var wire 1 O Mux0~0_combout $end
$var wire 1 P Mux0~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
0#
0"
0$
0%
1&
0'
0(
0)
0*
0+
0,
1-
x.
1/
10
11
02
03
14
05
06
07
08
09
0:
0;
0<
0=
0>
0?
1@
0A
1B
0C
0D
1E
0F
0G
0H
0I
0J
1K
1L
0M
0N
1O
1P
$end
#1000000
