<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.3.144.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Thu Aug 29 00:51:13 2019


Command Line:  synthesis -f mult4bit00_mult4bit0_lattice.synproj -gui -msgset /home/nexus/Code/VHDL/Arquitectura/mult4bit00/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = mult4bit00.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/nexus/Code/VHDL/Arquitectura/mult4bit00/mult4bit0 (searchpath added)
-p /home/nexus/Code/VHDL/Arquitectura/mult4bit00 (searchpath added)
VHDL library = work
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/and00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/xor00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/packageha00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/ha00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/or00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/packagefa00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/fa00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/mult4bit00/packagemult4bit00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/mult4bit00/mult4bit00.vhdl
NGD file = mult4bit00_mult4bit0.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/nexus/Code/VHDL/Arquitectura/mult4bit00/mult4bit0". VHDL-1504
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/and00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/and00.vhdl(6): analyzing entity and00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/and00.vhdl(14): analyzing architecture and0. VHDL-1010
unit mult4bit00 is not yet analyzed. VHDL-1485
unit mult4bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/xor00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/xor00.vhdl(6): analyzing entity xor00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/xor00.vhdl(14): analyzing architecture xor0. VHDL-1010
unit mult4bit00 is not yet analyzed. VHDL-1485
unit mult4bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/packageha00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/packageha00.vhdl(6): analyzing package packageha00. VHDL-1014
unit mult4bit00 is not yet analyzed. VHDL-1485
unit mult4bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/ha00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/ha00.vhdl(6): analyzing entity ha00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/ha00.vhdl(16): analyzing architecture ha0. VHDL-1010
unit mult4bit00 is not yet analyzed. VHDL-1485
unit mult4bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/or00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/or00.vhdl(6): analyzing entity or00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/or00.vhdl(14): analyzing architecture or0. VHDL-1010
unit mult4bit00 is not yet analyzed. VHDL-1485
unit mult4bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/packagefa00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/packagefa00.vhdl(6): analyzing package packagefa00. VHDL-1014
unit mult4bit00 is not yet analyzed. VHDL-1485
unit mult4bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/fa00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/fa00.vhdl(6): analyzing entity fa00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/fa00VHDL/fa00.vhdl(16): analyzing architecture fa0. VHDL-1010
unit mult4bit00 is not yet analyzed. VHDL-1485
unit mult4bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/mult4bit00/packagemult4bit00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/mult4bit00/packagemult4bit00.vhdl(6): analyzing package packagemult4bit00. VHDL-1014
unit mult4bit00 is not yet analyzed. VHDL-1485
unit mult4bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/mult4bit00/mult4bit00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/mult4bit00/mult4bit00.vhdl(7): analyzing entity mult4bit00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/mult4bit00/mult4bit00.vhdl(16): analyzing architecture mult4bit0. VHDL-1010
unit mult4bit00 is not yet analyzed. VHDL-1485
unit mult4bit00 is not yet analyzed. VHDL-1485
unit mult4bit00 is not yet analyzed. VHDL-1485
/home/nexus/Code/VHDL/Arquitectura/mult4bit00/mult4bit00.vhdl(7): executing mult4bit00(mult4bit0)

WARNING - synthesis: /home/nexus/Code/VHDL/Arquitectura/mult4bit00/mult4bit00.vhdl(14): replacing existing netlist mult4bit00(mult4bit0). VHDL-1205
Top module name (VHDL): mult4bit00
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = mult4bit00.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in mult4bit00_drc.log.
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'GND_net' has no load.
WARNING - synthesis: DRC complete with 1 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file mult4bit00_mult4bit0.ngd.

################### Begin Area Report (mult4bit00)######################
Number of register bits => 0 of 7209 (0 % )
GSR => 1
IB => 8
LUT4 => 32
OB => 8
PFUMX => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Bmi_c_1, loads : 10
  Net : Ami_c_3, loads : 9
  Net : Ami_c_2, loads : 8
  Net : Ami_c_0, loads : 7
  Net : Bmi_c_2, loads : 7
  Net : Bmi_c_0, loads : 7
  Net : Ami_c_1, loads : 5
  Net : Bmi_c_3, loads : 5
  Net : MU06/n193, loads : 3
  Net : MU13/S4_1, loads : 2
################### End Clock Report ##################

Peak Memory Usage: 199.379  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.390  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
