Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 05 19:59:28 2017
| Host         : acer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cc2/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cc20k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b20k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b50k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ts/ex/game_speed_inter_reg/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/cm/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/rng/cr1/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/rng/cr2/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/rng/cr3/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/rng/cr4/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/st/gs1/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/st/gs2/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/st/gs3/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/st/gs4/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpo/ccview/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b100h/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b20kh/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b100l/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b20kl/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/mpt/ao2/cc2b300off/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: ts/t2/fc1/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs10/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs11/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs12/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs13/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs14/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs15/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs16/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs17/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs18/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs19/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs2/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs20/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs21/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs22/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs23/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs24/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs25/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs26/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs27/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs28/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs29/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs3/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs30/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs31/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs32/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs33/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs34/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs35/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs36/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs37/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs38/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs39/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs4/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs40/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs41/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs42/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs43/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs44/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs45/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs46/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs47/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs48/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs49/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs5/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs50/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs51/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs52/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs53/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs54/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs55/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs56/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs57/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs58/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs59/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs6/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs60/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs61/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs62/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs63/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs64/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs65/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs66/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs67/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs68/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs69/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs7/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs70/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs71/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs72/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs73/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs74/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs75/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs76/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs77/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs78/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs79/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs8/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs80/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs81/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs82/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs83/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs84/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs85/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs9/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: ts/t3/circ/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: ts/t3/circ/fc1/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 972 register/latch pins with no clock driven by root clock pin: ts/t3/fc0/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3530 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.533        0.000                      0                 7484        0.087        0.000                      0                 7484        4.500        0.000                       0                  3899  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.533        0.000                      0                 7484        0.087        0.000                      0                 7484        4.500        0.000                       0                  3899  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 2.239ns (26.829%)  route 6.106ns (73.171%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.552     5.073    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  ts/taskthreeb/bincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  ts/taskthreeb/bincounter_reg[2]/Q
                         net (fo=1142, routed)        3.165     8.756    ts/taskthreeb/dmg/U0/a[2]
    SLICE_X57Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.880 r  ts/taskthreeb/dmg/U0/g76_b3/O
                         net (fo=1, routed)           0.000     8.880    ts/taskthreeb/dmg/U0/g76_b3_n_0
    SLICE_X57Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     9.092 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_75/O
                         net (fo=1, routed)           0.894     9.986    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_75_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.299    10.285 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    10.285    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_24_n_0
    SLICE_X58Y82         MUXF7 (Prop_muxf7_I1_O)      0.245    10.530 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.867    11.397    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_10_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.298    11.695 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.695    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_2_n_0
    SLICE_X48Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    11.940 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0/O
                         net (fo=1, routed)           1.180    13.120    ts/t2/spo[3]
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.298    13.418 r  ts/t2/speaker_inter[3]_i_1/O
                         net (fo=1, routed)           0.000    13.418    ts/t2_n_471
    SLICE_X36Y66         FDRE                                         r  ts/speaker_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.428    14.769    ts/CLK_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  ts/speaker_inter_reg[3]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y66         FDRE (Setup_fdre_C_D)        0.031    14.951    ts/speaker_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 2.237ns (26.951%)  route 6.063ns (73.049%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.552     5.073    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  ts/taskthreeb/bincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  ts/taskthreeb/bincounter_reg[2]/Q
                         net (fo=1142, routed)        3.556     9.147    ts/taskthreeb/dmg/U0/a[2]
    SLICE_X49Y88         LUT6 (Prop_lut6_I2_O)        0.124     9.271 r  ts/taskthreeb/dmg/U0/g67_b2/O
                         net (fo=1, routed)           0.000     9.271    ts/taskthreeb/dmg/U0/g67_b2_n_0
    SLICE_X49Y88         MUXF7 (Prop_muxf7_I1_O)      0.245     9.516 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_79/O
                         net (fo=1, routed)           0.625    10.141    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_79_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I3_O)        0.298    10.439 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    10.439    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_25_n_0
    SLICE_X49Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    10.677 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.650    11.328    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_10_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.298    11.626 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.626    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_2_n_0
    SLICE_X48Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    11.843 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0/O
                         net (fo=1, routed)           1.231    13.074    ts/t2/spo[2]
    SLICE_X35Y69         LUT6 (Prop_lut6_I1_O)        0.299    13.373 r  ts/t2/speaker_inter[2]_i_1/O
                         net (fo=1, routed)           0.000    13.373    ts/t2_n_470
    SLICE_X35Y69         FDRE                                         r  ts/speaker_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.423    14.764    ts/CLK_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  ts/speaker_inter_reg[2]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X35Y69         FDRE (Setup_fdre_C_D)        0.031    15.018    ts/speaker_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 1.904ns (23.614%)  route 6.159ns (76.386%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.552     5.073    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  ts/taskthreeb/bincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  ts/taskthreeb/bincounter_reg[2]/Q
                         net (fo=1142, routed)        3.371     8.961    ts/taskthreeb/dmg/U0/a[2]
    SLICE_X34Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.085 r  ts/taskthreeb/dmg/U0/g25_b0/O
                         net (fo=1, routed)           0.000     9.085    ts/taskthreeb/dmg/U0/g25_b0_n_0
    SLICE_X34Y99         MUXF7 (Prop_muxf7_I1_O)      0.214     9.299 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_87/O
                         net (fo=1, routed)           0.973    10.272    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_87_n_0
    SLICE_X33Y96         LUT6 (Prop_lut6_I5_O)        0.297    10.569 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    10.569    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_40_n_0
    SLICE_X33Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    10.786 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    10.786    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_14_n_0
    SLICE_X33Y96         MUXF8 (Prop_muxf8_I1_O)      0.094    10.880 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.645    11.525    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_4_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I5_O)        0.316    11.841 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0/O
                         net (fo=1, routed)           1.171    13.012    ts/t2/spo[0]
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.136 r  ts/t2/speaker_inter[0]_i_1/O
                         net (fo=1, routed)           0.000    13.136    ts/t2_n_468
    SLICE_X35Y70         FDRE                                         r  ts/speaker_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.423    14.764    ts/CLK_IBUF_BUFG
    SLICE_X35Y70         FDRE                                         r  ts/speaker_inter_reg[0]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X35Y70         FDRE (Setup_fdre_C_D)        0.031    15.018    ts/speaker_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -13.136    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.021ns  (logic 1.967ns (24.524%)  route 6.054ns (75.476%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.553     5.074    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.581     8.173    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X23Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.297 r  ts/taskthreeb/dmg/U0/g78_b6/O
                         net (fo=1, routed)           0.000     8.297    ts/taskthreeb/dmg/U0/g78_b6_n_0
    SLICE_X23Y103        MUXF7 (Prop_muxf7_I0_O)      0.238     8.535 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_39/O
                         net (fo=1, routed)           0.940     9.475    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_39_n_0
    SLICE_X26Y104        LUT6 (Prop_lut6_I0_O)        0.298     9.773 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     9.773    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_18_n_0
    SLICE_X26Y104        MUXF7 (Prop_muxf7_I1_O)      0.245    10.018 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    10.018    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_8_n_0
    SLICE_X26Y104        MUXF8 (Prop_muxf8_I0_O)      0.104    10.122 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.065    11.187    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_2_n_0
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.316    11.503 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           1.467    12.971    ts/t2/spo[6]
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    13.095 r  ts/t2/speaker_inter[6]_i_1/O
                         net (fo=1, routed)           0.000    13.095    ts/t2_n_474
    SLICE_X35Y67         FDRE                                         r  ts/speaker_inter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.426    14.767    ts/CLK_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  ts/speaker_inter_reg[6]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X35Y67         FDRE (Setup_fdre_C_D)        0.031    15.021    ts/speaker_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -13.095    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 1.763ns (22.153%)  route 6.195ns (77.847%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.553     5.074    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.486     8.078    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.154     8.232 r  ts/taskthreeb/dmg/U0/g124_b1/O
                         net (fo=1, routed)           0.896     9.128    ts/taskthreeb/dmg/U0/g124_b1_n_0
    SLICE_X57Y84         LUT5 (Prop_lut5_I4_O)        0.327     9.455 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.455    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_16_n_0
    SLICE_X57Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     9.672 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           1.163    10.835    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.299    11.134 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.724    11.858    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.982 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0/O
                         net (fo=1, routed)           0.926    12.908    ts/t2/spo[1]
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    13.032 r  ts/t2/speaker_inter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.032    ts/t2_n_469
    SLICE_X35Y67         FDRE                                         r  ts/speaker_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.426    14.767    ts/CLK_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  ts/speaker_inter_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X35Y67         FDRE (Setup_fdre_C_D)        0.029    15.019    ts/speaker_inter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 1.904ns (24.798%)  route 5.774ns (75.202%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.553     5.074    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        3.478     9.070    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X52Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  ts/taskthreeb/dmg/U0/g63_b7/O
                         net (fo=1, routed)           0.000     9.194    ts/taskthreeb/dmg/U0/g63_b7_n_0
    SLICE_X52Y69         MUXF7 (Prop_muxf7_I1_O)      0.214     9.408 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_53/O
                         net (fo=1, routed)           0.810    10.218    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_53_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.297    10.515 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    10.515    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_32_n_0
    SLICE_X51Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    10.732 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.732    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_11_n_0
    SLICE_X51Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    10.826 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.849    11.675    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_3_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.316    11.991 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0/O
                         net (fo=1, routed)           0.637    12.628    ts/t2/spo[7]
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.752 r  ts/t2/speaker_inter[7]_i_1/O
                         net (fo=1, routed)           0.000    12.752    ts/t2_n_475
    SLICE_X35Y63         FDRE                                         r  ts/speaker_inter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.429    14.770    ts/CLK_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  ts/speaker_inter_reg[7]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X35Y63         FDRE (Setup_fdre_C_D)        0.031    15.024    ts/speaker_inter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.942ns (25.680%)  route 5.620ns (74.320%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.553     5.074    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        3.482     9.074    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.198 r  ts/taskthreeb/dmg/U0/g75_b5/O
                         net (fo=1, routed)           0.000     9.198    ts/taskthreeb/dmg/U0/g75_b5_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I1_O)      0.214     9.412 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_43/O
                         net (fo=1, routed)           0.795    10.207    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_43_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I3_O)        0.297    10.504 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    10.504    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_20_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    10.749 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    10.749    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_8_n_0
    SLICE_X47Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    10.853 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.431    11.284    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_2_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I1_O)        0.316    11.600 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0/O
                         net (fo=1, routed)           0.912    12.512    ts/t2/spo[5]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124    12.636 r  ts/t2/speaker_inter[5]_i_1/O
                         net (fo=1, routed)           0.000    12.636    ts/t2_n_473
    SLICE_X37Y61         FDRE                                         r  ts/speaker_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.432    14.773    ts/CLK_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  ts/speaker_inter_reg[5]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.031    14.955    ts/speaker_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -12.636    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 1.940ns (25.804%)  route 5.578ns (74.196%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.553     5.074    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  ts/taskthreeb/bincounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  ts/taskthreeb/bincounter_reg[3]/Q
                         net (fo=1145, routed)        3.500     9.092    ts/taskthreeb/dmg/U0/a[3]
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.216 r  ts/taskthreeb/dmg/U0/g37_b10/O
                         net (fo=1, routed)           0.000     9.216    ts/taskthreeb/dmg/U0/g37_b10_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     9.433 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.611    10.044    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_35_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I1_O)        0.299    10.343 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    10.343    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_14_n_0
    SLICE_X50Y67         MUXF7 (Prop_muxf7_I0_O)      0.241    10.584 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.584    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_6_n_0
    SLICE_X50Y67         MUXF8 (Prop_muxf8_I0_O)      0.098    10.682 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.749    11.431    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_2_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I2_O)        0.319    11.750 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0/O
                         net (fo=1, routed)           0.719    12.468    ts/taskthreeb/mpthreeOut[10]
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.124    12.592 r  ts/taskthreeb/speaker_inter[10]_i_1/O
                         net (fo=1, routed)           0.000    12.592    ts/taskthreeb_n_10
    SLICE_X38Y68         FDRE                                         r  ts/speaker_inter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.425    14.766    ts/CLK_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  ts/speaker_inter_reg[10]/C
                         clock pessimism              0.187    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X38Y68         FDRE (Setup_fdre_C_D)        0.079    14.996    ts/speaker_inter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.825ns (25.323%)  route 5.382ns (74.677%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.553     5.074    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  ts/taskthreeb/bincounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  ts/taskthreeb/bincounter_reg[3]/Q
                         net (fo=1145, routed)        3.305     8.897    ts/taskthreeb/dmg/U0/a[3]
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.021 r  ts/taskthreeb/dmg/U0/g31_b9/O
                         net (fo=1, routed)           0.000     9.021    ts/taskthreeb/dmg/U0/g31_b9_n_0
    SLICE_X43Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     9.238 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_28/O
                         net (fo=1, routed)           0.421     9.659    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_28_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.299     9.958 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     9.958    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_11_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    10.203 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.092    11.295    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I4_O)        0.298    11.593 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0/O
                         net (fo=1, routed)           0.563    12.157    ts/taskthreeb/mpthreeOut[9]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.124    12.281 r  ts/taskthreeb/speaker_inter[9]_i_1/O
                         net (fo=1, routed)           0.000    12.281    ts/taskthreeb_n_9
    SLICE_X36Y66         FDRE                                         r  ts/speaker_inter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.428    14.769    ts/CLK_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  ts/speaker_inter_reg[9]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y66         FDRE (Setup_fdre_C_D)        0.032    14.952    ts/speaker_inter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 1.525ns (20.815%)  route 5.801ns (79.185%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.552     5.073    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X14Y64         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.351     7.942    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X44Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.066 r  ts/taskthreeb/dmg/U0/g89_b8/O
                         net (fo=1, routed)           0.621     8.687    ts/taskthreeb/dmg/U0/g89_b8_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.811 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     8.811    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_15_n_0
    SLICE_X45Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     9.023 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.147    10.170    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_6_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.299    10.469 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.951    11.420    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_2_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.544 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0/O
                         net (fo=1, routed)           0.731    12.275    ts/taskthreeb/mpthreeOut[8]
    SLICE_X14Y67         LUT5 (Prop_lut5_I0_O)        0.124    12.399 r  ts/taskthreeb/speaker_inter[8]_i_1/O
                         net (fo=1, routed)           0.000    12.399    ts/taskthreeb_n_8
    SLICE_X14Y67         FDRE                                         r  ts/speaker_inter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        1.432    14.773    ts/CLK_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  ts/speaker_inter_reg[8]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)        0.079    15.089    ts/speaker_inter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  2.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ts/t2/ss/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/ss/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.563     1.446    ts/t2/ss/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  ts/t2/ss/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  ts/t2/ss/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.725    ts/t2/ss/count_reg_n_0_[6]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.881 r  ts/t2/ss/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    ts/t2/ss/count_reg[4]_i_1__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.934 r  ts/t2/ss/count_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.934    ts/t2/ss/count_reg[8]_i_1__1_n_7
    SLICE_X34Y50         FDRE                                         r  ts/t2/ss/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.829     1.957    ts/t2/ss/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  ts/t2/ss/count_reg[8]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    ts/t2/ss/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ts/t2/gs39/fc/mtc/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs39/fc/mtc/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.596     1.479    ts/t2/gs39/fc/mtc/CLK_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  ts/t2/gs39/fc/mtc/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  ts/t2/gs39/fc/mtc/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.127     1.770    ts/t2/gs39/fc/mtc/COUNT_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  ts/t2/gs39/fc/mtc/COUNT_reg[8]_i_1__42/CO[3]
                         net (fo=1, routed)           0.001     1.926    ts/t2/gs39/fc/mtc/COUNT_reg[8]_i_1__42_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.979 r  ts/t2/gs39/fc/mtc/COUNT_reg[12]_i_1__42/O[0]
                         net (fo=1, routed)           0.000     1.979    ts/t2/gs39/fc/mtc/COUNT_reg[12]_i_1__42_n_7
    SLICE_X64Y50         FDRE                                         r  ts/t2/gs39/fc/mtc/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.864     1.992    ts/t2/gs39/fc/mtc/CLK_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  ts/t2/gs39/fc/mtc/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    ts/t2/gs39/fc/mtc/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ts/mpt/al2/cc2b100l/mtc/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/al2/cc2b100l/mtc/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.567     1.450    ts/mpt/al2/cc2b100l/mtc/CLK_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.127     1.741    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[31]_0[16]
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]_i_1__92/CO[3]
                         net (fo=1, routed)           0.001     1.897    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[20]_i_1__92_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.950 r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[24]_i_1__92/O[0]
                         net (fo=1, routed)           0.000     1.950    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[24]_i_1__92_n_7
    SLICE_X8Y50          FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.834     1.962    ts/mpt/al2/cc2b100l/mtc/CLK_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  ts/mpt/al2/cc2b100l/mtc/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.852    ts/mpt/al2/cc2b100l/mtc/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.596     1.479    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.738    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[31]_0[13]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__94/CO[3]
                         net (fo=1, routed)           0.001     1.899    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__94_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.953 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__94/O[0]
                         net (fo=1, routed)           0.000     1.953    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__94_n_7
    SLICE_X3Y50          FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.864     1.992    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ts/t2/ss/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/ss/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.563     1.446    ts/t2/ss/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  ts/t2/ss/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  ts/t2/ss/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.725    ts/t2/ss/count_reg_n_0_[6]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.881 r  ts/t2/ss/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    ts/t2/ss/count_reg[4]_i_1__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.947 r  ts/t2/ss/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.947    ts/t2/ss/count_reg[8]_i_1__1_n_5
    SLICE_X34Y50         FDRE                                         r  ts/t2/ss/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.829     1.957    ts/t2/ss/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  ts/t2/ss/count_reg[10]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    ts/t2/ss/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.567     1.450    ts/ex/nolabel_line50/st/gs4/fc/mtc/CLK_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.120     1.711    ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[31]_0[5]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[8]_i_1__110/CO[3]
                         net (fo=1, routed)           0.001     1.872    ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[8]_i_1__110_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[12]_i_1__110/O[0]
                         net (fo=1, routed)           0.000     1.926    ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[12]_i_1__110_n_7
    SLICE_X15Y50         FDRE                                         r  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.834     1.962    ts/ex/nolabel_line50/st/gs4/fc/mtc/CLK_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ts/ex/nolabel_line50/ss2/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/ex/nolabel_line50/ss2/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.596     1.479    ts/ex/nolabel_line50/ss2/CLK_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  ts/ex/nolabel_line50/ss2/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ts/ex/nolabel_line50/ss2/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.742    ts/ex/nolabel_line50/ss2/count_reg_n_0_[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  ts/ex/nolabel_line50/ss2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.902    ts/ex/nolabel_line50/ss2/count_reg[8]_i_1__0_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.956 r  ts/ex/nolabel_line50/ss2/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.956    ts/ex/nolabel_line50/ss2/count_reg[12]_i_1__0_n_7
    SLICE_X0Y50          FDRE                                         r  ts/ex/nolabel_line50/ss2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.864     1.992    ts/ex/nolabel_line50/ss2/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  ts/ex/nolabel_line50/ss2/count_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    ts/ex/nolabel_line50/ss2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.391%)  route 0.122ns (25.609%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.567     1.450    ts/mpt/ah2/cc2b100h/mtc/CLK_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.122     1.713    ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[31]_0[0]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.873 r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[4]_i_1__90/CO[3]
                         net (fo=1, routed)           0.001     1.873    ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[4]_i_1__90_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.927 r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[8]_i_1__90/O[0]
                         net (fo=1, routed)           0.000     1.927    ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[8]_i_1__90_n_7
    SLICE_X9Y50          FDRE                                         r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.834     1.962    ts/mpt/ah2/cc2b100h/mtc/CLK_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ts/t2/gs39/fc/mtc/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs39/fc/mtc/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.596     1.479    ts/t2/gs39/fc/mtc/CLK_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  ts/t2/gs39/fc/mtc/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  ts/t2/gs39/fc/mtc/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.127     1.770    ts/t2/gs39/fc/mtc/COUNT_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  ts/t2/gs39/fc/mtc/COUNT_reg[8]_i_1__42/CO[3]
                         net (fo=1, routed)           0.001     1.926    ts/t2/gs39/fc/mtc/COUNT_reg[8]_i_1__42_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.992 r  ts/t2/gs39/fc/mtc/COUNT_reg[12]_i_1__42/O[2]
                         net (fo=1, routed)           0.000     1.992    ts/t2/gs39/fc/mtc/COUNT_reg[12]_i_1__42_n_5
    SLICE_X64Y50         FDRE                                         r  ts/t2/gs39/fc/mtc/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.864     1.992    ts/t2/gs39/fc/mtc/CLK_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  ts/t2/gs39/fc/mtc/COUNT_reg[14]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    ts/t2/gs39/fc/mtc/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.596     1.479    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.738    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[31]_0[13]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__94/CO[3]
                         net (fo=1, routed)           0.001     1.899    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__94_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.964 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__94/O[2]
                         net (fo=1, routed)           0.000     1.964    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__94_n_5
    SLICE_X3Y50          FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3898, routed)        0.864     1.992    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y53   ts/mpt/antwobout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y52   ts/mpt/antwobout_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y53   ts/mpt/antwobout_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y52   ts/mpt/antwobout_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    ts/t2/gs73/fc/mtc/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    ts/t2/gs73/fc/mtc/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    ts/t2/gs73/fc/mtc/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    ts/t2/gs73/fc/mtc/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    ts/t2/gs73/fc/mtc/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y3    ts/t2/gs58/fc/mtc/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5    ts/t2/gs58/fc/mtc/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5    ts/t2/gs58/fc/mtc/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    ts/t2/gs58/fc/mtc/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    ts/t2/gs58/fc/mtc/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    ts/t2/gs58/fc/mtc/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    ts/t2/gs58/fc/mtc/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y3    ts/t2/gs58/fc/mtc/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y3    ts/t2/gs58/fc/mtc/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y3    ts/t2/gs58/fc/mtc/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y53   ts/mpt/antwobout_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y52   ts/mpt/antwobout_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y53   ts/mpt/antwobout_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y52   ts/mpt/antwobout_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    ts/t2/gs73/fc/mtc/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    ts/t2/gs73/fc/mtc/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    ts/t2/gs73/fc/mtc/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    ts/t2/gs73/fc/mtc/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    ts/t2/gs73/fc/mtc/COUNT_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    ts/t2/gs73/fc/mtc/COUNT_reg[16]/C



