{"vcs1":{"timestamp_begin":1731135820.296295354, "rt":1.67, "ut":0.52, "st":0.27}}
{"vcselab":{"timestamp_begin":1731135822.060549464, "rt":1.06, "ut":0.30, "st":0.22}}
{"link":{"timestamp_begin":1731135823.200667817, "rt":0.42, "ut":0.15, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731135819.616174626}
{"VCS_COMP_START_TIME": 1731135819.616174626}
{"VCS_COMP_END_TIME": 1731135825.285931330}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330480}}
{"stitch_vcselab": {"peak_mem": 231552}}
