Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o P:/PDF/Engineering notes ECE/VI Semester/ECP68 Mini Project/Carry Speculative Adders For Low Power VLSI/Final Code/SHC/Hancarlson_isim_beh.exe -prj P:/PDF/Engineering notes ECE/VI Semester/ECP68 Mini Project/Carry Speculative Adders For Low Power VLSI/Final Code/SHC/Hancarlson_beh.prj work.Hancarlson work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "P:/PDF/Engineering notes ECE/VI Semester/ECP68 Mini Project/Carry Speculative Adders For Low Power VLSI/Final Code/SHC/GC.v" into library work
Analyzing Verilog file "P:/PDF/Engineering notes ECE/VI Semester/ECP68 Mini Project/Carry Speculative Adders For Low Power VLSI/Final Code/SHC/BC.v" into library work
Analyzing Verilog file "P:/PDF/Engineering notes ECE/VI Semester/ECP68 Mini Project/Carry Speculative Adders For Low Power VLSI/Final Code/SHC/Hancarlson.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BC
Compiling module GC
Compiling module Hancarlson
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable P:/PDF/Engineering notes ECE/VI Semester/ECP68 Mini Project/Carry Speculative Adders For Low Power VLSI/Final Code/SHC/Hancarlson_isim_beh.exe
Fuse Memory Usage: 28364 KB
Fuse CPU Usage: 577 ms
