<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>A_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_d0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_q0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>ni</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>nj</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>Q_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>Q_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>Q_d0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>Q_q0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>Q_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>R_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>R_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>R_d0</name>
        <type>Floating-point</type>
        <fractionWidth>53</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>R_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>8</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>12592641</latency>
    <II>12592642 ~ 2820938242</II>
  </modelParameters>
</AdditionalInfo>
