
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003494                       # Number of seconds simulated
sim_ticks                                  3494186865                       # Number of ticks simulated
final_tick                               531504966165                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31793                       # Simulator instruction rate (inst/s)
host_op_rate                                    40245                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 109991                       # Simulator tick rate (ticks/s)
host_mem_usage                               16877132                       # Number of bytes of host memory used
host_seconds                                 31768.05                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1278515986                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        68736                       # Number of bytes read from this memory
system.physmem.bytes_read::total                73856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        48128                       # Number of bytes written to this memory
system.physmem.bytes_written::total             48128                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          537                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   577                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             376                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  376                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1465291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     19671530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                21136820                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1465291                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1465291                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13773734                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13773734                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13773734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1465291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     19671530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               34910554                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.switch_cpus.numCycles                  8379346                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3189099                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2597527                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       211226                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1340403                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1242797                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           341377                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9359                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3286006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17419034                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3189099                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1584174                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3651285                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1136513                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         451780                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1612506                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         91260                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8311352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.596372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.375207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4660067     56.07%     56.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           253812      3.05%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           266006      3.20%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           419813      5.05%     67.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           198417      2.39%     69.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           282654      3.40%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           189616      2.28%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           138275      1.66%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1902692     22.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8311352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.380590                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.078806                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3459193                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        407122                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3494621                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         29096                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         921309                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       542011                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           970                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20815352                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          3818                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         921309                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3634101                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           97792                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        83643                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3347007                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        227490                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       20061126                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            22                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         131627                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         67055                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     28081551                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      93536514                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     93536514                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17160386                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10921100                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3456                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1762                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            593062                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1865494                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       962910                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        10171                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       365917                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18802105                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14942215                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        26387                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6461148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     19962065                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8311352                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.797808                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.927923                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2844335     34.22%     34.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1801965     21.68%     55.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1207571     14.53%     70.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       799164      9.62%     80.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       725045      8.72%     88.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       408026      4.91%     93.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       366833      4.41%     98.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        80996      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        77417      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8311352                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          112709     78.25%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15763     10.94%     89.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         15571     10.81%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12473389     83.48%     83.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       198828      1.33%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1483426      9.93%     94.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       784884      5.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14942215                       # Type of FU issued
system.switch_cpus.iq.rate                   1.783220                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              144043                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009640                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38366207                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25266850                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14517288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15086258                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        21160                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       742419                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       252098                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         921309                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           57488                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         12327                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18805581                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        48847                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1865494                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       962910                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1759                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          10007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       127795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       118111                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       245906                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14673479                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1383821                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       268731                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2141953                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2086131                       # Number of branches executed
system.switch_cpus.iew.exec_stores             758132                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.751148                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14528366                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14517288                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9530545                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          27097390                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.732508                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.351715                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6493238                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       213195                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7390043                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.666074                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.175392                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2794911     37.82%     37.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2106201     28.50%     66.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       837362     11.33%     77.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       420856      5.69%     83.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       389402      5.27%     88.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       178640      2.42%     91.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       192153      2.60%     93.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        99002      1.34%     94.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       371516      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7390043                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12312361                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1833887                       # Number of memory references committed
system.switch_cpus.commit.loads               1123075                       # Number of loads committed
system.switch_cpus.commit.membars                1714                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1777839                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11091626                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        371516                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25823957                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38533538                       # The number of ROB writes
system.switch_cpus.timesIdled                    3415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   67994                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.837935                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.837935                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.193411                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.193411                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65885946                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20132384                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19157810                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3428                       # number of misc regfile writes
system.l2.replacements                            577                       # number of replacements
system.l2.tagsinuse                       8189.798687                       # Cycle average of tags in use
system.l2.total_refs                           358183                       # Total number of references to valid blocks.
system.l2.sampled_refs                           8765                       # Sample count of references to valid blocks.
system.l2.avg_refs                          40.865145                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           269.794030                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      36.317439                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     246.692914                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            7636.994305                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.032934                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.004433                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.030114                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.932250                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999731                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         3817                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3819                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1117                       # number of Writeback hits
system.l2.Writeback_hits::total                  1117                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          3869                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3871                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         3869                       # number of overall hits
system.l2.overall_hits::total                    3871                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          537                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   577                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          537                       # number of demand (read+write) misses
system.l2.demand_misses::total                    577                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          537                       # number of overall misses
system.l2.overall_misses::total                   577                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1813489                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     18414475                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        20227964                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1813489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     18414475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         20227964                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1813489                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     18414475                       # number of overall miss cycles
system.l2.overall_miss_latency::total        20227964                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         4354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4396                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1117                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1117                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                52                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         4406                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4448                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         4406                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4448                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.123335                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.131256                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.121879                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.129721                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.121879                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.129721                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 45337.225000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 34291.387337                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 35057.129983                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 45337.225000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 34291.387337                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 35057.129983                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 45337.225000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 34291.387337                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 35057.129983                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  376                       # number of writebacks
system.l2.writebacks::total                       376                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          537                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              577                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              577                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1579883                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     15303138                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     16883021                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1579883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     15303138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     16883021                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1579883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     15303138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     16883021                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.123335                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.131256                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.121879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.129721                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.121879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.129721                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39497.075000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 28497.463687                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 29260.001733                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 39497.075000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 28497.463687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 29260.001733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 39497.075000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 28497.463687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 29260.001733                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                500.175267                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001621267                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    504                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1987343.783730                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    38.175267                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            462                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.061178                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.740385                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.801563                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1612452                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1612452                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1612452                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1612452                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1612452                       # number of overall hits
system.cpu.icache.overall_hits::total         1612452                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           54                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           54                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             54                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           54                       # number of overall misses
system.cpu.icache.overall_misses::total            54                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2707756                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2707756                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2707756                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2707756                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2707756                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2707756                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1612506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1612506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1612506                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1612506                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1612506                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1612506                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 50143.629630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50143.629630                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 50143.629630                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50143.629630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 50143.629630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50143.629630                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2106434                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2106434                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2106434                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2106434                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2106434                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2106434                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 50153.190476                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50153.190476                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 50153.190476                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50153.190476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 50153.190476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50153.190476                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   4406                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                153341106                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4662                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               32891.700129                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   222.920882                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      33.079118                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.870785                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.129215                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1083531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1083531                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       707196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         707196                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1716                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1714                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1790727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1790727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1790727                       # number of overall hits
system.cpu.dcache.overall_hits::total         1790727                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        10858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10858                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        11025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11025                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        11025                       # number of overall misses
system.cpu.dcache.overall_misses::total         11025                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    285314211                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    285314211                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      5321326                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5321326                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    290635537                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    290635537                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    290635537                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    290635537                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1094389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1094389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1801752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1801752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1801752                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1801752                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009922                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006119                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006119                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006119                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006119                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26276.865997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26276.865997                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 31864.227545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31864.227545                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26361.499955                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26361.499955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26361.499955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26361.499955                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1117                       # number of writebacks
system.cpu.dcache.writebacks::total              1117                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         6504                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6504                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         6619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         6619                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6619                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         4354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4354                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           52                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         4406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         4406                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4406                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     49295374                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49295374                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1151788                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1151788                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     50447162                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50447162                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     50447162                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50447162                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002445                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002445                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002445                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002445                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11321.858980                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11321.858980                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22149.769231                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22149.769231                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 11449.650931                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11449.650931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 11449.650931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11449.650931                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
