# This is a Makefile
# It is used to automate the build process for software projects

# Define variables
CC = gcc
CFLAGS = -Wall -I include
LDFLAGS = -lm
SOURCES = src/main.c src/utils.c
OBJECTS = $(SOURCES:.c=.o)
EXECUTABLE = my_app

# Default target
default: $(EXECUTABLE)

# Compile source files into object files
%.o: %.c
	$(CC) -c $(CFLAGS) $< -o $@

# Link object files into executable
$(EXECUTABLE): $(OBJECTS)
	$(CC) $(LDFLAGS) $^ -o $@

# Clean up generated files
clean:
	rm -rf $(EXECUTABLE) $(OBJECTS)

# Print a list of all targets
help:
	@echo "Available targets:"
	@echo "  default - build the default target (my_app)"
	@echo "  clean - remove generated files"
	@echo "  help - print this message"