Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fusion_top_behav xil_defaultlib.tb_fusion_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'valid_out' on this module [C:/Users/thris/EdgeAccelerator/TestingLayout/rtl/tb_fusion_top.sv:23]
ERROR: [VRFC 10-3180] cannot find port 'fusion_out' on this module [C:/Users/thris/EdgeAccelerator/TestingLayout/rtl/tb_fusion_top.sv:22]
ERROR: [VRFC 10-3180] cannot find port 'valid_in' on this module [C:/Users/thris/EdgeAccelerator/TestingLayout/rtl/tb_fusion_top.sv:21]
ERROR: [VRFC 10-3180] cannot find port 'az_in' on this module [C:/Users/thris/EdgeAccelerator/TestingLayout/rtl/tb_fusion_top.sv:20]
ERROR: [VRFC 10-3180] cannot find port 'ax_in' on this module [C:/Users/thris/EdgeAccelerator/TestingLayout/rtl/tb_fusion_top.sv:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
