{
  "Top": "fft",
  "RtlTop": "fft",
  "RtlPrefix": "",
  "RtlSubPrefix": "fft_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "real_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<qdma_axis<64, 0, 0, 0>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "real_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "imag_in": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<qdma_axis<64, 0, 0, 0>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "imag_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "real_out": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<qdma_axis<64, 0, 0, 0>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "real_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "imag_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<qdma_axis<64, 0, 0, 0>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "imag_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "size": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "size",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/wardo\/Documents\/repos\/Pynq\/ejemplos\/fft\/hls-proj\/fft.zip",
      "config_export -rtl=vhdl"
    ],
    "DirectiveTcl": [
      "set_directive_top fft -name fft",
      "set_directive_top fft -name fft"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fft"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fft",
    "Version": "1.0",
    "DisplayName": "Fft",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fft_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/fft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fft_control_s_axi.vhd",
      "impl\/vhdl\/fft_fifo_w1_d64_S.vhd",
      "impl\/vhdl\/fft_fifo_w128_d2_S.vhd",
      "impl\/vhdl\/fft_packComplex.vhd",
      "impl\/vhdl\/fft_sitodp_64ns_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/fft_start_for_unpackComplex_U0.vhd",
      "impl\/vhdl\/fft_unpackComplex.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/fft.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fft_control_s_axi.v",
      "impl\/verilog\/fft_fifo_w1_d64_S.v",
      "impl\/verilog\/fft_fifo_w128_d2_S.v",
      "impl\/verilog\/fft_packComplex.v",
      "impl\/verilog\/fft_sitodp_64ns_64_6_no_dsp_1.v",
      "impl\/verilog\/fft_start_for_unpackComplex_U0.v",
      "impl\/verilog\/fft_unpackComplex.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/fft.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fft_v1_0\/data\/fft.mdd",
      "impl\/misc\/drivers\/fft_v1_0\/data\/fft.tcl",
      "impl\/misc\/drivers\/fft_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fft_v1_0\/src\/xfft.c",
      "impl\/misc\/drivers\/fft_v1_0\/src\/xfft.h",
      "impl\/misc\/drivers\/fft_v1_0\/src\/xfft_hw.h",
      "impl\/misc\/drivers\/fft_v1_0\/src\/xfft_linux.c",
      "impl\/misc\/drivers\/fft_v1_0\/src\/xfft_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/fft_ap_sitodp_4_no_dsp_64_ip.tcl"],
    "DesignXml": ".autopilot\/db\/fft.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/wardo\/Documents\/repos\/Pynq\/ejemplos\/fft\/hls-proj\/solution1\/.debug\/fft.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "fft_ap_sitodp_4_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name fft_ap_sitodp_4_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:real_in:imag_in:real_out:imag_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "imag_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "imag_in_",
      "ports": [
        "imag_in_TDATA",
        "imag_in_TKEEP",
        "imag_in_TLAST",
        "imag_in_TREADY",
        "imag_in_TVALID"
      ]
    },
    "imag_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "imag_out_",
      "ports": [
        "imag_out_TDATA",
        "imag_out_TKEEP",
        "imag_out_TLAST",
        "imag_out_TREADY",
        "imag_out_TVALID"
      ]
    },
    "real_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "real_in_",
      "ports": [
        "real_in_TDATA",
        "real_in_TKEEP",
        "real_in_TLAST",
        "real_in_TREADY",
        "real_in_TVALID"
      ]
    },
    "real_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "real_out_",
      "ports": [
        "real_out_TDATA",
        "real_out_TKEEP",
        "real_out_TLAST",
        "real_out_TREADY",
        "real_out_TVALID"
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [{
          "offset": "0x10",
          "name": "size",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of size"
            }]
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "real_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "real_in_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "real_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "real_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "real_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "imag_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "imag_in_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "imag_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "imag_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "imag_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "real_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "real_out_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "real_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "real_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "real_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "imag_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "imag_out_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "imag_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "imag_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "imag_out_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fft",
      "Instances": [
        {
          "ModuleName": "unpackComplex",
          "InstanceName": "unpackComplex_U0"
        },
        {
          "ModuleName": "packComplex",
          "InstanceName": "packComplex_U0"
        }
      ]
    },
    "Info": {
      "packComplex": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "unpackComplex": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "packComplex": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.282"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "141",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "109",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "unpackComplex": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "23.017"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_31_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "485",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1339",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "23.017"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "892",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1739",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-06-27 17:41:21 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1.1"
  }
}
