Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=vga_colorbar_iputf_input --spd=D:/altera/quar/q2/23/12/music_de1/par/clk_gen.spd --spd=D:/altera/quar/q2/23/12/music_de1/par/pll.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  c:/intelfpga/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script c:/intelfpga/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File vga_colorbar_run_msim_rtl_vhdl.do already exists - backing up current file as vga_colorbar_run_msim_rtl_vhdl.do.bak6
Info: Spawning ModelSim Simulation software 
Info: NativeLink simulation flow was successful
