


ARM Macro Assembler    Page 1 


    1 00000000         ; GPIO Registers
    2 00000000 400FE608 
                       RCGCGPIO
                               EQU              0x400FE608  ; GPIO clock regist
                                                            er
    3 00000000         
    4 00000000         ; PORT E base address EQU 0x40024000
    5 00000000 4002451C 
                       PORTE_DEN
                               EQU              0x4002451C  ; Digital Enable
    6 00000000 4002452C 
                       PORTE_PCTL
                               EQU              0x4002452C  ; Alternative funct
                                                            ion configuration
    7 00000000 40024420 
                       PORTE_AFSEL
                               EQU              0x40024420  ; Alternate functio
                                                            n select
    8 00000000 40024528 
                       PORTE_AMSEL
                               EQU              0x40024528  ; Enable analog 
    9 00000000         
   10 00000000         
   11 00000000         ; ADC Registers
   12 00000000 400FE638 
                       RCGCADC EQU              0x400FE638  ; ADC clock registe
                                                            r
   13 00000000         
   14 00000000         ; ADC0 base address EQU 0x40038000
   15 00000000 40038000 
                       ADC0_ACTSS
                               EQU              0x40038000  ; Sample sequencer 
                                                            (ADC0 base address)
                                                            
   16 00000000 40038004 
                       ADC0_RIS
                               EQU              0x40038004  ; Interrupt status
   17 00000000 40038008 
                       ADC0_IM EQU              0x40038008  ; Interrupt select
   18 00000000 40038034 
                       ADC0_ISC
                               EQU              0x40038034  ; Interrupt status 
                                                            and clear
   19 00000000 40038014 
                       ADC0_EMUX
                               EQU              0x40038014  ; Trigger select
   20 00000000 40038028 
                       ADC0_PSSI
                               EQU              0x40038028  ; Initiate sample
   21 00000000 400380A0 
                       ADC0_SSMUX3
                               EQU              0x400380A0  ; Input channel sel
                                                            ect
   22 00000000 400380A4 
                       ADC0_SSCTL3
                               EQU              0x400380A4  ; Sample sequence c
                                                            ontrol
   23 00000000 400380A8 
                       ADC0_SSFIFO3



ARM Macro Assembler    Page 2 


                               EQU              0x400380A8  ; Channel 3 results
                                                            
   24 00000000 40038FC4 
                       ADC0_PP EQU              0x40038FC4  ; Sample rate
   25 00000000 40038FC4 
                       ADC0_TTSSEL
                               EQU              0x40038FC4  ; Trigger source se
                                                            lect
   26 00000000         
   27 00000000                 AREA             |.text|, READONLY, CODE, ALIGN=
2
   28 00000000                 THUMB
   29 00000000         
   30 00000000                 EXPORT           initPot     ; Make available
   31 00000000         
   32 00000000         initPot
   33 00000000         
   34 00000000 B503            PUSH{LR,R1,R0}
   35 00000002         
   36 00000002         ; Start clocks for features to be used
   37 00000002 4922            LDR              R1, =RCGCADC 
                                                            ; Turn on ADC clock
                                                            
   38 00000004 6808            LDR              R0, [R1]
   39 00000006 F040 0001       ORR              R0, R0, #0x01 ; set bit 0 to en
                                                            able ADC0 clock
   40 0000000A 6008            STR              R0, [R1]
   41 0000000C         
   42 0000000C BF00            NOP
   43 0000000E BF00            NOP
   44 00000010 BF00            NOP                          ; Let clock stabili
                                                            ze
   45 00000012         
   46 00000012 491F            LDR              R1, =RCGCGPIO ; Turn on GPIO cl
                                                            ock
   47 00000014 6808            LDR              R0, [R1]
   48 00000016 F040 0010       ORR              R0, R0, #0x10 ; set bit 4 and t
                                                            o enable port E clo
                                                            ck
   49 0000001A 6008            STR              R0, [R1]
   50 0000001C         
   51 0000001C BF00            NOP
   52 0000001E BF00            NOP
   53 00000020 BF00            NOP                          ; Let clock stabili
                                                            ze
   54 00000022         
   55 00000022         ; Setup GPIO to make PE3 input for ADC0
   56 00000022         ; Enable alternate functions
   57 00000022 491C            LDR              R1, =PORTE_AFSEL
   58 00000024 6808            LDR              R0, [R1]
   59 00000026 F040 0004       ORR              R0, R0, #0x04 ; set bit 2 to en
                                                            able alt functions 
                                                            on PE2
   60 0000002A 6008            STR              R0, [R1]
   61 0000002C         
   62 0000002C         ; PCTL does not have to be configured
   63 0000002C         ; since ADC0 is automatically selected when
   64 0000002C         ; port pin is set to analog.
   65 0000002C         



ARM Macro Assembler    Page 3 


   66 0000002C         ; Disable digital on PE2
   67 0000002C 491A            LDR              R1, =PORTE_DEN
   68 0000002E 6808            LDR              R0, [R1]
   69 00000030 F020 0004       BIC              R0, R0, #0x04 ; clear bit 2 to 
                                                            disable analog on P
                                                            E2
   70 00000034 6008            STR              R0, [R1]
   71 00000036         
   72 00000036         ; Enable analog on PE2
   73 00000036 4919            LDR              R1, =PORTE_AMSEL
   74 00000038 6808            LDR              R0, [R1]
   75 0000003A F040 0004       ORR              R0, R0, #0x04 ; set bit 2 to en
                                                            able analog on PE2
   76 0000003E 6008            STR              R0, [R1]
   77 00000040         
   78 00000040         ; Disable sequencer while ADC setup
   79 00000040 4917            LDR              R1, =ADC0_ACTSS
   80 00000042 6808            LDR              R0, [R1]
   81 00000044 F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable seq 3
   82 00000048 6008            STR              R0, [R1]
   83 0000004A         
   84 0000004A         
   85 0000004A         ; Select trigger source
   86 0000004A 4916            LDR              R1, =ADC0_EMUX
   87 0000004C 6808            LDR              R0, [R1]
   88 0000004E F420 4070       BIC              R0, R0, #0xF000 
                                                            ; clear bits 15:12 
                                                            
   89 00000052 6008            STR              R0, [R1]
   90 00000054         
   91 00000054         ; Select input channel
   92 00000054 4914            LDR              R1, =ADC0_SSMUX3
   93 00000056 6808            LDR              R0, [R1]
   94 00000058 F020 000F       BIC              R0, R0, #0x000F 
                                                            ; clear bits 3:0 
   95 0000005C F040 0001       ORR              R0, R0, #0x0001 
                                                            ; to select AIN1
   96 00000060 6008            STR              R0, [R1]
   97 00000062         ; Config sample sequence
   98 00000062 4912            LDR              R1, =ADC0_SSCTL3
   99 00000064 6808            LDR              R0, [R1]
  100 00000066 F040 0006       ORR              R0, R0, #0x06 ; set bit 1 (END0
                                                            ) ?EN
  101 0000006A 6008            STR              R0, [R1]
  102 0000006C         ; Set sample rate
  103 0000006C 4910            LDR              R1, =ADC0_PP
  104 0000006E 6808            LDR              R0, [R1]
  105 00000070 F020 000F       BIC              R0, #0x0F   ; 
  106 00000074 F040 0001       ORR              R0, R0, #0x01 ; set bits 3:0 to
                                                             1 for 125k sps
  107 00000078 6008            STR              R0, [R1]
  108 0000007A         ; Done with setup, enable sequencer
  109 0000007A 4909            LDR              R1, =ADC0_ACTSS
  110 0000007C 6808            LDR              R0, [R1]
  111 0000007E F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able seq 3
  112 00000082 6008            STR              R0, [R1]    ; sampling enabled 
                                                            but not initiated y



ARM Macro Assembler    Page 4 


                                                            et
  113 00000084         
  114 00000084 E8BD 4003       POP{LR,R1,R0}
  115 00000088         
  116 00000088 4770            BX               LR
  117 0000008A         
  118 0000008A 00 00           ALIGN                        ; Aligning the outp
                                                            ut binary
  119 0000008C                 END                          ; End of file
              400FE638 
              400FE608 
              40024420 
              4002451C 
              40024528 
              40038000 
              40038014 
              400380A0 
              400380A4 
              40038FC4 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\initpot.d -o.\objects\initpot.o -I.\RTE\_Target_1 -IC
:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v5\ARM\
CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 5
24" --predefine="TM4C1231H6PM SETA 1" --list=.\listings\initpot.lst initPot.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 27 in file initPot.s
   Uses
      None
Comment: .text unused
initPot 00000000

Symbol: initPot
   Definitions
      At line 32 in file initPot.s
   Uses
      At line 30 in file initPot.s
Comment: initPot used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC0_ACTSS 40038000

Symbol: ADC0_ACTSS
   Definitions
      At line 15 in file initPot.s
   Uses
      At line 79 in file initPot.s
      At line 109 in file initPot.s

ADC0_EMUX 40038014

Symbol: ADC0_EMUX
   Definitions
      At line 19 in file initPot.s
   Uses
      At line 86 in file initPot.s
Comment: ADC0_EMUX used once
ADC0_IM 40038008

Symbol: ADC0_IM
   Definitions
      At line 17 in file initPot.s
   Uses
      None
Comment: ADC0_IM unused
ADC0_ISC 40038034

Symbol: ADC0_ISC
   Definitions
      At line 18 in file initPot.s
   Uses
      None
Comment: ADC0_ISC unused
ADC0_PP 40038FC4

Symbol: ADC0_PP
   Definitions
      At line 24 in file initPot.s
   Uses
      At line 103 in file initPot.s
Comment: ADC0_PP used once
ADC0_PSSI 40038028

Symbol: ADC0_PSSI
   Definitions
      At line 20 in file initPot.s
   Uses
      None
Comment: ADC0_PSSI unused
ADC0_RIS 40038004

Symbol: ADC0_RIS
   Definitions
      At line 16 in file initPot.s
   Uses
      None
Comment: ADC0_RIS unused
ADC0_SSCTL3 400380A4




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: ADC0_SSCTL3
   Definitions
      At line 22 in file initPot.s
   Uses
      At line 98 in file initPot.s
Comment: ADC0_SSCTL3 used once
ADC0_SSFIFO3 400380A8

Symbol: ADC0_SSFIFO3
   Definitions
      At line 23 in file initPot.s
   Uses
      None
Comment: ADC0_SSFIFO3 unused
ADC0_SSMUX3 400380A0

Symbol: ADC0_SSMUX3
   Definitions
      At line 21 in file initPot.s
   Uses
      At line 92 in file initPot.s
Comment: ADC0_SSMUX3 used once
ADC0_TTSSEL 40038FC4

Symbol: ADC0_TTSSEL
   Definitions
      At line 25 in file initPot.s
   Uses
      None
Comment: ADC0_TTSSEL unused
PORTE_AFSEL 40024420

Symbol: PORTE_AFSEL
   Definitions
      At line 7 in file initPot.s
   Uses
      At line 57 in file initPot.s
Comment: PORTE_AFSEL used once
PORTE_AMSEL 40024528

Symbol: PORTE_AMSEL
   Definitions
      At line 8 in file initPot.s
   Uses
      At line 73 in file initPot.s
Comment: PORTE_AMSEL used once
PORTE_DEN 4002451C

Symbol: PORTE_DEN
   Definitions
      At line 5 in file initPot.s
   Uses
      At line 67 in file initPot.s
Comment: PORTE_DEN used once
PORTE_PCTL 4002452C

Symbol: PORTE_PCTL
   Definitions
      At line 6 in file initPot.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: PORTE_PCTL unused
RCGCADC 400FE638

Symbol: RCGCADC
   Definitions
      At line 12 in file initPot.s
   Uses
      At line 37 in file initPot.s
Comment: RCGCADC used once
RCGCGPIO 400FE608

Symbol: RCGCGPIO
   Definitions
      At line 2 in file initPot.s
   Uses
      At line 46 in file initPot.s
Comment: RCGCGPIO used once
17 symbols
355 symbols in table
