<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/dac/ad9144/ad9144.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_97e3443f06d8305bc940c694cbb082dd.html">dac</a></li><li class="navelem"><a class="el" href="dir_a213c748fa9f7ffc329554ee8389ff86.html">ad9144</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ad9144.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of AD9144 Driver.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &quot;<a class="el" href="delay_8h_source.html">delay.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="spi_8h_source.html">spi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="util_8h_source.html">util.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ad9144.h:</div>
<div class="dyncontent">
<div class="center"><img src="ad9144_8h__incl.png" border="0" usemap="#drivers_2dac_2ad9144_2ad9144_8h" alt=""/></div>
<map name="drivers_2dac_2ad9144_2ad9144_8h" id="drivers_2dac_2ad9144_2ad9144_8h">
<area shape="rect" title="Header file of AD9144 Driver." alt="" coords="25,5,172,47"/>
<area shape="rect" title=" " alt="" coords="55,169,126,196"/>
<area shape="rect" href="delay_8h.html" title="Header file of Delay functions." alt="" coords="22,95,90,121"/>
<area shape="rect" href="spi_8h.html" title="Header file of SPI Interface." alt="" coords="115,95,168,121"/>
<area shape="rect" href="util_8h.html" title="Implementation of utility functions." alt="" coords="193,95,247,121"/>
<area shape="rect" title=" " alt="" coords="167,169,238,196"/>
<area shape="rect" title=" " alt="" coords="263,169,345,196"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="ad9144_8h__dep__incl.png" border="0" usemap="#drivers_2dac_2ad9144_2ad9144_8hdep" alt=""/></div>
<map name="drivers_2dac_2ad9144_2ad9144_8hdep" id="drivers_2dac_2ad9144_2ad9144_8hdep">
<area shape="rect" title="Header file of AD9144 Driver." alt="" coords="287,5,433,47"/>
<area shape="rect" href="ad9144_8c.html" title="Implementation of AD9144 Driver." alt="" coords="5,95,152,136"/>
<area shape="rect" href="iio__ad9144_8h.html" title="Header file of AD9144 iio." alt="" coords="176,95,323,136"/>
<area shape="rect" href="fmcdaq2_2src_2app_2app__iio_8c.html" title="Application IIO setup." alt="" coords="314,184,473,225"/>
<area shape="rect" href="fmcdaq2_2src_2app_2app__iio_8h.html" title="Application IIO setup." alt="" coords="398,95,557,136"/>
<area shape="rect" href="fmcdaq2_8c.html" title="Implementation of Main Function." alt="" coords="581,95,739,136"/>
<area shape="rect" href="iio__ad9144_8c.html" title="Implementation of AD9144 IIO Driver." alt="" coords="143,184,289,225"/>
</map>
</div>
</div>
<p><a href="ad9144_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structad9144__dev.html">ad9144_dev</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structad9144__init__param.html">ad9144_init_param</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad2d3acca30a2d858c8665d44013ee1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad2d3acca30a2d858c8665d44013ee1e9">REG_SPI_INTFCONFA</a>&#160;&#160;&#160;0x000 /* Interface configuration A */</td></tr>
<tr class="separator:ad2d3acca30a2d858c8665d44013ee1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f331707b5d72f230a5984d4bdc6f0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8f331707b5d72f230a5984d4bdc6f0e5">REG_SPI_INTFCONFB</a>&#160;&#160;&#160;0x001 /* Interface configuration B */</td></tr>
<tr class="separator:a8f331707b5d72f230a5984d4bdc6f0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15f9c6976447b3f679860358ae16ec24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a15f9c6976447b3f679860358ae16ec24">REG_SPI_DEVCONF</a>&#160;&#160;&#160;0x002 /* Device Configuration */</td></tr>
<tr class="separator:a15f9c6976447b3f679860358ae16ec24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6e806d875ec9896f94095251061212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9f6e806d875ec9896f94095251061212">REG_SPI_PRODIDL</a>&#160;&#160;&#160;0x004 /* Product Identification Low Byte */</td></tr>
<tr class="separator:a9f6e806d875ec9896f94095251061212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9157256496a0863bc02bbe5d6e8810f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9157256496a0863bc02bbe5d6e8810f7">REG_SPI_PRODIDH</a>&#160;&#160;&#160;0x005 /* Product Identification High Byte */</td></tr>
<tr class="separator:a9157256496a0863bc02bbe5d6e8810f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24f1273853239c8cd078ec08d85cc4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad24f1273853239c8cd078ec08d85cc4a">REG_SPI_CHIPGRADE</a>&#160;&#160;&#160;0x006 /* Chip Grade */</td></tr>
<tr class="separator:ad24f1273853239c8cd078ec08d85cc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46257911f3c7467d6f8860dfab9331f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a46257911f3c7467d6f8860dfab9331f3">REG_SPI_PAGEINDX</a>&#160;&#160;&#160;0x008 /* Page Pointer or Device Index */</td></tr>
<tr class="separator:a46257911f3c7467d6f8860dfab9331f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5517ab3f7d840595fd06923b088c0d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5517ab3f7d840595fd06923b088c0d4c">REG_SPI_DEVINDX2</a>&#160;&#160;&#160;0x009 /* Secondary Device Index */</td></tr>
<tr class="separator:a5517ab3f7d840595fd06923b088c0d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f03ac58a651cdd752b5dd7090c4ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad9f03ac58a651cdd752b5dd7090c4ec6">REG_SPI_SCRATCHPAD</a>&#160;&#160;&#160;0x00A /* Scratch Pad */</td></tr>
<tr class="separator:ad9f03ac58a651cdd752b5dd7090c4ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6755ee7c6a9865cba879744f776055be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6755ee7c6a9865cba879744f776055be">REG_SPI_MS_UPDATE</a>&#160;&#160;&#160;0x00F /* Master/Slave Update Bit */</td></tr>
<tr class="separator:a6755ee7c6a9865cba879744f776055be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c98c4ed4368b965164f8d42798b9073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8c98c4ed4368b965164f8d42798b9073">REG_PWRCNTRL0</a>&#160;&#160;&#160;0x011 /* Power Control Reg 1 */</td></tr>
<tr class="separator:a8c98c4ed4368b965164f8d42798b9073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016d4336e25924ea9920ea297c11fff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a016d4336e25924ea9920ea297c11fff1">REG_TXENMASK1</a>&#160;&#160;&#160;0x012 /* TXenable masks */</td></tr>
<tr class="separator:a016d4336e25924ea9920ea297c11fff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aac731506b7943018672ac77ec46cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7aac731506b7943018672ac77ec46cdd">REG_PWRCNTRL3</a>&#160;&#160;&#160;0x013 /* Power control register 3 */</td></tr>
<tr class="separator:a7aac731506b7943018672ac77ec46cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71eafe36bd22a0f77d4acf095d82bd5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a71eafe36bd22a0f77d4acf095d82bd5b">REG_COARSE_GROUP_DLY</a>&#160;&#160;&#160;0x014 /* Coarse Group Delay Adjustment */</td></tr>
<tr class="separator:a71eafe36bd22a0f77d4acf095d82bd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd2d2301836bab8d3a29a6011fb7c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aecd2d2301836bab8d3a29a6011fb7c7b">REG_IRQ_ENABLE0</a>&#160;&#160;&#160;0x01F /* Interrupt Enable */</td></tr>
<tr class="separator:aecd2d2301836bab8d3a29a6011fb7c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339ff99b0a8b7a7e2c6e674e47c07ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a339ff99b0a8b7a7e2c6e674e47c07ae5">REG_IRQ_ENABLE1</a>&#160;&#160;&#160;0x020 /* Interrupt Enable */</td></tr>
<tr class="separator:a339ff99b0a8b7a7e2c6e674e47c07ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af352b119dc25e8ae5e5d263634884ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af352b119dc25e8ae5e5d263634884ec4">REG_IRQ_ENABLE2</a>&#160;&#160;&#160;0x021 /* Interrupt Enable */</td></tr>
<tr class="separator:af352b119dc25e8ae5e5d263634884ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad905641ac254f313a43fbd7ba68b8a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad905641ac254f313a43fbd7ba68b8a17">REG_IRQ_ENABLE3</a>&#160;&#160;&#160;0x022 /* Interrupt Enable */</td></tr>
<tr class="separator:ad905641ac254f313a43fbd7ba68b8a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0100ba0189b1bc66de168876c2a4ce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0100ba0189b1bc66de168876c2a4ce1c">REG_IRQ_STATUS0</a>&#160;&#160;&#160;0x023 /* Interrupt Status */</td></tr>
<tr class="separator:a0100ba0189b1bc66de168876c2a4ce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d149ce194a6442c2bfb32b12443d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0d149ce194a6442c2bfb32b12443d67b">REG_IRQ_STATUS1</a>&#160;&#160;&#160;0x024 /* Interrupt Status */</td></tr>
<tr class="separator:a0d149ce194a6442c2bfb32b12443d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a946ce805dc7ba72cdb0ea86d8bf97153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a946ce805dc7ba72cdb0ea86d8bf97153">REG_IRQ_STATUS2</a>&#160;&#160;&#160;0x025 /* Interrupt Status */</td></tr>
<tr class="separator:a946ce805dc7ba72cdb0ea86d8bf97153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f97338ed3b1908bd10edce88915968f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8f97338ed3b1908bd10edce88915968f">REG_IRQ_STATUS3</a>&#160;&#160;&#160;0x026 /* Interrupt Status */</td></tr>
<tr class="separator:a8f97338ed3b1908bd10edce88915968f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dee62c7a0e7d8ea0a9d93b4566c3c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1dee62c7a0e7d8ea0a9d93b4566c3c69">REG_JESD_CHECKS</a>&#160;&#160;&#160;0x030 /* JESD Parameter Checking */</td></tr>
<tr class="separator:a1dee62c7a0e7d8ea0a9d93b4566c3c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a936f439a3e40dfa6dde1cfb6c3002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa2a936f439a3e40dfa6dde1cfb6c3002">REG_SYNC_TESTCTRL</a>&#160;&#160;&#160;0x031 /* Sync Control Reg0 */</td></tr>
<tr class="separator:aa2a936f439a3e40dfa6dde1cfb6c3002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a638815dba5b4ea4cc88d6c6f16ba1897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a638815dba5b4ea4cc88d6c6f16ba1897">REG_SYNC_DACDELAY_L</a>&#160;&#160;&#160;0x032 /* Sync Logic DacDelay [7:0] */</td></tr>
<tr class="separator:a638815dba5b4ea4cc88d6c6f16ba1897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a48233d836287605dba3514794ae95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a39a48233d836287605dba3514794ae95">REG_SYNC_DACDELAY_H</a>&#160;&#160;&#160;0x033 /* Sync Logic DacDelay [8] */</td></tr>
<tr class="separator:a39a48233d836287605dba3514794ae95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d39a2fe2a9c38c419bafa78d8c4020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a60d39a2fe2a9c38c419bafa78d8c4020">REG_SYNC_ERRWINDOW</a>&#160;&#160;&#160;0x034 /* Sync Error Window */</td></tr>
<tr class="separator:a60d39a2fe2a9c38c419bafa78d8c4020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b6aec570754568b8ee0992886377f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af0b6aec570754568b8ee0992886377f0">REG_SYNC_DLYCOUNT</a>&#160;&#160;&#160;0x035 /* Sync Control Ref Delay Count */</td></tr>
<tr class="separator:af0b6aec570754568b8ee0992886377f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34208ad8e6a48ed0c9826ec4dc647c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a34208ad8e6a48ed0c9826ec4dc647c30">REG_SYNC_REFCOUNT</a>&#160;&#160;&#160;0x036 /* Sync SysRef InActive Interval */</td></tr>
<tr class="separator:a34208ad8e6a48ed0c9826ec4dc647c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f6f43315217a25981ae2e14fcc350b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af4f6f43315217a25981ae2e14fcc350b">REG_SYNC_LASTERR_L</a>&#160;&#160;&#160;0x038 /* SyncLASTerror_L */</td></tr>
<tr class="separator:af4f6f43315217a25981ae2e14fcc350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af914c656616e92b2501625fb25c23c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af914c656616e92b2501625fb25c23c74">REG_SYNC_LASTERR_H</a>&#160;&#160;&#160;0x039 /* SyncLASTerror_H */</td></tr>
<tr class="separator:af914c656616e92b2501625fb25c23c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c45e77c561b433ac4bda56a70b193d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a31c45e77c561b433ac4bda56a70b193d">REG_SYNC_CTRL</a>&#160;&#160;&#160;0x03A /* Sync Mode Control */</td></tr>
<tr class="separator:a31c45e77c561b433ac4bda56a70b193d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1293d3efb9c3565f7c0bf00e52c3a57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1293d3efb9c3565f7c0bf00e52c3a57a">REG_SYNC_STATUS</a>&#160;&#160;&#160;0x03B /* Sync Alignment Flags */</td></tr>
<tr class="separator:a1293d3efb9c3565f7c0bf00e52c3a57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa99be627ad015de88623fca4d87ff78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aaa99be627ad015de88623fca4d87ff78">REG_SYNC_CURRERR_L</a>&#160;&#160;&#160;0x03C /* Sync Alignment Error[7:0] */</td></tr>
<tr class="separator:aaa99be627ad015de88623fca4d87ff78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfbecb2f9c4bfd80c2574967a3202d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abfbecb2f9c4bfd80c2574967a3202d82">REG_SYNC_CURRERR_H</a>&#160;&#160;&#160;0x03D /* Sync Alignment Error[8] */</td></tr>
<tr class="separator:abfbecb2f9c4bfd80c2574967a3202d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375187a7daa30d471dd38b7778450293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a375187a7daa30d471dd38b7778450293">REG_ERROR_THERM</a>&#160;&#160;&#160;0x03E /* Sync Error Thermometer */</td></tr>
<tr class="separator:a375187a7daa30d471dd38b7778450293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434a83f5cc407208d0b2f65da5ce8110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a434a83f5cc407208d0b2f65da5ce8110">REG_DACGAIN0_1</a>&#160;&#160;&#160;0x040 /* MSBs of Full Scale Adjust DAC */</td></tr>
<tr class="separator:a434a83f5cc407208d0b2f65da5ce8110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a6e1b427705954e29fc363ec406b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a94a6e1b427705954e29fc363ec406b54">REG_DACGAIN0_0</a>&#160;&#160;&#160;0x041 /* LSBs of Full Scale Adjust DAC */</td></tr>
<tr class="separator:a94a6e1b427705954e29fc363ec406b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de71a823a60065bff3af0fb75a0c39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3de71a823a60065bff3af0fb75a0c39a">REG_DACGAIN1_1</a>&#160;&#160;&#160;0x042 /* MSBs of Full Scale Adjust DAC */</td></tr>
<tr class="separator:a3de71a823a60065bff3af0fb75a0c39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741461e62e462aac6b175bafaf4816e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a741461e62e462aac6b175bafaf4816e4">REG_DACGAIN1_0</a>&#160;&#160;&#160;0x043 /* LSBs of Full Scale Adjust DAC */</td></tr>
<tr class="separator:a741461e62e462aac6b175bafaf4816e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a574a5ca11fe5f591994f7a3e277b16da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a574a5ca11fe5f591994f7a3e277b16da">REG_DACGAIN2_1</a>&#160;&#160;&#160;0x044 /* MSBs of Full Scale Adjust DAC */</td></tr>
<tr class="separator:a574a5ca11fe5f591994f7a3e277b16da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6a68a044a33adf0c57261e5b5ad8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aec6a68a044a33adf0c57261e5b5ad8b1">REG_DACGAIN2_0</a>&#160;&#160;&#160;0x045 /* LSBs of Full Scale Adjust DAC */</td></tr>
<tr class="separator:aec6a68a044a33adf0c57261e5b5ad8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae23df455e76ccaa3a89de84a5b1da36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aae23df455e76ccaa3a89de84a5b1da36">REG_DACGAIN3_1</a>&#160;&#160;&#160;0x046 /* MSBs of Full Scale Adjust DAC */</td></tr>
<tr class="separator:aae23df455e76ccaa3a89de84a5b1da36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe0c243ac50b85ea8665305bcd1663f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0fe0c243ac50b85ea8665305bcd1663f">REG_DACGAIN3_0</a>&#160;&#160;&#160;0x047 /* LSBs of Full Scale Adjust DAC */</td></tr>
<tr class="separator:a0fe0c243ac50b85ea8665305bcd1663f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8458a2d4ff80fafab41a5bc529ffeb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af8458a2d4ff80fafab41a5bc529ffeb1">REG_PD_DACLDO</a>&#160;&#160;&#160;0x048 /* Powerdown DAC LDOs */</td></tr>
<tr class="separator:af8458a2d4ff80fafab41a5bc529ffeb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f41c247b159c3d05e7f41aa0bf68ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a4f41c247b159c3d05e7f41aa0bf68ea1">REG_STAT_DACLDO</a>&#160;&#160;&#160;0x049 /* DAC LDO Status */</td></tr>
<tr class="separator:a4f41c247b159c3d05e7f41aa0bf68ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b441443e7f2566079833b49f4f806f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a85b441443e7f2566079833b49f4f806f">REG_DECODE_CTRL0</a>&#160;&#160;&#160;0x04B /* Decoder Control */</td></tr>
<tr class="separator:a85b441443e7f2566079833b49f4f806f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e7506fb897cc4bda4dfe2a744a03c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a87e7506fb897cc4bda4dfe2a744a03c6">REG_DECODE_CTRL1</a>&#160;&#160;&#160;0x04C /* Decoder Control */</td></tr>
<tr class="separator:a87e7506fb897cc4bda4dfe2a744a03c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d02a871257b6349332194d6ce445f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5d02a871257b6349332194d6ce445f6e">REG_DECODE_CTRL2</a>&#160;&#160;&#160;0x04D /* Decoder Control */</td></tr>
<tr class="separator:a5d02a871257b6349332194d6ce445f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8be814945e99f05295144fa06db22c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae8be814945e99f05295144fa06db22c4">REG_DECODE_CTRL3</a>&#160;&#160;&#160;0x04E /* Decoder Control */</td></tr>
<tr class="separator:ae8be814945e99f05295144fa06db22c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae487bdae4f3bbdfc71d04b79fd3bcd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae487bdae4f3bbdfc71d04b79fd3bcd95">REG_NCO_CLRMODE</a>&#160;&#160;&#160;0x050 /* NCO CLR Mode */</td></tr>
<tr class="separator:ae487bdae4f3bbdfc71d04b79fd3bcd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef07b7ca0ea44248d45b8fd60873463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2ef07b7ca0ea44248d45b8fd60873463">REG_NCOKEY_ILSB</a>&#160;&#160;&#160;0x051 /* NCO Clear on Data Key I lsb */</td></tr>
<tr class="separator:a2ef07b7ca0ea44248d45b8fd60873463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a284a7b3819b0b8fbd507e2f2a919fe93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a284a7b3819b0b8fbd507e2f2a919fe93">REG_NCOKEY_IMSB</a>&#160;&#160;&#160;0x052 /* NCO Clear on Data Key I msb */</td></tr>
<tr class="separator:a284a7b3819b0b8fbd507e2f2a919fe93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7346c5a9ebc43e20c870b0fa357725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7b7346c5a9ebc43e20c870b0fa357725">REG_NCOKEY_QLSB</a>&#160;&#160;&#160;0x053 /* NCO Clear on Data Key Q lsb */</td></tr>
<tr class="separator:a7b7346c5a9ebc43e20c870b0fa357725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7519366d541e3200e0552d6128ae947d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7519366d541e3200e0552d6128ae947d">REG_NCOKEY_QMSB</a>&#160;&#160;&#160;0x054 /* NCO Clear on Data Key Q msb */</td></tr>
<tr class="separator:a7519366d541e3200e0552d6128ae947d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9455fb9b303561ade33fe50902da19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af9455fb9b303561ade33fe50902da19f">REG_PA_THRES0</a>&#160;&#160;&#160;0x060 /* PDP Threshold */</td></tr>
<tr class="separator:af9455fb9b303561ade33fe50902da19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f5474aceaf62ae6f740498f3a26b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a36f5474aceaf62ae6f740498f3a26b92">REG_PA_THRES1</a>&#160;&#160;&#160;0x061 /* PDP Threshold */</td></tr>
<tr class="separator:a36f5474aceaf62ae6f740498f3a26b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1b91284a232508579e4f33460b00c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0b1b91284a232508579e4f33460b00c0">REG_PA_AVG_TIME</a>&#160;&#160;&#160;0x062 /* PDP Control */</td></tr>
<tr class="separator:a0b1b91284a232508579e4f33460b00c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf13ec5eb76bee2f5d729a234d51ec23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aaf13ec5eb76bee2f5d729a234d51ec23">REG_PA_POWER0</a>&#160;&#160;&#160;0x063 /* PDP Power */</td></tr>
<tr class="separator:aaf13ec5eb76bee2f5d729a234d51ec23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf1b20d802c0bc9a0d368d92b5795e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#acf1b20d802c0bc9a0d368d92b5795e28">REG_PA_POWER1</a>&#160;&#160;&#160;0x064 /* PDP Power */</td></tr>
<tr class="separator:acf1b20d802c0bc9a0d368d92b5795e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26fcc78e81db3a154bddb3234922bf22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a26fcc78e81db3a154bddb3234922bf22">REG_CLKCFG0</a>&#160;&#160;&#160;0x080 /* Clock Configuration */</td></tr>
<tr class="separator:a26fcc78e81db3a154bddb3234922bf22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b15790005684965803ebfd9290cf996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9b15790005684965803ebfd9290cf996">REG_SYSREF_ACTRL0</a>&#160;&#160;&#160;0x081 /* <a class="el" href="t__ad9528_8h.html#acdc723dfce0e71ec519692c8256d9025af2edc19cf35e085cd843d7df37987b08">SYSREF</a> Analog Control 0 */</td></tr>
<tr class="separator:a9b15790005684965803ebfd9290cf996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16d2012b72d5f6597cbc100cdb6299f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab16d2012b72d5f6597cbc100cdb6299f">REG_SYSREF_ACTRL1</a>&#160;&#160;&#160;0x082 /* <a class="el" href="t__ad9528_8h.html#acdc723dfce0e71ec519692c8256d9025af2edc19cf35e085cd843d7df37987b08">SYSREF</a> Analog Control 1 */</td></tr>
<tr class="separator:ab16d2012b72d5f6597cbc100cdb6299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b95010c2cf44ade426740e71059dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a45b95010c2cf44ade426740e71059dd1">REG_DACPLLCNTRL</a>&#160;&#160;&#160;0x083 /* Top Level Control DAC Clock PLL */</td></tr>
<tr class="separator:a45b95010c2cf44ade426740e71059dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa8258c1186ddedeb2122d4fd244f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1fa8258c1186ddedeb2122d4fd244f24">REG_DACPLLSTATUS</a>&#160;&#160;&#160;0x084 /* DAC PLL Status Bits */</td></tr>
<tr class="separator:a1fa8258c1186ddedeb2122d4fd244f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78dbb6b0c16b235d83f5e822cec5750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad78dbb6b0c16b235d83f5e822cec5750">REG_DACINTEGERWORD0</a>&#160;&#160;&#160;0x085 /* Feedback divider tuning word */</td></tr>
<tr class="separator:ad78dbb6b0c16b235d83f5e822cec5750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d411e5e30327314e4209b07248c0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa6d411e5e30327314e4209b07248c0a4">REG_DACLOOPFILT1</a>&#160;&#160;&#160;0x087 /* <a class="el" href="ad9361_8h.html#a815fe638a44110df4f417a91a1a1c13b">C1</a> and <a class="el" href="ad9361_8h.html#ad5edeb79915adeea5db828f37a83d310">C2</a> control */</td></tr>
<tr class="separator:aa6d411e5e30327314e4209b07248c0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a630179a92c1f3c915962d5b7f202eed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a630179a92c1f3c915962d5b7f202eed5">REG_DACLOOPFILT2</a>&#160;&#160;&#160;0x088 /* <a class="el" href="ad9361_8h.html#a514570352784e6a1c5b3fbea20bdda16">R1</a> and C3 control */</td></tr>
<tr class="separator:a630179a92c1f3c915962d5b7f202eed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595e7d9f630870b56b8fd8b067eeb4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a595e7d9f630870b56b8fd8b067eeb4af">REG_DACLOOPFILT3</a>&#160;&#160;&#160;0x089 /* Bypass and <a class="el" href="ad9361_8h.html#adbc315390eb210731db4704d1b33095d">R2</a> control */</td></tr>
<tr class="separator:a595e7d9f630870b56b8fd8b067eeb4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed864111caf6f386ece0aaca5f9dff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1ed864111caf6f386ece0aaca5f9dff7">REG_DACCPCNTRL</a>&#160;&#160;&#160;0x08A /* Charge Pump/Cntrl Voltage */</td></tr>
<tr class="separator:a1ed864111caf6f386ece0aaca5f9dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf10702de04abb4b3a0b934b27650741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abf10702de04abb4b3a0b934b27650741">REG_DACLOGENCNTRL</a>&#160;&#160;&#160;0x08B /* Logen Control */</td></tr>
<tr class="separator:abf10702de04abb4b3a0b934b27650741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ddbe683cd94b9cee42f7c5b9ee928e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a10ddbe683cd94b9cee42f7c5b9ee928e">REG_DACLDOCNTRL1</a>&#160;&#160;&#160;0x08C /* LDO Control1 + Reference Divider */</td></tr>
<tr class="separator:a10ddbe683cd94b9cee42f7c5b9ee928e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9cd3f855afe6a2ddd62cb175bc5212e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab9cd3f855afe6a2ddd62cb175bc5212e">REG_CAL_DAC_ERR</a>&#160;&#160;&#160;0x0E0 /* Report DAC Cal errors */</td></tr>
<tr class="separator:ab9cd3f855afe6a2ddd62cb175bc5212e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9dd84b0224832bb889e3cdb2d17d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aba9dd84b0224832bb889e3cdb2d17d42">REG_CAL_MSB_THRES</a>&#160;&#160;&#160;0x0E1 /* MSB sweep Threshold definition */</td></tr>
<tr class="separator:aba9dd84b0224832bb889e3cdb2d17d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8b0a137da4cec96533c75870bce5b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9b8b0a137da4cec96533c75870bce5b4">REG_CAL_CTRL_GLOBAL</a>&#160;&#160;&#160;0x0E2 /* Global Calibration DAC Control */</td></tr>
<tr class="separator:a9b8b0a137da4cec96533c75870bce5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac748c2803ba789b142f34f2b0a660047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac748c2803ba789b142f34f2b0a660047">REG_CAL_MSBHILVL</a>&#160;&#160;&#160;0x0E3 /* High Level for MSB level compare */</td></tr>
<tr class="separator:ac748c2803ba789b142f34f2b0a660047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4480d781ff92ffc6e27e55329d49ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa4480d781ff92ffc6e27e55329d49ffc">REG_CAL_MSBLOLVL</a>&#160;&#160;&#160;0x0E4 /* Low Level for MSB level compare */</td></tr>
<tr class="separator:aa4480d781ff92ffc6e27e55329d49ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a189ab83a5ebf29b5b5a2bca67c23c873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a189ab83a5ebf29b5b5a2bca67c23c873">REG_CAL_THRESH</a>&#160;&#160;&#160;0x0E5 /* TAC Threshold definition */</td></tr>
<tr class="separator:a189ab83a5ebf29b5b5a2bca67c23c873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8bc537468c2616b6dc6c736aab78dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae8bc537468c2616b6dc6c736aab78dac">REG_CAL_AVG_CNT</a>&#160;&#160;&#160;0x0E6 /* CAL DAC Number of averages */</td></tr>
<tr class="separator:ae8bc537468c2616b6dc6c736aab78dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aaa9f5de044a2f7626b711762540993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0aaa9f5de044a2f7626b711762540993">REG_CAL_CLKDIV</a>&#160;&#160;&#160;0x0E7 /* Calibration DAC clock divide */</td></tr>
<tr class="separator:a0aaa9f5de044a2f7626b711762540993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b8a557aac60e46d02e1b8481c544bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a35b8a557aac60e46d02e1b8481c544bd">REG_CAL_INDX</a>&#160;&#160;&#160;0x0E8 /* Calibration DAC Select */</td></tr>
<tr class="separator:a35b8a557aac60e46d02e1b8481c544bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a410b1790c6facb7f8354ae18b2eb2f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a410b1790c6facb7f8354ae18b2eb2f94">REG_CAL_CTRL</a>&#160;&#160;&#160;0x0E9 /* Calibration DAC Control */</td></tr>
<tr class="separator:a410b1790c6facb7f8354ae18b2eb2f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a1e37c81bd117cab102b5892598628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab7a1e37c81bd117cab102b5892598628">REG_CAL_ADDR</a>&#160;&#160;&#160;0x0EA /* Calibration DAC Address */</td></tr>
<tr class="separator:ab7a1e37c81bd117cab102b5892598628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337f659c541b7a2a6bea74af27e3babf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a337f659c541b7a2a6bea74af27e3babf">REG_CAL_DATA</a>&#160;&#160;&#160;0x0EB /* Calibration DAC Data */</td></tr>
<tr class="separator:a337f659c541b7a2a6bea74af27e3babf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac546373ede4202d93323618fca23deec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac546373ede4202d93323618fca23deec">REG_CAL_UPDATE</a>&#160;&#160;&#160;0x0EC /* Calibration DAC Write Update */</td></tr>
<tr class="separator:ac546373ede4202d93323618fca23deec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38b83e0921e41bf9347fa92eb09683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af38b83e0921e41bf9347fa92eb09683d">REG_CAL_INIT</a>&#160;&#160;&#160;0x0ED /* Calibration init */</td></tr>
<tr class="separator:af38b83e0921e41bf9347fa92eb09683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dea9785d4756aaf2db57e2029f03099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5dea9785d4756aaf2db57e2029f03099">REG_DATA_FORMAT</a>&#160;&#160;&#160;0x110 /* Data format */</td></tr>
<tr class="separator:a5dea9785d4756aaf2db57e2029f03099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293c27e3896a099715782d8b5ceb006c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a293c27e3896a099715782d8b5ceb006c">REG_DATAPATH_CTRL</a>&#160;&#160;&#160;0x111 /* Datapath Control */</td></tr>
<tr class="separator:a293c27e3896a099715782d8b5ceb006c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83ca9041aa9848f6db5ed5471f4cf85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa83ca9041aa9848f6db5ed5471f4cf85">REG_INTERP_MODE</a>&#160;&#160;&#160;0x112 /* Interpolation Mode */</td></tr>
<tr class="separator:aa83ca9041aa9848f6db5ed5471f4cf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5fe715d4324cd8e8ef404e158600e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac5fe715d4324cd8e8ef404e158600e0e">REG_NCO_FTW_UPDATE</a>&#160;&#160;&#160;0x113 /* NCO Frequency Tuning Word Update */</td></tr>
<tr class="separator:ac5fe715d4324cd8e8ef404e158600e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b896079f250ab404812da2ada25b314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8b896079f250ab404812da2ada25b314">REG_FTW0</a>&#160;&#160;&#160;0x114 /* NCO Frequency Tuning Word LSB */</td></tr>
<tr class="separator:a8b896079f250ab404812da2ada25b314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5077ef9977ac7d62ac58690855b2c854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5077ef9977ac7d62ac58690855b2c854">REG_FTW1</a>&#160;&#160;&#160;0x115 /* NCO Frequency Tuning Word */</td></tr>
<tr class="separator:a5077ef9977ac7d62ac58690855b2c854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69ecc9ba52c05edd9ded66528b94ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad69ecc9ba52c05edd9ded66528b94ea2">REG_FTW2</a>&#160;&#160;&#160;0x116 /* NCO Frequency Tuning Word */</td></tr>
<tr class="separator:ad69ecc9ba52c05edd9ded66528b94ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3640619b41f784bd0623a54089ab089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac3640619b41f784bd0623a54089ab089">REG_FTW3</a>&#160;&#160;&#160;0x117 /* NCO Frequency Tuning Word */</td></tr>
<tr class="separator:ac3640619b41f784bd0623a54089ab089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae264a3dd906a2984719d5782df957089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae264a3dd906a2984719d5782df957089">REG_FTW4</a>&#160;&#160;&#160;0x118 /* NCO Frequency Tuning Word */</td></tr>
<tr class="separator:ae264a3dd906a2984719d5782df957089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fde4d450d28faff371919b2fa3fd425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2fde4d450d28faff371919b2fa3fd425">REG_FTW5</a>&#160;&#160;&#160;0x119 /* NCO Frequency Tuning Word MSB */</td></tr>
<tr class="separator:a2fde4d450d28faff371919b2fa3fd425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10af0d04b20d0a098da2b820d4b5ea53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a10af0d04b20d0a098da2b820d4b5ea53">REG_NCO_PHASE_OFFSET0</a>&#160;&#160;&#160;0x11A /* NCO Phase Offset LSB */</td></tr>
<tr class="separator:a10af0d04b20d0a098da2b820d4b5ea53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9fa5d4581fd6304cab676393a20ee13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab9fa5d4581fd6304cab676393a20ee13">REG_NCO_PHASE_OFFSET1</a>&#160;&#160;&#160;0x11B /* NCO Phase Offset MSB */</td></tr>
<tr class="separator:ab9fa5d4581fd6304cab676393a20ee13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0171e1337ed5bba38f1d73bd1955304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae0171e1337ed5bba38f1d73bd1955304">REG_NCO_PHASE_ADJ0</a>&#160;&#160;&#160;0x11C /* I/Q Phase Adjust LSB */</td></tr>
<tr class="separator:ae0171e1337ed5bba38f1d73bd1955304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc9a679f8cf8a5b2a879d6c381bd335e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abc9a679f8cf8a5b2a879d6c381bd335e">REG_NCO_PHASE_ADJ1</a>&#160;&#160;&#160;0x11D /* I/Q Phase Adjust MSB */</td></tr>
<tr class="separator:abc9a679f8cf8a5b2a879d6c381bd335e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea175bd0621749e76667c533c55024a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aea175bd0621749e76667c533c55024a6">REG_TXEN_FUNC</a>&#160;&#160;&#160;0x11E /* Transmit Enable function */</td></tr>
<tr class="separator:aea175bd0621749e76667c533c55024a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac216f5d3b66a8bc78423e9c07b6461c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac216f5d3b66a8bc78423e9c07b6461c7">REG_TXEN_SM_0</a>&#160;&#160;&#160;0x11F /* Transmit enable power control state machine */</td></tr>
<tr class="separator:ac216f5d3b66a8bc78423e9c07b6461c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce5fdda321e27490943eab835b7b71d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#adce5fdda321e27490943eab835b7b71d">REG_TXEN_SM_1</a>&#160;&#160;&#160;0x120 /* Rise and fall */</td></tr>
<tr class="separator:adce5fdda321e27490943eab835b7b71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957e8b7c5d00041c9465ef9e3531b167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a957e8b7c5d00041c9465ef9e3531b167">REG_TXEN_SM_2</a>&#160;&#160;&#160;0x121 /* Transmit enable maximum A */</td></tr>
<tr class="separator:a957e8b7c5d00041c9465ef9e3531b167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14097b5cd4cbe084df0d7fe9918d5913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a14097b5cd4cbe084df0d7fe9918d5913">REG_TXEN_SM_3</a>&#160;&#160;&#160;0x122 /* Transmit enable maximum B */</td></tr>
<tr class="separator:a14097b5cd4cbe084df0d7fe9918d5913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940795cc4f35a37d0524f23fcaab5e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a940795cc4f35a37d0524f23fcaab5e7d">REG_TXEN_SM_4</a>&#160;&#160;&#160;0x123 /* Transmit enable maximum C */</td></tr>
<tr class="separator:a940795cc4f35a37d0524f23fcaab5e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95a874b116d37e4bb246382cdce3ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad95a874b116d37e4bb246382cdce3ec5">REG_TXEN_SM_5</a>&#160;&#160;&#160;0x124 /* Transmit enable maximum D */</td></tr>
<tr class="separator:ad95a874b116d37e4bb246382cdce3ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2135c22547f968fd120d1d51ef86a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2c2135c22547f968fd120d1d51ef86a7">REG_DACOUT_ON_DOWN</a>&#160;&#160;&#160;0x125 /* DAC out down control and on trigger */</td></tr>
<tr class="separator:a2c2135c22547f968fd120d1d51ef86a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a75c7fd9975fc4db88f6599de2f12e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8a75c7fd9975fc4db88f6599de2f12e4">REG_DACOFF</a>&#160;&#160;&#160;0x12C /* DAC Shutdown Source */</td></tr>
<tr class="separator:a8a75c7fd9975fc4db88f6599de2f12e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07893a7e5621ca5c611395ef5ab52b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a07893a7e5621ca5c611395ef5ab52b46">REG_DATA_PATH_FLUSH_COUNT0</a>&#160;&#160;&#160;0x12D /* Data path flush counter LSB */</td></tr>
<tr class="separator:a07893a7e5621ca5c611395ef5ab52b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acacbfdc29b1c58c4c8c46958c4e3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0acacbfdc29b1c58c4c8c46958c4e3e3">REG_DATA_PATH_FLUSH_COUNT1</a>&#160;&#160;&#160;0x12E /* Data path flush counter MSB */</td></tr>
<tr class="separator:a0acacbfdc29b1c58c4c8c46958c4e3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31e57556679bb3b2ed11f7c3cde5c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad31e57556679bb3b2ed11f7c3cde5c46">REG_DIE_TEMP_CTRL0</a>&#160;&#160;&#160;0x12F /* Die Temp Range Control */</td></tr>
<tr class="separator:ad31e57556679bb3b2ed11f7c3cde5c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaea48c7ddaa49701cb59a21483964a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#adaea48c7ddaa49701cb59a21483964a3">REG_DIE_TEMP_CTRL1</a>&#160;&#160;&#160;0x130 /* Die temperature control register */</td></tr>
<tr class="separator:adaea48c7ddaa49701cb59a21483964a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48e96ec11e3dd9132e4e3962085cb78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab48e96ec11e3dd9132e4e3962085cb78">REG_DIE_TEMP_CTRL2</a>&#160;&#160;&#160;0x131 /* Die temperature control register */</td></tr>
<tr class="separator:ab48e96ec11e3dd9132e4e3962085cb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be539605e9a2f5d7c8685c2500651ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5be539605e9a2f5d7c8685c2500651ed">REG_DIE_TEMP0</a>&#160;&#160;&#160;0x132 /* Die temp LSB */</td></tr>
<tr class="separator:a5be539605e9a2f5d7c8685c2500651ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d566ad08004305b3fed96876dc6a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a61d566ad08004305b3fed96876dc6a71">REG_DIE_TEMP1</a>&#160;&#160;&#160;0x133 /* Die Temp MSB */</td></tr>
<tr class="separator:a61d566ad08004305b3fed96876dc6a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71bb3b358b4492fc8db0bc696ff01423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a71bb3b358b4492fc8db0bc696ff01423">REG_DIE_TEMP_UPDATE</a>&#160;&#160;&#160;0x134 /* Die temperature update */</td></tr>
<tr class="separator:a71bb3b358b4492fc8db0bc696ff01423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7fa4dafafea453d58298295593a99ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af7fa4dafafea453d58298295593a99ee">REG_DC_OFFSET_CTRL</a>&#160;&#160;&#160;0x135 /* DC Offset Control */</td></tr>
<tr class="separator:af7fa4dafafea453d58298295593a99ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b3db1ec6bc5db21264381986858ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a88b3db1ec6bc5db21264381986858ff6">REG_IPATH_DC_OFFSET_1PART0</a>&#160;&#160;&#160;0x136 /* LSB of first part of DC Offset value for I path */</td></tr>
<tr class="separator:a88b3db1ec6bc5db21264381986858ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5623e518c76687863ba7b40ab5b2d874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5623e518c76687863ba7b40ab5b2d874">REG_IPATH_DC_OFFSET_1PART1</a>&#160;&#160;&#160;0x137 /* MSB of first part of DC Offset value for I path */</td></tr>
<tr class="separator:a5623e518c76687863ba7b40ab5b2d874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e142f0c100040557dd43f3004768d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6e142f0c100040557dd43f3004768d26">REG_QPATH_DC_OFFSET_1PART0</a>&#160;&#160;&#160;0x138 /* LSB of first part of DC Offset value for Q path */</td></tr>
<tr class="separator:a6e142f0c100040557dd43f3004768d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69f59c7284aff92f561a380d39bb75ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a69f59c7284aff92f561a380d39bb75ed">REG_QPATH_DC_OFFSET_1PART1</a>&#160;&#160;&#160;0x139 /* MSB of first part of DC Offset value for Q path */</td></tr>
<tr class="separator:a69f59c7284aff92f561a380d39bb75ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b32b79e8468f72385afa8107cb75415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9b32b79e8468f72385afa8107cb75415">REG_IPATH_DC_OFFSET_2PART</a>&#160;&#160;&#160;0x13A /* Second part of DC Offset value for I path */</td></tr>
<tr class="separator:a9b32b79e8468f72385afa8107cb75415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8250fa1fa32e9478ba0029e952bef7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8250fa1fa32e9478ba0029e952bef7b6">REG_QPATH_DC_OFFSET_2PART</a>&#160;&#160;&#160;0x13B /* Second part of DC Offset value for Q path */</td></tr>
<tr class="separator:a8250fa1fa32e9478ba0029e952bef7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148b77dd9c14f3a7a8faf8c03d736ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a148b77dd9c14f3a7a8faf8c03d736ec2">REG_IDAC_DIG_GAIN0</a>&#160;&#160;&#160;0x13C /* I DAC Gain LSB */</td></tr>
<tr class="separator:a148b77dd9c14f3a7a8faf8c03d736ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45446f4a5fb823a92bd7ed7b491f8aa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a45446f4a5fb823a92bd7ed7b491f8aa0">REG_IDAC_DIG_GAIN1</a>&#160;&#160;&#160;0x13D /* I DAC Gain MSB */</td></tr>
<tr class="separator:a45446f4a5fb823a92bd7ed7b491f8aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d0b77d72890326b77e094936ce5b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a87d0b77d72890326b77e094936ce5b82">REG_QDAC_DIG_GAIN0</a>&#160;&#160;&#160;0x13E /* Q DAC Gain LSB */</td></tr>
<tr class="separator:a87d0b77d72890326b77e094936ce5b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa7d0e86a391bf4ac1877c00fb6e11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abaa7d0e86a391bf4ac1877c00fb6e11b">REG_QDAC_DIG_GAIN1</a>&#160;&#160;&#160;0x13F /* Q DAC Gain MSB */</td></tr>
<tr class="separator:abaa7d0e86a391bf4ac1877c00fb6e11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5763369a7b6c7992d6d869345788fb73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5763369a7b6c7992d6d869345788fb73">REG_GAIN_RAMP_UP_STP0</a>&#160;&#160;&#160;0x140 /* LSB of digital gain rises */</td></tr>
<tr class="separator:a5763369a7b6c7992d6d869345788fb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1dc1d9d593a724b3963c60a2dad9310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad1dc1d9d593a724b3963c60a2dad9310">REG_GAIN_RAMP_UP_STP1</a>&#160;&#160;&#160;0x141 /* MSB of digital gain rises */</td></tr>
<tr class="separator:ad1dc1d9d593a724b3963c60a2dad9310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ae6a48e90c4e42979f9345108e5cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa9ae6a48e90c4e42979f9345108e5cc0">REG_GAIN_RAMP_DOWN_STP0</a>&#160;&#160;&#160;0x142 /* LSB of digital gain drops */</td></tr>
<tr class="separator:aa9ae6a48e90c4e42979f9345108e5cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58d10a6edb3df974adaea8e27c4ca78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa58d10a6edb3df974adaea8e27c4ca78">REG_GAIN_RAMP_DOWN_STP1</a>&#160;&#160;&#160;0x143 /* MSB of digital gain drops */</td></tr>
<tr class="separator:aa58d10a6edb3df974adaea8e27c4ca78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e4959f0ed46f4a6c2a6dbc8dd82768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac0e4959f0ed46f4a6c2a6dbc8dd82768">REG_BLSM_CTRL</a>&#160;&#160;&#160;0x146 /* Blanking SM control and func */</td></tr>
<tr class="separator:ac0e4959f0ed46f4a6c2a6dbc8dd82768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8579ec53502a5d6b5db8ac9e9b967c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac8579ec53502a5d6b5db8ac9e9b967c7">REG_BLSM_STAT</a>&#160;&#160;&#160;0x147 /* Blanking SM control and func */</td></tr>
<tr class="separator:ac8579ec53502a5d6b5db8ac9e9b967c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20170f70be3b6b3674cf828582d206dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a20170f70be3b6b3674cf828582d206dc">REG_PRBS</a>&#160;&#160;&#160;0x14B /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> Input Data Checker */</td></tr>
<tr class="separator:a20170f70be3b6b3674cf828582d206dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3590fe0d9f33962ed37f3b0cc0cd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1b3590fe0d9f33962ed37f3b0cc0cd3e">REG_PRBS_ERROR_I</a>&#160;&#160;&#160;0x14C /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> Error Counter Real */</td></tr>
<tr class="separator:a1b3590fe0d9f33962ed37f3b0cc0cd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962b5046acf3d3e15c54f3c6acab2022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a962b5046acf3d3e15c54f3c6acab2022">REG_PRBS_ERROR_Q</a>&#160;&#160;&#160;0x14D /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> Error Counter Imaginary */</td></tr>
<tr class="separator:a962b5046acf3d3e15c54f3c6acab2022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb751c1dfec1017a4f87234e5c6673ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#acb751c1dfec1017a4f87234e5c6673ed">REG_DACPLLT5</a>&#160;&#160;&#160;0x1B5 /* ALC/Varactor control */</td></tr>
<tr class="separator:acb751c1dfec1017a4f87234e5c6673ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3835ff607994220a208a6728099ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2e3835ff607994220a208a6728099ad9">REG_DACPLLTB</a>&#160;&#160;&#160;0x1BB /* VCO Bias Control */</td></tr>
<tr class="separator:a2e3835ff607994220a208a6728099ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a45ede3ec11d1f69d8c7b0263d58ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a67a45ede3ec11d1f69d8c7b0263d58ec">REG_DACPLLTD</a>&#160;&#160;&#160;0x1BD /* VCO Cal control */</td></tr>
<tr class="separator:a67a45ede3ec11d1f69d8c7b0263d58ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27336f9e6a4de127aac4017930e21642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a27336f9e6a4de127aac4017930e21642">REG_DACPLLT17</a>&#160;&#160;&#160;0x1C4 /* Varactor Control 1 */</td></tr>
<tr class="separator:a27336f9e6a4de127aac4017930e21642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a4f85a75750a6840417d35bc5299f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a87a4f85a75750a6840417d35bc5299f5">REG_DACPLLT18</a>&#160;&#160;&#160;0x1C5 /* Varactor Control 2 */</td></tr>
<tr class="separator:a87a4f85a75750a6840417d35bc5299f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3368864de6259c54fa43d3edd56670a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad3368864de6259c54fa43d3edd56670a">REG_ASPI_SPARE0</a>&#160;&#160;&#160;0x1C6 /* Spare Register 0 */</td></tr>
<tr class="separator:ad3368864de6259c54fa43d3edd56670a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12cd97f5770b78d43d5b7fd26db2bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af12cd97f5770b78d43d5b7fd26db2bc1">REG_ASPI_SPARE1</a>&#160;&#160;&#160;0x1C7 /* Spare Register 1 */</td></tr>
<tr class="separator:af12cd97f5770b78d43d5b7fd26db2bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac910aaed6d4824dce0e26e772e1df3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac910aaed6d4824dce0e26e772e1df3a7">REG_SPISTRENGTH</a>&#160;&#160;&#160;0x1DF /* Reg 70 Description */</td></tr>
<tr class="separator:ac910aaed6d4824dce0e26e772e1df3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210d9d5f7074b11fbd5f6a09b928c8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a210d9d5f7074b11fbd5f6a09b928c8bf">REG_CLK_TEST</a>&#160;&#160;&#160;0x1EB /* Clock related control signaling */</td></tr>
<tr class="separator:a210d9d5f7074b11fbd5f6a09b928c8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac620543f0d3c6ef244eb0269735c9bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac620543f0d3c6ef244eb0269735c9bdd">REG_ATEST_VOLTS</a>&#160;&#160;&#160;0x1EC /* Analog Test Voltage Extraction */</td></tr>
<tr class="separator:ac620543f0d3c6ef244eb0269735c9bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b2e39473105fbdc378fd9675db936b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0b2e39473105fbdc378fd9675db936b3">REG_ASPI_CLKSRC</a>&#160;&#160;&#160;0x1ED /* Analog Spi clock source for PD machines */</td></tr>
<tr class="separator:a0b2e39473105fbdc378fd9675db936b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14560e4336f05589098b290660290583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a14560e4336f05589098b290660290583">REG_MASTER_PD</a>&#160;&#160;&#160;0x200 /* Master power down for Receiver PHYx */</td></tr>
<tr class="separator:a14560e4336f05589098b290660290583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed9574e021c9e6848fcff43d7f05043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9ed9574e021c9e6848fcff43d7f05043">REG_PHY_PD</a>&#160;&#160;&#160;0x201 /* Power down for individual Receiver PHYx */</td></tr>
<tr class="separator:a9ed9574e021c9e6848fcff43d7f05043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addae7112f24e7055f5f5085655ffa2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#addae7112f24e7055f5f5085655ffa2f4">REG_GENERIC_PD</a>&#160;&#160;&#160;0x203 /* Miscellaneous power down controls */</td></tr>
<tr class="separator:addae7112f24e7055f5f5085655ffa2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af630600b72ffa350e8bb72313c67cc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af630600b72ffa350e8bb72313c67cc2c">REG_CDR_RESET</a>&#160;&#160;&#160;0x206 /* CDR Reset control */</td></tr>
<tr class="separator:af630600b72ffa350e8bb72313c67cc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c473a3352ff03ed9c88aa0bc1837a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad7c473a3352ff03ed9c88aa0bc1837a8">REG_CDR_OPERATING_MODE_REG_0</a>&#160;&#160;&#160;0x230 /* Clock and data recovery operating modes */</td></tr>
<tr class="separator:ad7c473a3352ff03ed9c88aa0bc1837a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c26d04535da6a98d8336e31695b584c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5c26d04535da6a98d8336e31695b584c">REG_CONFIG_REG3</a>&#160;&#160;&#160;0x232 /* SERDES interface configuration */</td></tr>
<tr class="separator:a5c26d04535da6a98d8336e31695b584c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf8e353632e6b36c9ae0198d49c6a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0cf8e353632e6b36c9ae0198d49c6a33">REG_EQ_CONFIG_PHY_0_1</a>&#160;&#160;&#160;0x250 /* Equalizer configuration for PHY 0 and PHY 1 */</td></tr>
<tr class="separator:a0cf8e353632e6b36c9ae0198d49c6a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48a5a19a31fd4c607e653727ebf0f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab48a5a19a31fd4c607e653727ebf0f4e">REG_EQ_CONFIG_PHY_2_3</a>&#160;&#160;&#160;0x251 /* Equalizer configuration for PHY 2 and PHY 3 */</td></tr>
<tr class="separator:ab48a5a19a31fd4c607e653727ebf0f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae492d8377ee40fd82380bd1501c37ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae492d8377ee40fd82380bd1501c37ea5">REG_EQ_CONFIG_PHY_4_5</a>&#160;&#160;&#160;0x252 /* Equalizer configuration for PHY 4 and PHY 5 */</td></tr>
<tr class="separator:ae492d8377ee40fd82380bd1501c37ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a020e8481e05d4a9535a15b8211ea13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7a020e8481e05d4a9535a15b8211ea13">REG_EQ_CONFIG_PHY_6_7</a>&#160;&#160;&#160;0x253 /* Equalizer configuration for PHY 6 and PHY 7 */</td></tr>
<tr class="separator:a7a020e8481e05d4a9535a15b8211ea13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac320a21d609a1810cf813fea500e4bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac320a21d609a1810cf813fea500e4bbf">REG_EQ_BIAS_REG</a>&#160;&#160;&#160;0x268 /* Equalizer bias control */</td></tr>
<tr class="separator:ac320a21d609a1810cf813fea500e4bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24029c2c13b38b320e11dc7c14c04384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a24029c2c13b38b320e11dc7c14c04384">REG_SYNTH_ENABLE_CNTRL</a>&#160;&#160;&#160;0x280 /* Rx PLL enable controls */</td></tr>
<tr class="separator:a24029c2c13b38b320e11dc7c14c04384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56eb18473aca38f4d79497495e442f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a56eb18473aca38f4d79497495e442f33">REG_PLL_STATUS</a>&#160;&#160;&#160;0x281 /* Rx PLL status readbacks */</td></tr>
<tr class="separator:a56eb18473aca38f4d79497495e442f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6bf233e543849188846b28503f392db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa6bf233e543849188846b28503f392db">REG_REF_CLK_DIVIDER_LDO</a>&#160;&#160;&#160;0x289 /* Rx PLL LDO control */</td></tr>
<tr class="separator:aa6bf233e543849188846b28503f392db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e060aac2f0c7c2afaccecd4f38b115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a36e060aac2f0c7c2afaccecd4f38b115">REG_SERDES_PLL_CTRL</a>&#160;&#160;&#160;0x291 /* Serdes PLL control */</td></tr>
<tr class="separator:a36e060aac2f0c7c2afaccecd4f38b115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accd9a9589b0f6b3bcb23a03da63dc14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#accd9a9589b0f6b3bcb23a03da63dc14b">REG_SERDES_PLL_CP3</a>&#160;&#160;&#160;0x29c /* Serdes PLL charge pump */</td></tr>
<tr class="separator:accd9a9589b0f6b3bcb23a03da63dc14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a896839765ddf851f66ce36698327b2c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a896839765ddf851f66ce36698327b2c7">REG_SERDES_PLL_VAR3</a>&#160;&#160;&#160;0x29f /* Serdes PLL VCO varactor */</td></tr>
<tr class="separator:a896839765ddf851f66ce36698327b2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac764bc16bfc9092a1db2bbc4a75930da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac764bc16bfc9092a1db2bbc4a75930da">REG_DEV_CONFIG_8</a>&#160;&#160;&#160;0x2A4 /* To control the clock configuration */</td></tr>
<tr class="separator:ac764bc16bfc9092a1db2bbc4a75930da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1a5bfc63ad028f2580e49d2e025efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#add1a5bfc63ad028f2580e49d2e025efa">REG_TERM_BLK1_CTRLREG0</a>&#160;&#160;&#160;0x2A7 /* Termination controls for PHYs 0, 1, 6, and 7 */</td></tr>
<tr class="separator:add1a5bfc63ad028f2580e49d2e025efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fa7e2b89db97128637b905c03f06b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a11fa7e2b89db97128637b905c03f06b6">REG_TERM_BLK1_CTRLREG1</a>&#160;&#160;&#160;0x2A8 /* Termination controls for PHYs 0, 1, 6, and 7 */</td></tr>
<tr class="separator:a11fa7e2b89db97128637b905c03f06b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72967874e90b9f2253f166670edea255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a72967874e90b9f2253f166670edea255">REG_DEV_CONFIG_9</a>&#160;&#160;&#160;0x2AA /* SERDES interface termination settings */</td></tr>
<tr class="separator:a72967874e90b9f2253f166670edea255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512bd8da2edb6dd30fc9f3a7bc146cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a512bd8da2edb6dd30fc9f3a7bc146cea">REG_DEV_CONFIG_10</a>&#160;&#160;&#160;0x2AB /* SERDES interface termination settings */</td></tr>
<tr class="separator:a512bd8da2edb6dd30fc9f3a7bc146cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fc891867249986bedb8c255685f392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a13fc891867249986bedb8c255685f392">REG_TERM_BLK2_CTRLREG0</a>&#160;&#160;&#160;0x2AE /* Termination controls for PHYs 2, 3, 4, and 5 */</td></tr>
<tr class="separator:a13fc891867249986bedb8c255685f392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb720218ad603b190b26ee824d9b3c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aeb720218ad603b190b26ee824d9b3c56">REG_TERM_BLK2_CTRLREG1</a>&#160;&#160;&#160;0x2AF /* Termination controls for PHYs 2, 3, 4, and 5 */</td></tr>
<tr class="separator:aeb720218ad603b190b26ee824d9b3c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e90279a8a72e5a31806ba2daa02b2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1e90279a8a72e5a31806ba2daa02b2a6">REG_DEV_CONFIG_11</a>&#160;&#160;&#160;0x2B1 /* SERDES interface termination settings */</td></tr>
<tr class="separator:a1e90279a8a72e5a31806ba2daa02b2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec47a320699cd4ebab5fa35b4997a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3ec47a320699cd4ebab5fa35b4997a62">REG_DEV_CONFIG_12</a>&#160;&#160;&#160;0x2B2 /* SERDES interface termination settings */</td></tr>
<tr class="separator:a3ec47a320699cd4ebab5fa35b4997a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11bb7c92f93c2f99e163c9f860d8dfda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a11bb7c92f93c2f99e163c9f860d8dfda">REG_GENERAL_JRX_CTRL_0</a>&#160;&#160;&#160;0x300 /* General JRX Control Register 0 */</td></tr>
<tr class="separator:a11bb7c92f93c2f99e163c9f860d8dfda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c13adc7d75ee45eff4596fa5b2a62f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8c13adc7d75ee45eff4596fa5b2a62f8">REG_GENERAL_JRX_CTRL_1</a>&#160;&#160;&#160;0x301 /* General JRX Control Register 1 */</td></tr>
<tr class="separator:a8c13adc7d75ee45eff4596fa5b2a62f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c76feb2043be2f2f2c5f4ef14ec7d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1c76feb2043be2f2f2c5f4ef14ec7d2e">REG_DYN_LINK_LATENCY_0</a>&#160;&#160;&#160;0x302 /* Register 1 description */</td></tr>
<tr class="separator:a1c76feb2043be2f2f2c5f4ef14ec7d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6366e80b0b7777278a05fd70caa545d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae6366e80b0b7777278a05fd70caa545d">REG_DYN_LINK_LATENCY_1</a>&#160;&#160;&#160;0x303 /* Register 2 description */</td></tr>
<tr class="separator:ae6366e80b0b7777278a05fd70caa545d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629725be24bb66758cf164abdf7f0a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a629725be24bb66758cf164abdf7f0a2f">REG_LMFC_DELAY_0</a>&#160;&#160;&#160;0x304 /* Register 3 description */</td></tr>
<tr class="separator:a629725be24bb66758cf164abdf7f0a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae5f1cc94679156290d4e60b7f4ffd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a4ae5f1cc94679156290d4e60b7f4ffd7">REG_LMFC_DELAY_1</a>&#160;&#160;&#160;0x305 /* Register 4 description */</td></tr>
<tr class="separator:a4ae5f1cc94679156290d4e60b7f4ffd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3963cd64e432fc69d17138903503d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3f3963cd64e432fc69d17138903503d6">REG_LMFC_VAR_0</a>&#160;&#160;&#160;0x306 /* Register 5 description */</td></tr>
<tr class="separator:a3f3963cd64e432fc69d17138903503d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd238db9030089afbdb1b35fd628cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aadd238db9030089afbdb1b35fd628cab">REG_LMFC_VAR_1</a>&#160;&#160;&#160;0x307 /* Register 6 description */</td></tr>
<tr class="separator:aadd238db9030089afbdb1b35fd628cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aacd5cc1397d9f1109f9b4141d47cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3aacd5cc1397d9f1109f9b4141d47cdc">REG_XBAR_LN_0_1</a>&#160;&#160;&#160;0x308 /* Register 7 description */</td></tr>
<tr class="separator:a3aacd5cc1397d9f1109f9b4141d47cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89352f82536cd6dcf2f2acc022a91426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a89352f82536cd6dcf2f2acc022a91426">REG_XBAR_LN_2_3</a>&#160;&#160;&#160;0x309 /* Register 8 description */</td></tr>
<tr class="separator:a89352f82536cd6dcf2f2acc022a91426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bab0df86fb8122984796c554595f969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6bab0df86fb8122984796c554595f969">REG_XBAR_LN_4_5</a>&#160;&#160;&#160;0x30A /* Register 9 description */</td></tr>
<tr class="separator:a6bab0df86fb8122984796c554595f969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8d0b666a9a3447902936e136193244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8a8d0b666a9a3447902936e136193244">REG_XBAR_LN_6_7</a>&#160;&#160;&#160;0x30B /* Register 10 description */</td></tr>
<tr class="separator:a8a8d0b666a9a3447902936e136193244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60bb00633aaa029dafddbe2d032c3bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a60bb00633aaa029dafddbe2d032c3bfa">REG_FIFO_STATUS_REG_0</a>&#160;&#160;&#160;0x30C /* Register 11 description */</td></tr>
<tr class="separator:a60bb00633aaa029dafddbe2d032c3bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa2a1f1c1155048cc564b52f539b8628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aaa2a1f1c1155048cc564b52f539b8628">REG_FIFO_STATUS_REG_1</a>&#160;&#160;&#160;0x30D /* Register 12 description */</td></tr>
<tr class="separator:aaa2a1f1c1155048cc564b52f539b8628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488f5fd87bf12f0d820d0b7f723c8dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a488f5fd87bf12f0d820d0b7f723c8dcb">REG_FIFO_STATUS_REG_2</a>&#160;&#160;&#160;0x30E /* Register 13 description */</td></tr>
<tr class="separator:a488f5fd87bf12f0d820d0b7f723c8dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00241f9a18f396c5c716dc43915d044b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a00241f9a18f396c5c716dc43915d044b">REG_SYNCB_GEN_0</a>&#160;&#160;&#160;0x311 /* Register 16 description */</td></tr>
<tr class="separator:a00241f9a18f396c5c716dc43915d044b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a809932c4b3edfbb77c8c86069b681482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a809932c4b3edfbb77c8c86069b681482">REG_SYNCB_GEN_1</a>&#160;&#160;&#160;0x312 /* Register 17 description */</td></tr>
<tr class="separator:a809932c4b3edfbb77c8c86069b681482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a69915e1221a691f2a02d12eb8109d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a08a69915e1221a691f2a02d12eb8109d">REG_SYNCB_GEN_3</a>&#160;&#160;&#160;0x313 /* Register 18 description */</td></tr>
<tr class="separator:a08a69915e1221a691f2a02d12eb8109d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0370a18fbf20108d5a99887931012012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0370a18fbf20108d5a99887931012012">REG_SERDES_SPI_REG</a>&#160;&#160;&#160;0x314 /* SERDES <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> configuration */</td></tr>
<tr class="separator:a0370a18fbf20108d5a99887931012012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a24e3edede5cf87a3a45e4e89e9e30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2a24e3edede5cf87a3a45e4e89e9e30f">REG_PHY_PRBS_TEST_EN</a>&#160;&#160;&#160;0x315 /* PHY <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> TEST <a class="el" href="ad9361__api_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a> FOR INDIVIDUAL LANES */</td></tr>
<tr class="separator:a2a24e3edede5cf87a3a45e4e89e9e30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98dee79fd73f7bf2099aa7e3fe0f03c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a98dee79fd73f7bf2099aa7e3fe0f03c8">REG_PHY_PRBS_TEST_CTRL</a>&#160;&#160;&#160;0x316 /* Reg 20 Description */</td></tr>
<tr class="separator:a98dee79fd73f7bf2099aa7e3fe0f03c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2a906cd93093330313bd0b2601a8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0c2a906cd93093330313bd0b2601a8d9">REG_PHY_PRBS_TEST_THRESH_LOBITS</a>&#160;&#160;&#160;0x317 /* Reg 21 Description */</td></tr>
<tr class="separator:a0c2a906cd93093330313bd0b2601a8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d17e74694f029d76291bca9b4fded89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5d17e74694f029d76291bca9b4fded89">REG_PHY_PRBS_TEST_THRESH_MIDBITS</a>&#160;&#160;&#160;0x318 /* Reg 22 Description */</td></tr>
<tr class="separator:a5d17e74694f029d76291bca9b4fded89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fdffbd1295f29634569931540c0e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a56fdffbd1295f29634569931540c0e0a">REG_PHY_PRBS_TEST_THRESH_HIBITS</a>&#160;&#160;&#160;0x319 /* Reg 23 Description */</td></tr>
<tr class="separator:a56fdffbd1295f29634569931540c0e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbacf253b6c171b01e81548fa88fa1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aacbacf253b6c171b01e81548fa88fa1b">REG_PHY_PRBS_TEST_ERRCNT_LOBITS</a>&#160;&#160;&#160;0x31A /* Reg 24 Description */</td></tr>
<tr class="separator:aacbacf253b6c171b01e81548fa88fa1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4213fa5f9b6af82f6a9c96ded614df49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a4213fa5f9b6af82f6a9c96ded614df49">REG_PHY_PRBS_TEST_ERRCNT_MIDBITS</a>&#160;&#160;&#160;0x31B /* Reg 25 Description */</td></tr>
<tr class="separator:a4213fa5f9b6af82f6a9c96ded614df49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb4e19297ecc906a3a18936ab39ddfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6fb4e19297ecc906a3a18936ab39ddfb">REG_PHY_PRBS_TEST_ERRCNT_HIBITS</a>&#160;&#160;&#160;0x31C /* Reg 26 Description */</td></tr>
<tr class="separator:a6fb4e19297ecc906a3a18936ab39ddfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e59c64e02a0e6888b381f260bd0792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa1e59c64e02a0e6888b381f260bd0792">REG_PHY_PRBS_TEST_STATUS</a>&#160;&#160;&#160;0x31D /* Reg 27 Description */</td></tr>
<tr class="separator:aa1e59c64e02a0e6888b381f260bd0792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d57f4089ab4dca239e271dc8768ef1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6d57f4089ab4dca239e271dc8768ef1e">REG_SHORT_TPL_TEST_0</a>&#160;&#160;&#160;0x32C /* Reg 46 Description */</td></tr>
<tr class="separator:a6d57f4089ab4dca239e271dc8768ef1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa179f291044677c4e2eeec60d326b08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa179f291044677c4e2eeec60d326b08b">REG_SHORT_TPL_TEST_1</a>&#160;&#160;&#160;0x32D /* Reg 47 Description */</td></tr>
<tr class="separator:aa179f291044677c4e2eeec60d326b08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad31b0ebfd81c4a406b63b6846663ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aad31b0ebfd81c4a406b63b6846663ea1">REG_SHORT_TPL_TEST_2</a>&#160;&#160;&#160;0x32E /* Reg 48 Description */</td></tr>
<tr class="separator:aad31b0ebfd81c4a406b63b6846663ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb0b74170e468c04a09b0651e1eb56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aabb0b74170e468c04a09b0651e1eb56a">REG_SHORT_TPL_TEST_3</a>&#160;&#160;&#160;0x32F /* Reg 49 Description */</td></tr>
<tr class="separator:aabb0b74170e468c04a09b0651e1eb56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03862fd11f4fd35e64bb324ec9b2c0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a03862fd11f4fd35e64bb324ec9b2c0af">REG_DEVICE_CONFIG_REG_13</a>&#160;&#160;&#160;0x333 /* SERDES interface configuration  */</td></tr>
<tr class="separator:a03862fd11f4fd35e64bb324ec9b2c0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68eb9a2992a4720a4e75ba99e852179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac68eb9a2992a4720a4e75ba99e852179">REG_JESD_BIT_INVERSE_CTRL</a>&#160;&#160;&#160;0x334 /* Reg 42 Description */</td></tr>
<tr class="separator:ac68eb9a2992a4720a4e75ba99e852179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97abd6254e15e0ea5933bafa84dfa0cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a97abd6254e15e0ea5933bafa84dfa0cf">REG_DID_REG</a>&#160;&#160;&#160;0x400 /* Reg 0 Description */</td></tr>
<tr class="separator:a97abd6254e15e0ea5933bafa84dfa0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5305be41e2afdb3f1d8d9788ffe2c1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5305be41e2afdb3f1d8d9788ffe2c1b8">REG_BID_REG</a>&#160;&#160;&#160;0x401 /* Reg 1 Description */</td></tr>
<tr class="separator:a5305be41e2afdb3f1d8d9788ffe2c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5daade77bd6d57ce0ff8c9582b78c288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5daade77bd6d57ce0ff8c9582b78c288">REG_LID0_REG</a>&#160;&#160;&#160;0x402 /* Reg 2 Description */</td></tr>
<tr class="separator:a5daade77bd6d57ce0ff8c9582b78c288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9e67017bb73850e2411ddae8567e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aec9e67017bb73850e2411ddae8567e94">REG_SCR_L_REG</a>&#160;&#160;&#160;0x403 /* Reg 3 Description */</td></tr>
<tr class="separator:aec9e67017bb73850e2411ddae8567e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e51982fa347f946c55e98e60f040a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5e51982fa347f946c55e98e60f040a62">REG_F_REG</a>&#160;&#160;&#160;0x404 /* Reg 4 Description */</td></tr>
<tr class="separator:a5e51982fa347f946c55e98e60f040a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5e7d9cd6c4a4ba0e6dfb55dae0d1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aaa5e7d9cd6c4a4ba0e6dfb55dae0d1a5">REG_K_REG</a>&#160;&#160;&#160;0x405 /* Reg 5 Description */</td></tr>
<tr class="separator:aaa5e7d9cd6c4a4ba0e6dfb55dae0d1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e43cb595b6552f56327062af712e225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2e43cb595b6552f56327062af712e225">REG_M_REG</a>&#160;&#160;&#160;0x406 /* Reg 6 Description */</td></tr>
<tr class="separator:a2e43cb595b6552f56327062af712e225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abebf106a166abca2505905ce649da052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abebf106a166abca2505905ce649da052">REG_CS_N_REG</a>&#160;&#160;&#160;0x407 /* Reg 7 Description */</td></tr>
<tr class="separator:abebf106a166abca2505905ce649da052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82695655a9de430af6bbc7ffb0e3208d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a82695655a9de430af6bbc7ffb0e3208d">REG_NP_REG</a>&#160;&#160;&#160;0x408 /* Reg 8 Description */</td></tr>
<tr class="separator:a82695655a9de430af6bbc7ffb0e3208d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43db32160eb52e479123523754f390f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad43db32160eb52e479123523754f390f">REG_S_REG</a>&#160;&#160;&#160;0x409 /* Reg 9 Description */</td></tr>
<tr class="separator:ad43db32160eb52e479123523754f390f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c4c1d77a587d6481c4fe80d492293f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab6c4c1d77a587d6481c4fe80d492293f">REG_HD_CF_REG</a>&#160;&#160;&#160;0x40A /* Reg 10 Description */</td></tr>
<tr class="separator:ab6c4c1d77a587d6481c4fe80d492293f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd02f04c1e5ef43755386e09f6eedef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0cd02f04c1e5ef43755386e09f6eedef">REG_RES1_REG</a>&#160;&#160;&#160;0x40B /* Reg 11 Description */</td></tr>
<tr class="separator:a0cd02f04c1e5ef43755386e09f6eedef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f88390f3e32944416bed8423ed93492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a4f88390f3e32944416bed8423ed93492">REG_RES2_REG</a>&#160;&#160;&#160;0x40C /* Reg 12 Description */</td></tr>
<tr class="separator:a4f88390f3e32944416bed8423ed93492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe38bc03b003db0b602b647871687850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afe38bc03b003db0b602b647871687850">REG_CHECKSUM_REG</a>&#160;&#160;&#160;0x40D /* Reg 13 Description */</td></tr>
<tr class="separator:afe38bc03b003db0b602b647871687850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b97838272c29a92559be7a199a4d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a36b97838272c29a92559be7a199a4d94">REG_COMPSUM0_REG</a>&#160;&#160;&#160;0x40E /* Reg 14 Description */</td></tr>
<tr class="separator:a36b97838272c29a92559be7a199a4d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8086bcc03874e753e1730cb52599abf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8086bcc03874e753e1730cb52599abf3">REG_LID1_REG</a>&#160;&#160;&#160;0x412 /* Reg 18 Description */</td></tr>
<tr class="separator:a8086bcc03874e753e1730cb52599abf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9a743d83bca8c0a8fa1c2fb6607b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1f9a743d83bca8c0a8fa1c2fb6607b07">REG_CHECKSUM1_REG</a>&#160;&#160;&#160;0x415 /* Reg 19 Description */</td></tr>
<tr class="separator:a1f9a743d83bca8c0a8fa1c2fb6607b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b905d2a60f5e361cc15feeaf43d2622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5b905d2a60f5e361cc15feeaf43d2622">REG_COMPSUM1_REG</a>&#160;&#160;&#160;0x416 /* Reg 22 Description */</td></tr>
<tr class="separator:a5b905d2a60f5e361cc15feeaf43d2622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa76b0cf620bd5aa6ae4042fe620a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8fa76b0cf620bd5aa6ae4042fe620a09">REG_LID2_REG</a>&#160;&#160;&#160;0x41A /* Reg 26 Description */</td></tr>
<tr class="separator:a8fa76b0cf620bd5aa6ae4042fe620a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8813a0f6888aef4b7de54dcb3558400e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8813a0f6888aef4b7de54dcb3558400e">REG_CHECKSUM2_REG</a>&#160;&#160;&#160;0x41D /* Reg 29 Description */</td></tr>
<tr class="separator:a8813a0f6888aef4b7de54dcb3558400e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade702a731c1cbb794a4944fb042cfbb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ade702a731c1cbb794a4944fb042cfbb4">REG_COMPSUM2_REG</a>&#160;&#160;&#160;0x41E /* Reg 30 Description */</td></tr>
<tr class="separator:ade702a731c1cbb794a4944fb042cfbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93cfb9570becaed4037e4f87e39c6de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab93cfb9570becaed4037e4f87e39c6de">REG_LID3_REG</a>&#160;&#160;&#160;0x422 /* Reg 34 Description */</td></tr>
<tr class="separator:ab93cfb9570becaed4037e4f87e39c6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9985e73ff8b48c45e284313b942b8abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9985e73ff8b48c45e284313b942b8abb">REG_CHECKSUM3_REG</a>&#160;&#160;&#160;0x425 /* Reg 37 Description */</td></tr>
<tr class="separator:a9985e73ff8b48c45e284313b942b8abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d445534b8ef09bf0feb2f57ec20a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac5d445534b8ef09bf0feb2f57ec20a4b">REG_COMPSUM3_REG</a>&#160;&#160;&#160;0x426 /* Reg 38 Description */</td></tr>
<tr class="separator:ac5d445534b8ef09bf0feb2f57ec20a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389169f01f3802f4bcea521b527ec36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a389169f01f3802f4bcea521b527ec36c">REG_LID4_REG</a>&#160;&#160;&#160;0x42A /* Reg 34 Description */</td></tr>
<tr class="separator:a389169f01f3802f4bcea521b527ec36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab6aa081f885f9961593bb0d37eca8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aab6aa081f885f9961593bb0d37eca8e6">REG_CHECKSUM4_REG</a>&#160;&#160;&#160;0x42D /* Reg 37 Description */</td></tr>
<tr class="separator:aab6aa081f885f9961593bb0d37eca8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9addd1e9d48df0fa863f39f9c6604e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9addd1e9d48df0fa863f39f9c6604e6c">REG_COMPSUM4_REG</a>&#160;&#160;&#160;0x42E /* Reg 38 Description */</td></tr>
<tr class="separator:a9addd1e9d48df0fa863f39f9c6604e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05ec9b096e4d2e771e55da76aa94768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab05ec9b096e4d2e771e55da76aa94768">REG_LID5_REG</a>&#160;&#160;&#160;0x432 /* Reg 34 Description */</td></tr>
<tr class="separator:ab05ec9b096e4d2e771e55da76aa94768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad437965a92c99c8a7fa0b169d1188d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad437965a92c99c8a7fa0b169d1188d34">REG_CHECKSUM5_REG</a>&#160;&#160;&#160;0x435 /* Reg 37 Description */</td></tr>
<tr class="separator:ad437965a92c99c8a7fa0b169d1188d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010a12ad0b2b7ceff412de7fa7765984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a010a12ad0b2b7ceff412de7fa7765984">REG_COMPSUM5_REG</a>&#160;&#160;&#160;0x436 /* Reg 38 Description */</td></tr>
<tr class="separator:a010a12ad0b2b7ceff412de7fa7765984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff28b546160cfda1b6106430f71007d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aff28b546160cfda1b6106430f71007d8">REG_LID6_REG</a>&#160;&#160;&#160;0x43A /* Reg 34 Description */</td></tr>
<tr class="separator:aff28b546160cfda1b6106430f71007d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d19a23dea5ab34a3d564a6f073efab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5d19a23dea5ab34a3d564a6f073efab4">REG_CHECKSUM6_REG</a>&#160;&#160;&#160;0x43D /* Reg 37 Description */</td></tr>
<tr class="separator:a5d19a23dea5ab34a3d564a6f073efab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413231b2832aeed404ff1a514893dd19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a413231b2832aeed404ff1a514893dd19">REG_COMPSUM6_REG</a>&#160;&#160;&#160;0x43E /* Reg 38 Description */</td></tr>
<tr class="separator:a413231b2832aeed404ff1a514893dd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb31f50185e46c56adf49db5fdcd79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2eb31f50185e46c56adf49db5fdcd79a">REG_LID7_REG</a>&#160;&#160;&#160;0x442 /* Reg 34 Description */</td></tr>
<tr class="separator:a2eb31f50185e46c56adf49db5fdcd79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa2cf3a4982f0fd52fd12e2c4930af37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aaa2cf3a4982f0fd52fd12e2c4930af37">REG_CHECKSUM7_REG</a>&#160;&#160;&#160;0x445 /* Reg 37 Description */</td></tr>
<tr class="separator:aaa2cf3a4982f0fd52fd12e2c4930af37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3309ad79fc51a13b24812e217945342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa3309ad79fc51a13b24812e217945342">REG_COMPSUM7_REG</a>&#160;&#160;&#160;0x446 /* Reg 38 Description */</td></tr>
<tr class="separator:aa3309ad79fc51a13b24812e217945342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c1b7a63f18bd3b85be29f596f1478b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af7c1b7a63f18bd3b85be29f596f1478b">REG_ILS_DID</a>&#160;&#160;&#160;0x450 /* Reg 80 Description */</td></tr>
<tr class="separator:af7c1b7a63f18bd3b85be29f596f1478b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b447ad6846ba36c3de7d12571c97456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1b447ad6846ba36c3de7d12571c97456">REG_ILS_BID</a>&#160;&#160;&#160;0x451 /* Reg 81 Description */</td></tr>
<tr class="separator:a1b447ad6846ba36c3de7d12571c97456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2487bc0c09298d7363e6c330580d776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab2487bc0c09298d7363e6c330580d776">REG_ILS_LID0</a>&#160;&#160;&#160;0x452 /* Reg 82 Description */</td></tr>
<tr class="separator:ab2487bc0c09298d7363e6c330580d776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091167f3df7a318d11e6d99d86a7295f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a091167f3df7a318d11e6d99d86a7295f">REG_ILS_SCR_L</a>&#160;&#160;&#160;0x453 /* Reg 83 Description */</td></tr>
<tr class="separator:a091167f3df7a318d11e6d99d86a7295f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8918864a6bd3f8c3d45cfd60f14256f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8918864a6bd3f8c3d45cfd60f14256f8">REG_ILS_F</a>&#160;&#160;&#160;0x454 /* Reg 84 Description */</td></tr>
<tr class="separator:a8918864a6bd3f8c3d45cfd60f14256f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba305663f52b34c8bb7d0954fff4966e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aba305663f52b34c8bb7d0954fff4966e">REG_ILS_K</a>&#160;&#160;&#160;0x455 /* Reg 85 Description */</td></tr>
<tr class="separator:aba305663f52b34c8bb7d0954fff4966e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6d8a565fee410c13dee034ec6e0b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#acc6d8a565fee410c13dee034ec6e0b30">REG_ILS_M</a>&#160;&#160;&#160;0x456 /* Reg 86 Description */</td></tr>
<tr class="separator:acc6d8a565fee410c13dee034ec6e0b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa390dd37cc2c2ee6d789b823a0afdcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa390dd37cc2c2ee6d789b823a0afdcb5">REG_ILS_CS_N</a>&#160;&#160;&#160;0x457 /* Reg 87 Description */</td></tr>
<tr class="separator:aa390dd37cc2c2ee6d789b823a0afdcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52359764075c8ed51f5be58f0ee4bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af52359764075c8ed51f5be58f0ee4bc2">REG_ILS_NP</a>&#160;&#160;&#160;0x458 /* Reg 88 Description */</td></tr>
<tr class="separator:af52359764075c8ed51f5be58f0ee4bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa17600a8793642bac3bb35b69ee2fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afa17600a8793642bac3bb35b69ee2fe0">REG_ILS_S</a>&#160;&#160;&#160;0x459 /* Reg 89 Description */</td></tr>
<tr class="separator:afa17600a8793642bac3bb35b69ee2fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5875c8b2b66bc8c69bb8379fc7b3a1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5875c8b2b66bc8c69bb8379fc7b3a1e8">REG_ILS_HD_CF</a>&#160;&#160;&#160;0x45A /* Reg 90 Description */</td></tr>
<tr class="separator:a5875c8b2b66bc8c69bb8379fc7b3a1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fbde2423a94f468213dd9a2b1f4e31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0fbde2423a94f468213dd9a2b1f4e31b">REG_ILS_RES1</a>&#160;&#160;&#160;0x45B /* Reg 91 Description */</td></tr>
<tr class="separator:a0fbde2423a94f468213dd9a2b1f4e31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d9a7fc8a50381ea2405b7973c755d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae8d9a7fc8a50381ea2405b7973c755d6">REG_ILS_RES2</a>&#160;&#160;&#160;0x45C /* Reg 92 Description */</td></tr>
<tr class="separator:ae8d9a7fc8a50381ea2405b7973c755d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae16b54241462ee8511f526d75abd6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5ae16b54241462ee8511f526d75abd6f">REG_ILS_CHECKSUM</a>&#160;&#160;&#160;0x45D /* Reg 93 Description */</td></tr>
<tr class="separator:a5ae16b54241462ee8511f526d75abd6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af193569986e9787ceca39387d4bacbf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af193569986e9787ceca39387d4bacbf6">REG_ERRCNTRMON</a>&#160;&#160;&#160;0x46B /* Reg 107 Description */</td></tr>
<tr class="separator:af193569986e9787ceca39387d4bacbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ab102e6c0b6aeaccfb318a9d161809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a43ab102e6c0b6aeaccfb318a9d161809">REG_LANEDESKEW</a>&#160;&#160;&#160;0x46C /* Reg 108 Description */</td></tr>
<tr class="separator:a43ab102e6c0b6aeaccfb318a9d161809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac88f5545aed5536b0c4abcca7746cca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac88f5545aed5536b0c4abcca7746cca3">REG_BADDISPARITY</a>&#160;&#160;&#160;0x46D /* Reg 109 Description */</td></tr>
<tr class="separator:ac88f5545aed5536b0c4abcca7746cca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bddd42522c93b7c4ea23b1eaa68e035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9bddd42522c93b7c4ea23b1eaa68e035">REG_NITDISPARITY</a>&#160;&#160;&#160;0x46E /* Reg 110 Description */</td></tr>
<tr class="separator:a9bddd42522c93b7c4ea23b1eaa68e035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc50613854516c9b29f8e3d1713a5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abfc50613854516c9b29f8e3d1713a5b5">REG_UNEXPECTEDKCHAR</a>&#160;&#160;&#160;0x46F /* Reg 111 Description */</td></tr>
<tr class="separator:abfc50613854516c9b29f8e3d1713a5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b7b49e4e94cb383f26cb59ef7a80d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a73b7b49e4e94cb383f26cb59ef7a80d7">REG_CODEGRPSYNCFLG</a>&#160;&#160;&#160;0x470 /* Reg 112 Description */</td></tr>
<tr class="separator:a73b7b49e4e94cb383f26cb59ef7a80d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66fbd1892e8716369e14f9f81be4395b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a66fbd1892e8716369e14f9f81be4395b">REG_FRAMESYNCFLG</a>&#160;&#160;&#160;0x471 /* Reg 113 Description */</td></tr>
<tr class="separator:a66fbd1892e8716369e14f9f81be4395b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa995d872a0d9029d0e223a4b1a2d1f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa995d872a0d9029d0e223a4b1a2d1f44">REG_GOODCHKSUMFLG</a>&#160;&#160;&#160;0x472 /* Reg 114 Description */</td></tr>
<tr class="separator:aa995d872a0d9029d0e223a4b1a2d1f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be90046abd3feccde991bb8e3fb3e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5be90046abd3feccde991bb8e3fb3e9a">REG_INITLANESYNCFLG</a>&#160;&#160;&#160;0x473 /* Reg 115 Description */</td></tr>
<tr class="separator:a5be90046abd3feccde991bb8e3fb3e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f47274986c8dfba0df810aaf57d6996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3f47274986c8dfba0df810aaf57d6996">REG_CTRLREG1</a>&#160;&#160;&#160;0x476 /* Reg 118 Description */</td></tr>
<tr class="separator:a3f47274986c8dfba0df810aaf57d6996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4591aad87d118af5ded6d76dfaa64f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a4c4591aad87d118af5ded6d76dfaa64f">REG_CTRLREG2</a>&#160;&#160;&#160;0x477 /* Reg 119 Description */</td></tr>
<tr class="separator:a4c4591aad87d118af5ded6d76dfaa64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbe4cb37e2a81bbca3dae426b8be9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aabbe4cb37e2a81bbca3dae426b8be9df">REG_KVAL</a>&#160;&#160;&#160;0x478 /* Reg 120 Description */</td></tr>
<tr class="separator:aabbe4cb37e2a81bbca3dae426b8be9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64929e7f140ce063d4872b202083c33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a64929e7f140ce063d4872b202083c33e">REG_IRQVECTOR</a>&#160;&#160;&#160;0x47A /* Reg 122 Description */</td></tr>
<tr class="separator:a64929e7f140ce063d4872b202083c33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1c8d3f6a00ce20acea4935a06031c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aba1c8d3f6a00ce20acea4935a06031c9">REG_SYNCASSERTIONMASK</a>&#160;&#160;&#160;0x47B /* Reg 123 Description */</td></tr>
<tr class="separator:aba1c8d3f6a00ce20acea4935a06031c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c6bb4fc06a3ac1888a9dd65b5d1273e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6c6bb4fc06a3ac1888a9dd65b5d1273e">REG_ERRORTHRES</a>&#160;&#160;&#160;0x47C /* Reg 124 Description */</td></tr>
<tr class="separator:a6c6bb4fc06a3ac1888a9dd65b5d1273e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45af3c9bfef1dd01570b8f36c5ef566b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a45af3c9bfef1dd01570b8f36c5ef566b">REG_LANEENABLE</a>&#160;&#160;&#160;0x47D /* Reg 125 Description */</td></tr>
<tr class="separator:a45af3c9bfef1dd01570b8f36c5ef566b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c6a7387f19a7eb0bb6023bd47193d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad3c6a7387f19a7eb0bb6023bd47193d5">SOFTRESET_M</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Soft Reset (Mirror) */</td></tr>
<tr class="separator:ad3c6a7387f19a7eb0bb6023bd47193d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fab5edc69d6665de2d0ccbc297a14e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3fab5edc69d6665de2d0ccbc297a14e1">LSBFIRST_M</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* LSB First (Mirror) */</td></tr>
<tr class="separator:a3fab5edc69d6665de2d0ccbc297a14e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e451ef2e809f5c9895a25a443b1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5f5e451ef2e809f5c9895a25a443b1cc">ADDRINC_M</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Address Increment (Mirror) */</td></tr>
<tr class="separator:a5f5e451ef2e809f5c9895a25a443b1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5674e97322dcd70615a0498c029de91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5674e97322dcd70615a0498c029de91b">SDOACTIVE_M</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* SDO Active (Mirror) */</td></tr>
<tr class="separator:a5674e97322dcd70615a0498c029de91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb5f8d4e0eeca56f8a87b7182e03bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2eb5f8d4e0eeca56f8a87b7182e03bbb">SDOACTIVE</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* SDO Active */</td></tr>
<tr class="separator:a2eb5f8d4e0eeca56f8a87b7182e03bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a318253f0519b8bbdb14af4d4eb245d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1a318253f0519b8bbdb14af4d4eb245d">ADDRINC</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Address Increment */</td></tr>
<tr class="separator:a1a318253f0519b8bbdb14af4d4eb245d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5811613d98580676f67f0dde8125433e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5811613d98580676f67f0dde8125433e">LSBFIRST</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* LSB First */</td></tr>
<tr class="separator:a5811613d98580676f67f0dde8125433e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1e19a96edc95c89342b63605aaaf30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6f1e19a96edc95c89342b63605aaaf30">SOFTRESET</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Soft Reset */</td></tr>
<tr class="separator:a6f1e19a96edc95c89342b63605aaaf30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe26d7526d24efa225e4cf20422061ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afe26d7526d24efa225e4cf20422061ec">SINGLEINS</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Single Instruction */</td></tr>
<tr class="separator:afe26d7526d24efa225e4cf20422061ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192bf3c47e84ab4c586ee7001b6c9420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a192bf3c47e84ab4c586ee7001b6c9420">CSBSTALL</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* CSb Stalling */</td></tr>
<tr class="separator:a192bf3c47e84ab4c586ee7001b6c9420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf2f5a41625e9cd29ef7a2b389f6c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afbf2f5a41625e9cd29ef7a2b389f6c8a">DEVSTATUS</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Device Status */</td></tr>
<tr class="separator:afbf2f5a41625e9cd29ef7a2b389f6c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa748d70bc4f2fc24bfc31e29fb8080a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa748d70bc4f2fc24bfc31e29fb8080a8">CUSTOPMODE</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Customer Operating Mode */</td></tr>
<tr class="separator:aa748d70bc4f2fc24bfc31e29fb8080a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9095069b66af7b4a219540343bc9fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac9095069b66af7b4a219540343bc9fab">SYSOPMODE</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* System Operating Mode */</td></tr>
<tr class="separator:ac9095069b66af7b4a219540343bc9fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d643c111a369d6e5782e97f1c91513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a11d643c111a369d6e5782e97f1c91513">PROD_GRADE</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Product Grade */</td></tr>
<tr class="separator:a11d643c111a369d6e5782e97f1c91513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e514cb38babb6f495895ac88d2a850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab4e514cb38babb6f495895ac88d2a850">DEV_REVISION</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Device Revision */</td></tr>
<tr class="separator:ab4e514cb38babb6f495895ac88d2a850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d0f6366cef4b3fb0f101908bed7f717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0d0f6366cef4b3fb0f101908bed7f717">PAGEINDX</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Page or Index Pointer */</td></tr>
<tr class="separator:a0d0f6366cef4b3fb0f101908bed7f717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a0a2fbb93261284d0cdc64fd4617c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a55a0a2fbb93261284d0cdc64fd4617c1">SLAVEUPDATE</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* M/<a class="el" href="ad9152_8h.html#ac4a3ed3432929804c708f7760fb79e28">S</a> Update Bit */</td></tr>
<tr class="separator:a55a0a2fbb93261284d0cdc64fd4617c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710c1033b354d5a57e8602d2c2b0d261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a710c1033b354d5a57e8602d2c2b0d261">PD_BG</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Reference PowerDown */</td></tr>
<tr class="separator:a710c1033b354d5a57e8602d2c2b0d261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ef2c775cf92e242127e1938e2fc2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a27ef2c775cf92e242127e1938e2fc2e2">PD_DAC_0</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* PD Ichannel DAC 0 */</td></tr>
<tr class="separator:a27ef2c775cf92e242127e1938e2fc2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163e54a2fe2c49297500d6d17aa2b68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a163e54a2fe2c49297500d6d17aa2b68c">PD_DAC_1</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* PD Qchannel DAC 1 */</td></tr>
<tr class="separator:a163e54a2fe2c49297500d6d17aa2b68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f5f02b8dba2141a2088f5eb4af591f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab9f5f02b8dba2141a2088f5eb4af591f">PD_DAC_2</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* PD Ichannel DAC 2 */</td></tr>
<tr class="separator:ab9f5f02b8dba2141a2088f5eb4af591f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3173d42c7ae5a1bdf594f19fcf5e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3c3173d42c7ae5a1bdf594f19fcf5e58">PD_DAC_3</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* PD Qchannel DAC 3 */</td></tr>
<tr class="separator:a3c3173d42c7ae5a1bdf594f19fcf5e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73cd41f0d25ec7d9fa37eaf11341788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac73cd41f0d25ec7d9fa37eaf11341788">PD_DACM</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* PD Dac master Bias */</td></tr>
<tr class="separator:ac73cd41f0d25ec7d9fa37eaf11341788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1096a3bcb1d33bab56e2746735bef164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1096a3bcb1d33bab56e2746735bef164">SYS_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* <a class="el" href="t__ad9528_8h.html#acdc723dfce0e71ec519692c8256d9025af2edc19cf35e085cd843d7df37987b08">SYSREF</a> Receiver TXen mask */</td></tr>
<tr class="separator:a1096a3bcb1d33bab56e2746735bef164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365a3f923460c6d15e329c486b7ac00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a365a3f923460c6d15e329c486b7ac00d">DACB_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Dual B Dac TXen1 mask */</td></tr>
<tr class="separator:a365a3f923460c6d15e329c486b7ac00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4b321f03dee5192b096a2256bb5e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5a4b321f03dee5192b096a2256bb5e36">DACA_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Dual A Dac TXen0 mask */</td></tr>
<tr class="separator:a5a4b321f03dee5192b096a2256bb5e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c90bbeedb874e61b2cafd5a445cab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a13c90bbeedb874e61b2cafd5a445cab1">ENA_PA_CTRL_FROM_PAPROT_ERR</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Control PDP enable from PAProt block */</td></tr>
<tr class="separator:a13c90bbeedb874e61b2cafd5a445cab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd6249949bab808d8794e85b20a9f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8bd6249949bab808d8794e85b20a9f1a">ENA_PA_CTRL_FROM_TXENSM</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Control PDP enable from Txen State machine */</td></tr>
<tr class="separator:a8bd6249949bab808d8794e85b20a9f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76765cebb648825ee7f437b5d5e469c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a76765cebb648825ee7f437b5d5e469c1">ENA_PA_CTRL_FROM_BLSM</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Control PDP enable from Blanking state machine */</td></tr>
<tr class="separator:a76765cebb648825ee7f437b5d5e469c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa5086378df82ed1fa0fdc0504e4ee2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afa5086378df82ed1fa0fdc0504e4ee2d">ENA_PA_CTRL_FROM_SPI</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Control PDP enable via <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> */</td></tr>
<tr class="separator:afa5086378df82ed1fa0fdc0504e4ee2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e97277d9f5f18b97df004075566045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a48e97277d9f5f18b97df004075566045">SPI_PA_CTRL</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* PDP on/off via <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> */</td></tr>
<tr class="separator:a48e97277d9f5f18b97df004075566045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc57f678c64e9e3f759f07157e99213c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#acc57f678c64e9e3f759f07157e99213c">ENA_SPI_TXEN</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* TXEN from <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> control */</td></tr>
<tr class="separator:acc57f678c64e9e3f759f07157e99213c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c61d702aa7900e958c9237af2b8bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af5c61d702aa7900e958c9237af2b8bff">SPI_TXEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Spi TXEN */</td></tr>
<tr class="separator:af5c61d702aa7900e958c9237af2b8bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5314758f07742bda1320093f21c2b590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5314758f07742bda1320093f21c2b590">COARSE_GROUP_DLY</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Coarse group delay */</td></tr>
<tr class="separator:a5314758f07742bda1320093f21c2b590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5070d5cd1a9b234769d2dc3566e132d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5070d5cd1a9b234769d2dc3566e132d9">EN_CALPASS</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Enable Calib PASS detection */</td></tr>
<tr class="separator:a5070d5cd1a9b234769d2dc3566e132d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b1327a939035cea5f77a181d07ca8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a77b1327a939035cea5f77a181d07ca8c">EN_CALFAIL</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Enable Calib FAIL detection */</td></tr>
<tr class="separator:a77b1327a939035cea5f77a181d07ca8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0011c5842417a9c20fadb612316c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1e0011c5842417a9c20fadb612316c28">EN_DACPLLLOST</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Enable DAC Pll Lost detection */</td></tr>
<tr class="separator:a1e0011c5842417a9c20fadb612316c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef2437c6068036ed7b3226e8f1937806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aef2437c6068036ed7b3226e8f1937806">EN_DACPLLLOCK</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Enable DAC Pll Lock detection */</td></tr>
<tr class="separator:aef2437c6068036ed7b3226e8f1937806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a33a686908eea20307694b7925293a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3a33a686908eea20307694b7925293a4">EN_SERPLLLOST</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Enable Serdes PLL Lost detection */</td></tr>
<tr class="separator:a3a33a686908eea20307694b7925293a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98cc4ff9ee1b0f1ae2f128cffb833054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a98cc4ff9ee1b0f1ae2f128cffb833054">EN_SERPLLLOCK</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Enable  Serdes PLL Lock detection */</td></tr>
<tr class="separator:a98cc4ff9ee1b0f1ae2f128cffb833054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5eaf03e36741d882956cbeb0655df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ace5eaf03e36741d882956cbeb0655df2">EN_LANEFIFOERR</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Enable Lane FIFO Error detection */</td></tr>
<tr class="separator:ace5eaf03e36741d882956cbeb0655df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac51799ab4948d054c968f697820fa509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac51799ab4948d054c968f697820fa509">EN_DRDLFIFOERR</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable DRDL FIFO Error detection */</td></tr>
<tr class="separator:ac51799ab4948d054c968f697820fa509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7c9d4661d6aeeef9e01bb78de2bb49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aff7c9d4661d6aeeef9e01bb78de2bb49">EN_PARMBAD</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* enable BAD Parameter interrupt */</td></tr>
<tr class="separator:aff7c9d4661d6aeeef9e01bb78de2bb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e4aa79dcf0f1b12cc1255b75e80059c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6e4aa79dcf0f1b12cc1255b75e80059c">EN_PRBSQ1</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* enable <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> imag DAC B interrupt */</td></tr>
<tr class="separator:a6e4aa79dcf0f1b12cc1255b75e80059c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a5947ef332349deba2ec0f54191146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a93a5947ef332349deba2ec0f54191146">EN_PRBSI1</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* enable <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> real DAC B interrupt */</td></tr>
<tr class="separator:a93a5947ef332349deba2ec0f54191146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f033dab56a430d55c47f9c060814e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a26f033dab56a430d55c47f9c060814e6">EN_PRBSQ0</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* enable <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> imag DAC A interrupt */</td></tr>
<tr class="separator:a26f033dab56a430d55c47f9c060814e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9140b48979347267484f4a9a5073d353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9140b48979347267484f4a9a5073d353">EN_PRBSI0</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* enable <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> real DAC A interrupt */</td></tr>
<tr class="separator:a9140b48979347267484f4a9a5073d353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cad6e3360c2a75e80d83c9933c7cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af6cad6e3360c2a75e80d83c9933c7cb5">EN_PAERR0</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Link A PA Error */</td></tr>
<tr class="separator:af6cad6e3360c2a75e80d83c9933c7cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90815fff9f907c79754babb3f3bf9946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a90815fff9f907c79754babb3f3bf9946">EN_BIST_DONE0</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Link A BIST done */</td></tr>
<tr class="separator:a90815fff9f907c79754babb3f3bf9946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a191e0068011454bbeb3a478598f6f73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a191e0068011454bbeb3a478598f6f73d">EN_BLNKDONE0</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Link A Blanking done */</td></tr>
<tr class="separator:a191e0068011454bbeb3a478598f6f73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275b16eb14e9094c942256da37ba2303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a275b16eb14e9094c942256da37ba2303">EN_REFNCOCLR0</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Link A Nco Clear Tripped */</td></tr>
<tr class="separator:a275b16eb14e9094c942256da37ba2303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af87e2e40e7778647b6a4e4a56da6e5b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af87e2e40e7778647b6a4e4a56da6e5b7">EN_REFLOCK0</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Link A Alignment Locked */</td></tr>
<tr class="separator:af87e2e40e7778647b6a4e4a56da6e5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2e5e8d62fa0e149b5f6fb7a956b049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afb2e5e8d62fa0e149b5f6fb7a956b049">EN_REFROTA0</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Link A Alignment Rotate */</td></tr>
<tr class="separator:afb2e5e8d62fa0e149b5f6fb7a956b049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7feef2e9fddb94a0c5eab95716e26f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7feef2e9fddb94a0c5eab95716e26f6e">EN_REFWLIM0</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Link A Over/Under Threshold */</td></tr>
<tr class="separator:a7feef2e9fddb94a0c5eab95716e26f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6ca1056fa686e947ae8cf712dcabb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5b6ca1056fa686e947ae8cf712dcabb9">EN_REFTRIP0</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Link A Alignment Trip */</td></tr>
<tr class="separator:a5b6ca1056fa686e947ae8cf712dcabb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa552ef0e740651218e8018127e4f059e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa552ef0e740651218e8018127e4f059e">EN_PAERR1</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Link B PA Error */</td></tr>
<tr class="separator:aa552ef0e740651218e8018127e4f059e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15f53c6f566dd5a9d24b6ee4411559f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a15f53c6f566dd5a9d24b6ee4411559f1">EN_BIST_DONE1</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Link B BIST done */</td></tr>
<tr class="separator:a15f53c6f566dd5a9d24b6ee4411559f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ec25ce7633fd2669dcad5729790b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af7ec25ce7633fd2669dcad5729790b3f">EN_BLNKDONE1</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Link B Blanking done */</td></tr>
<tr class="separator:af7ec25ce7633fd2669dcad5729790b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a180e123ac150a0e0743dba8d6ea370f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a180e123ac150a0e0743dba8d6ea370f1">EN_REFNCOCLR1</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Link B Nco Clear Tripped */</td></tr>
<tr class="separator:a180e123ac150a0e0743dba8d6ea370f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5844981d8744bb4055811cb3a058478c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5844981d8744bb4055811cb3a058478c">EN_REFLOCK1</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Link B Alignment Locked */</td></tr>
<tr class="separator:a5844981d8744bb4055811cb3a058478c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f20071326c7a94b5e34e0ac1a18a2b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1f20071326c7a94b5e34e0ac1a18a2b2">EN_REFROTA1</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Link B Alignment Rotate */</td></tr>
<tr class="separator:a1f20071326c7a94b5e34e0ac1a18a2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adebabd08ac030e1a816e228bcdcae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1adebabd08ac030e1a816e228bcdcae8">EN_REFWLIM1</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Link B Over/Under Threshold */</td></tr>
<tr class="separator:a1adebabd08ac030e1a816e228bcdcae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae77acc1ec4ecbbf2365f524773c81882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae77acc1ec4ecbbf2365f524773c81882">EN_REFTRIP1</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Link B Alignment Trip */</td></tr>
<tr class="separator:ae77acc1ec4ecbbf2365f524773c81882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e8ba0aa3491a185ce5e35cc7105116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab9e8ba0aa3491a185ce5e35cc7105116">IRQ_CALPASS</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Calib PASS detection */</td></tr>
<tr class="separator:ab9e8ba0aa3491a185ce5e35cc7105116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a246674b4d4905aa2528889ba019c1ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a246674b4d4905aa2528889ba019c1ee6">IRQ_CALFAIL</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Calib FAIL detection */</td></tr>
<tr class="separator:a246674b4d4905aa2528889ba019c1ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace67693896c63a0afe2ed0fae7f612d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aace67693896c63a0afe2ed0fae7f612d">IRQ_DACPLLLOST</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* DAC PLL Lost */</td></tr>
<tr class="separator:aace67693896c63a0afe2ed0fae7f612d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3dab27c0d1589f2ca0a332f552e620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aaa3dab27c0d1589f2ca0a332f552e620">IRQ_DACPLLLOCK</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* DAC PLL Lock */</td></tr>
<tr class="separator:aaa3dab27c0d1589f2ca0a332f552e620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc683b0588abbd559bceb0597514ebb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#adc683b0588abbd559bceb0597514ebb8">IRQ_SERPLLLOST</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Serdes PLL Lost */</td></tr>
<tr class="separator:adc683b0588abbd559bceb0597514ebb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ab2b39bd4d48590f32846f7664546a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a24ab2b39bd4d48590f32846f7664546a">IRQ_SERPLLLOCK</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Serdes PLL Lock */</td></tr>
<tr class="separator:a24ab2b39bd4d48590f32846f7664546a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15f28cb5eba3e04c911c71a3a3784308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a15f28cb5eba3e04c911c71a3a3784308">IRQ_LANEFIFOERR</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Lane Fifo Error */</td></tr>
<tr class="separator:a15f28cb5eba3e04c911c71a3a3784308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2942fc3d7efe7be4a17eb2005a807c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2a2942fc3d7efe7be4a17eb2005a807c">IRQ_DRDLFIFOERR</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* DRDL Fifo Error */</td></tr>
<tr class="separator:a2a2942fc3d7efe7be4a17eb2005a807c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47910e2d743a0cd8cce5f7828061ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad47910e2d743a0cd8cce5f7828061ca5">IRQ_PARMBAD</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* BAD Parameter interrupt */</td></tr>
<tr class="separator:ad47910e2d743a0cd8cce5f7828061ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5adb160b0ec48420ae0c7259f07f874f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5adb160b0ec48420ae0c7259f07f874f">IRQ_PRBSQ1</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> data check error DAC 1 imag */</td></tr>
<tr class="separator:a5adb160b0ec48420ae0c7259f07f874f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1c8d41fb0d65c0376cf4d89798ea2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a4f1c8d41fb0d65c0376cf4d89798ea2f">IRQ_PRBSI1</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> data check error DAC 1 real */</td></tr>
<tr class="separator:a4f1c8d41fb0d65c0376cf4d89798ea2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6268a1f4d619a53d22f3e46399279a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6d6268a1f4d619a53d22f3e46399279a">IRQ_PRBSQ0</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> data check error DAC 0 imag */</td></tr>
<tr class="separator:a6d6268a1f4d619a53d22f3e46399279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31dde3ba390afaf71c0ca9e48d2f1259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a31dde3ba390afaf71c0ca9e48d2f1259">IRQ_PRBSI0</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> data check error DAC 0 real */</td></tr>
<tr class="separator:a31dde3ba390afaf71c0ca9e48d2f1259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5b97faeefc56134f95dc742646de6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abc5b97faeefc56134f95dc742646de6a">IRQ_PAERR0</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Link A PA Error */</td></tr>
<tr class="separator:abc5b97faeefc56134f95dc742646de6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7d3ffa0fed706093371f7b90abb876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2f7d3ffa0fed706093371f7b90abb876">IRQ_BIST_DONE0</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Link A BIST done */</td></tr>
<tr class="separator:a2f7d3ffa0fed706093371f7b90abb876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabdab60bcc441c56fe16ffdecb2c20c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aabdab60bcc441c56fe16ffdecb2c20c6">IRQ_BLNKDONE0</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Link A Blanking Done */</td></tr>
<tr class="separator:aabdab60bcc441c56fe16ffdecb2c20c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf20dc3f5c401b49dacaaf6e8ba11f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abf20dc3f5c401b49dacaaf6e8ba11f1f">IRQ_REFNCOCLR0</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Link A Alignment UnderRange */</td></tr>
<tr class="separator:abf20dc3f5c401b49dacaaf6e8ba11f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d06f5b352d80b3a7bbf3746ee661bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7d06f5b352d80b3a7bbf3746ee661bc8">IRQ_REFLOCK0</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Link A BIST done */</td></tr>
<tr class="separator:a7d06f5b352d80b3a7bbf3746ee661bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c31d1e8e13d266f2897993d922c72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a81c31d1e8e13d266f2897993d922c72e">IRQ_REFROTA0</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Link A Alignment Trip */</td></tr>
<tr class="separator:a81c31d1e8e13d266f2897993d922c72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5056b2cdcd4746ade031c039c013d5bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5056b2cdcd4746ade031c039c013d5bf">IRQ_REFWLIM0</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Link A Alignment Lock */</td></tr>
<tr class="separator:a5056b2cdcd4746ade031c039c013d5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab41be0dc404986da01f2df8c8f064fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab41be0dc404986da01f2df8c8f064fe2">IRQ_REFTRIP0</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Link A Alignment Rotate */</td></tr>
<tr class="separator:ab41be0dc404986da01f2df8c8f064fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b44c7cff5a99a2959047cc301d93bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad6b44c7cff5a99a2959047cc301d93bd">IRQ_PAERR1</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Link B PA Error */</td></tr>
<tr class="separator:ad6b44c7cff5a99a2959047cc301d93bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac40496bd2c12e137dfd34af49ace08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aac40496bd2c12e137dfd34af49ace08b">IRQ_BIST_DONE1</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Link B BIST done */</td></tr>
<tr class="separator:aac40496bd2c12e137dfd34af49ace08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d7232525b034aa39267f41f5b133870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8d7232525b034aa39267f41f5b133870">IRQ_BLNKDONE1</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Link A Blanking Done */</td></tr>
<tr class="separator:a8d7232525b034aa39267f41f5b133870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49dbb6aeff42e00a76535371a4e74ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a49dbb6aeff42e00a76535371a4e74ee0">IRQ_REFNCOCLR1</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Link B Alignment UnderRange */</td></tr>
<tr class="separator:a49dbb6aeff42e00a76535371a4e74ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a473b7a24be64293ab2059a364f6348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1a473b7a24be64293ab2059a364f6348">IRQ_REFLOCK1</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Link B BIST done */</td></tr>
<tr class="separator:a1a473b7a24be64293ab2059a364f6348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70dad4e9bb4d3314e9ead4e9594af4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac70dad4e9bb4d3314e9ead4e9594af4a">IRQ_REFROTA1</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Link B Alignment Trip */</td></tr>
<tr class="separator:ac70dad4e9bb4d3314e9ead4e9594af4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced8011eda3140d6b14129c4d7413420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aced8011eda3140d6b14129c4d7413420">IRQ_REFWLIM1</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Link B Alignment Lock */</td></tr>
<tr class="separator:aced8011eda3140d6b14129c4d7413420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575a8c806aac40b1af83ccf16772aa84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a575a8c806aac40b1af83ccf16772aa84">IRQ_REFTRIP1</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Link B Alignment Rotate */</td></tr>
<tr class="separator:a575a8c806aac40b1af83ccf16772aa84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acffd55640b2a6bd05bdc10253909e202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#acffd55640b2a6bd05bdc10253909e202">ERR_DLYOVER</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* LMFC_Delay &gt; JESD_K parameter */</td></tr>
<tr class="separator:acffd55640b2a6bd05bdc10253909e202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118189ddc039443433488348b682873f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a118189ddc039443433488348b682873f">ERR_WINLIMIT</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Unsupported Window Limit */</td></tr>
<tr class="separator:a118189ddc039443433488348b682873f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05d1d85197adde69006ac1cd75292cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af05d1d85197adde69006ac1cd75292cf">ERR_JESDBAD</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Unsupported M/<a class="el" href="ad9152_8h.html#a7577d49f3bfffb1cf048eef843177784">L</a>/<a class="el" href="ad9152_8h.html#ac4a3ed3432929804c708f7760fb79e28">S</a>/F selection */</td></tr>
<tr class="separator:af05d1d85197adde69006ac1cd75292cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3672d6586d82251565e2e6ae7975b52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3672d6586d82251565e2e6ae7975b52a">ERR_KUNSUPP</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Unsupported <a class="el" href="ad9152_8h.html#ae5f839eceb66b42fe692d366c93a5bcc">K</a> values */</td></tr>
<tr class="separator:a3672d6586d82251565e2e6ae7975b52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a826f7072976c3612a9f38c9d2093f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a08a826f7072976c3612a9f38c9d2093f">ERR_SUBCLASS</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Unsupported SubClassv value */</td></tr>
<tr class="separator:a08a826f7072976c3612a9f38c9d2093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57327c4a7917e792b1237b9e8d89b444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a57327c4a7917e792b1237b9e8d89b444">ERR_INTSUPP</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Unsupported Interpolation rate factor */</td></tr>
<tr class="separator:a57327c4a7917e792b1237b9e8d89b444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91839a58195b9c2b4dbd104bd5dba91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a91839a58195b9c2b4dbd104bd5dba91c">TARRFAPHAZ</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Target Polarity of Rf Divider */</td></tr>
<tr class="separator:a91839a58195b9c2b4dbd104bd5dba91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2264c7e446d20cdceb0dae66869709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#add2264c7e446d20cdceb0dae66869709">SYNCBYPASS</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Sync Bypass handshaking */</td></tr>
<tr class="separator:add2264c7e446d20cdceb0dae66869709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804f9b8cb54951e72e3bf066163328f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a804f9b8cb54951e72e3bf066163328f4">DAC_DELAY_H</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Dac Delay[8] */</td></tr>
<tr class="separator:a804f9b8cb54951e72e3bf066163328f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fa0d8bb7e2fdb58a7996c548a9b5af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a50fa0d8bb7e2fdb58a7996c548a9b5af">ERRWINDOW</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Sync Error Window */</td></tr>
<tr class="separator:a50fa0d8bb7e2fdb58a7996c548a9b5af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85349b2f23b773fdc21d8ecf997c6be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a85349b2f23b773fdc21d8ecf997c6be3">LASTUNDER</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Sync Last Error Under Flag */</td></tr>
<tr class="separator:a85349b2f23b773fdc21d8ecf997c6be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ec2ae214f61c7c0f369454f45c77313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6ec2ae214f61c7c0f369454f45c77313">LASTOVER</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Sync Last Error Over Flag */</td></tr>
<tr class="separator:a6ec2ae214f61c7c0f369454f45c77313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819be45334d4b739342c96f24f8754ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a819be45334d4b739342c96f24f8754ca">LASTERROR_H</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Sync Last Error[8] and Flags */</td></tr>
<tr class="separator:a819be45334d4b739342c96f24f8754ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e2834f471732a450a7472c6319cc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab3e2834f471732a450a7472c6319cc80">SYNCENABLE</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* SyncLogic Enable */</td></tr>
<tr class="separator:ab3e2834f471732a450a7472c6319cc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf7d82f3dc8b8ca6d1bab3036659d710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aaf7d82f3dc8b8ca6d1bab3036659d710">SYNCARM</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Sync Arming Strobe */</td></tr>
<tr class="separator:aaf7d82f3dc8b8ca6d1bab3036659d710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe86d305df69f1c80e3bd942556dcd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3fe86d305df69f1c80e3bd942556dcd2">SYNCCLRSTKY</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Sync Sticky Bit Clear */</td></tr>
<tr class="separator:a3fe86d305df69f1c80e3bd942556dcd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8308efa49be8338e61de5e5420dcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5f8308efa49be8338e61de5e5420dcae">SYNCCLRLAST</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Sync Clear LAST_ */</td></tr>
<tr class="separator:a5f8308efa49be8338e61de5e5420dcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53ad7ff21f881d8c83bd2702bca3679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad53ad7ff21f881d8c83bd2702bca3679">SYNCMODE</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Sync Mode */</td></tr>
<tr class="separator:ad53ad7ff21f881d8c83bd2702bca3679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15cb11ce7a89ff9ec8a926b25cb24a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad15cb11ce7a89ff9ec8a926b25cb24a9">REFBUSY</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Sync Machine Busy */</td></tr>
<tr class="separator:ad15cb11ce7a89ff9ec8a926b25cb24a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b1f164cc6d07560144c11d8f07eedc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a88b1f164cc6d07560144c11d8f07eedc">REFLOCK</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Sync Alignment Locked */</td></tr>
<tr class="separator:a88b1f164cc6d07560144c11d8f07eedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d053ca22aebdd1059cae06c08d152b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad8d053ca22aebdd1059cae06c08d152b">REFROTA</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Sync Rotated */</td></tr>
<tr class="separator:ad8d053ca22aebdd1059cae06c08d152b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a2a72b7f8258808ca0de1024a246732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6a2a72b7f8258808ca0de1024a246732">REFWLIM</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Sync Alignment Limit Range */</td></tr>
<tr class="separator:a6a2a72b7f8258808ca0de1024a246732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823ba269133074a1e629ee4f1e19d3f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a823ba269133074a1e629ee4f1e19d3f2">REFTRIP</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Sync Tripped after Arming */</td></tr>
<tr class="separator:a823ba269133074a1e629ee4f1e19d3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e6ecce850728fe35bed8777eaa78010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6e6ecce850728fe35bed8777eaa78010">CURRUNDER</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Sync Current Error Under Flag */</td></tr>
<tr class="separator:a6e6ecce850728fe35bed8777eaa78010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e113f4851b7be654a23d5963dd51fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0e113f4851b7be654a23d5963dd51fa2">CURROVER</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Sync Current Error Over Flag */</td></tr>
<tr class="separator:a0e113f4851b7be654a23d5963dd51fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8800262ea3201fe21618fae73980c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afd8800262ea3201fe21618fae73980c1">CURRERROR_H</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* SyncCurrent Error[8] */</td></tr>
<tr class="separator:afd8800262ea3201fe21618fae73980c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14160f155589ef447b4ebac3e5851b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a14160f155589ef447b4ebac3e5851b26">THRMOLD</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Error is from a prior sample */</td></tr>
<tr class="separator:a14160f155589ef447b4ebac3e5851b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7cf2d60db84fc346c695b1a0791aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aaa7cf2d60db84fc346c695b1a0791aa4">THRMOVER</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Error &gt; +WinLimit */</td></tr>
<tr class="separator:aaa7cf2d60db84fc346c695b1a0791aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301fe2467f9a80c8c8590f48566c82a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a301fe2467f9a80c8c8590f48566c82a7">THRMPOS</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Sync Current Error Under Flag */</td></tr>
<tr class="separator:a301fe2467f9a80c8c8590f48566c82a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06325878a48831b91adf2648e628a908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a06325878a48831b91adf2648e628a908">THRMZERO</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Error = 0 */</td></tr>
<tr class="separator:a06325878a48831b91adf2648e628a908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c66bf9d9d00f2c3795265a18d1b61a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a4c66bf9d9d00f2c3795265a18d1b61a6">THRMNEG</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Error &lt; 0 */</td></tr>
<tr class="separator:a4c66bf9d9d00f2c3795265a18d1b61a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf14ff304a252e0f64ebfabdbe74ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abaf14ff304a252e0f64ebfabdbe74ed9">THRMUNDER</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Error &lt; -WinLimit */</td></tr>
<tr class="separator:abaf14ff304a252e0f64ebfabdbe74ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b6ab3d20ed806b81ddf4f274923912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad6b6ab3d20ed806b81ddf4f274923912">DACGAIN_IM0</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* I Channel DAC gain &lt;9:8&gt; Dual A */</td></tr>
<tr class="separator:ad6b6ab3d20ed806b81ddf4f274923912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6768191087e2846bae8e2c43e9a7c7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6768191087e2846bae8e2c43e9a7c7e0">DACGAIN_IM1</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Q Channel DAC gain &lt;9:8&gt; Dual A */</td></tr>
<tr class="separator:a6768191087e2846bae8e2c43e9a7c7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0dd883ed0b5bde0847786709ee5d1b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae0dd883ed0b5bde0847786709ee5d1b4">DACGAIN_IM2</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* I Channel DAC gain &lt;9:8&gt; Dual B */</td></tr>
<tr class="separator:ae0dd883ed0b5bde0847786709ee5d1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c20f72e3041213b3e62517e0087f25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5c20f72e3041213b3e62517e0087f25e">DACGAIN_IM3</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Q Channel DAC gain &lt;9:8&gt; Dual B */</td></tr>
<tr class="separator:a5c20f72e3041213b3e62517e0087f25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d357251a7060437be8969bfa2710097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5d357251a7060437be8969bfa2710097">ENB_DACLDO3</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Disable DAC3 ldo */</td></tr>
<tr class="separator:a5d357251a7060437be8969bfa2710097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c9f90f69d9f79b7d47b8cb46dc71b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3c9f90f69d9f79b7d47b8cb46dc71b80">ENB_DACLDO2</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Disable DAC2 ldo */</td></tr>
<tr class="separator:a3c9f90f69d9f79b7d47b8cb46dc71b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a13a0457e8afccf9b7c6be6817854a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8a13a0457e8afccf9b7c6be6817854a3">ENB_DACLDO1</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Disable DAC1 ldo */</td></tr>
<tr class="separator:a8a13a0457e8afccf9b7c6be6817854a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adf5c2444c07104bd64d778026a3540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1adf5c2444c07104bd64d778026a3540">ENB_DACLDO0</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Disable DAC0 ldo */</td></tr>
<tr class="separator:a1adf5c2444c07104bd64d778026a3540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb455847dcdc00de49c57a1d81f3ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1eb455847dcdc00de49c57a1d81f3ef1">STAT_LDO3</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* DAC3 LDO status */</td></tr>
<tr class="separator:a1eb455847dcdc00de49c57a1d81f3ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7edf7c3c63daf6a5df834138cd8211a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7edf7c3c63daf6a5df834138cd8211a0">STAT_LDO2</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* DAC2 LDO status */</td></tr>
<tr class="separator:a7edf7c3c63daf6a5df834138cd8211a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac72618c17238be2378a8fea791d749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a4ac72618c17238be2378a8fea791d749">STAT_LDO1</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* DAC1 LDO status */</td></tr>
<tr class="separator:a4ac72618c17238be2378a8fea791d749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc8c8cb072871ea1c44b93316741dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1cc8c8cb072871ea1c44b93316741dca">STAT_LDO0</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* DAC0 LDO status */</td></tr>
<tr class="separator:a1cc8c8cb072871ea1c44b93316741dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289816a345c5e9ef20b4cc51800daf47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a289816a345c5e9ef20b4cc51800daf47">SHUFFLE_MSB0</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* MSB shuffling mode */</td></tr>
<tr class="separator:a289816a345c5e9ef20b4cc51800daf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d4c2aaa27246f983bfb9fe776d1037e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2d4c2aaa27246f983bfb9fe776d1037e">SHUFFLE_ISB0</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* ISB shuffling mode */</td></tr>
<tr class="separator:a2d4c2aaa27246f983bfb9fe776d1037e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5ae2fe7cf04881daf478af7e0c0de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8c5ae2fe7cf04881daf478af7e0c0de5">SHUFFLE_MSB1</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* MSB shuffling mode */</td></tr>
<tr class="separator:a8c5ae2fe7cf04881daf478af7e0c0de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e6fe05928c1f5a67aa5f385e5667b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa2e6fe05928c1f5a67aa5f385e5667b4">SHUFFLE_ISB1</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* ISB shuffling mode */</td></tr>
<tr class="separator:aa2e6fe05928c1f5a67aa5f385e5667b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc93ba75518c5a77bb2174358fcb8975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#adc93ba75518c5a77bb2174358fcb8975">SHUFFLE_MSB2</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* MSB shuffling mod */</td></tr>
<tr class="separator:adc93ba75518c5a77bb2174358fcb8975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84621af2de8684f7fef455577f3b799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac84621af2de8684f7fef455577f3b799">SHUFFLE_ISB2</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* ISB shuffling mode */</td></tr>
<tr class="separator:ac84621af2de8684f7fef455577f3b799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ab94ea69277123899a442b5b25ad8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad5ab94ea69277123899a442b5b25ad8a">SHUFFLE_MSB3</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* MSB shuffling mode */</td></tr>
<tr class="separator:ad5ab94ea69277123899a442b5b25ad8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31440554b7dfdad104b3709952a851fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a31440554b7dfdad104b3709952a851fc">SHUFFLE_ISB3</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* ISB shuffling mode */</td></tr>
<tr class="separator:a31440554b7dfdad104b3709952a851fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375be6fc6a24496e12e320d6b50b55cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a375be6fc6a24496e12e320d6b50b55cf">NCOCLRARM</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Arm NCO Clear */</td></tr>
<tr class="separator:a375be6fc6a24496e12e320d6b50b55cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ea8bab3f9cd7c932403ec2da30b832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a37ea8bab3f9cd7c932403ec2da30b832">NCOCLRMTCH</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* NCO Clear Data Match */</td></tr>
<tr class="separator:a37ea8bab3f9cd7c932403ec2da30b832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb450286f48adf1ec330eee7fb36ef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3cb450286f48adf1ec330eee7fb36ef5">NCOCLRPASS</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* NCO Clear PASSed */</td></tr>
<tr class="separator:a3cb450286f48adf1ec330eee7fb36ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54f734ad18b4877b76534afbd15d7398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a54f734ad18b4877b76534afbd15d7398">NCOCLRFAIL</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* NCO Clear FAILed */</td></tr>
<tr class="separator:a54f734ad18b4877b76534afbd15d7398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a828daa75b14d94d09320c8f61e364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a70a828daa75b14d94d09320c8f61e364">NCOCLRMODE</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* NCO Clear Mode */</td></tr>
<tr class="separator:a70a828daa75b14d94d09320c8f61e364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23458baa04c9f3da4b1ef279de95b7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a23458baa04c9f3da4b1ef279de95b7f8">PA_THRESH_MSB</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Average power threshold for comparison. */</td></tr>
<tr class="separator:a23458baa04c9f3da4b1ef279de95b7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d8a3cfd38ec5b486574866d25e7160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a03d8a3cfd38ec5b486574866d25e7160">PA_ENABLE</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* 1 = Enable average power calculation and error detection */</td></tr>
<tr class="separator:a03d8a3cfd38ec5b486574866d25e7160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd507216006d327d4c3b67b662a179d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9dd507216006d327d4c3b67b662a179d">PA_BUS_SWAP</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Swap channelA or channelB databus for power calculation */</td></tr>
<tr class="separator:a9dd507216006d327d4c3b67b662a179d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0eedc06f5d8c7e2de43d192c91ab14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9f0eedc06f5d8c7e2de43d192c91ab14">PA_AVG_TIME</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Set power average time */</td></tr>
<tr class="separator:a9f0eedc06f5d8c7e2de43d192c91ab14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6d1f8cc3707a6997129aa727e5feb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5c6d1f8cc3707a6997129aa727e5feb5">PA_POWER_MSB</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* average power bus = I^2+Q^2 (I/Q use 6MSB of databus) */</td></tr>
<tr class="separator:a5c6d1f8cc3707a6997129aa727e5feb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0c2462054a74dc056347558c3968a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5e0c2462054a74dc056347558c3968a1">PD_CLK01</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Powerdown clock for Dual A */</td></tr>
<tr class="separator:a5e0c2462054a74dc056347558c3968a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ed1cb02ce64639691491f34b68e4eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3ed1cb02ce64639691491f34b68e4eb1">PD_CLK23</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Powerdown clock for Dual B */</td></tr>
<tr class="separator:a3ed1cb02ce64639691491f34b68e4eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113d813d1ae3085a7b0ce77c76a06c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a113d813d1ae3085a7b0ce77c76a06c41">PD_CLK_DIG</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Powerdown clocks to all DACs */</td></tr>
<tr class="separator:a113d813d1ae3085a7b0ce77c76a06c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4208200c4546059abb077b539682361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae4208200c4546059abb077b539682361">PD_PCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Cal reference/Serdes PLL clock powerdown */</td></tr>
<tr class="separator:ae4208200c4546059abb077b539682361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeefefd21c5fdbe8f5e7605d621798d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aeefefd21c5fdbe8f5e7605d621798d90">PD_CLK_REC</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Clock reciever powerdown */</td></tr>
<tr class="separator:aeefefd21c5fdbe8f5e7605d621798d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e30541a22aede259ba942175497d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a22e30541a22aede259ba942175497d31">PD_SYSREF</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Powerdown <a class="el" href="t__ad9528_8h.html#acdc723dfce0e71ec519692c8256d9025af2edc19cf35e085cd843d7df37987b08">SYSREF</a> buffer */</td></tr>
<tr class="separator:a22e30541a22aede259ba942175497d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7189d6ef495788623d230b13451c9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aea7189d6ef495788623d230b13451c9d">HYS_ON</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Hysteresis enabled */</td></tr>
<tr class="separator:aea7189d6ef495788623d230b13451c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9addc10e4698ceb43b6ed659d61a1b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9addc10e4698ceb43b6ed659d61a1b17">SYSREF_RISE</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Use <a class="el" href="t__ad9528_8h.html#acdc723dfce0e71ec519692c8256d9025af2edc19cf35e085cd843d7df37987b08">SYSREF</a> rising edge */</td></tr>
<tr class="separator:a9addc10e4698ceb43b6ed659d61a1b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de28e3aea6a86585220ea28cef21a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8de28e3aea6a86585220ea28cef21a9d">HYS_CNTRL1</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Hysteresis control bits &lt;9:8&gt; */</td></tr>
<tr class="separator:a8de28e3aea6a86585220ea28cef21a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91791999e8efc179782495249c113e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a91791999e8efc179782495249c113e28">SYNTH_RECAL</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Recalibrate VCO Band */</td></tr>
<tr class="separator:a91791999e8efc179782495249c113e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1c9a5cd27780c7663d876c2523e4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9a1c9a5cd27780c7663d876c2523e4ed">ENABLE_SYNTH</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Synthesizer Enable */</td></tr>
<tr class="separator:a9a1c9a5cd27780c7663d876c2523e4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2279a5b568f75b62b52bcc0c766db662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2279a5b568f75b62b52bcc0c766db662">CP_CAL_VALID</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Charge Pump Cal Valid */</td></tr>
<tr class="separator:a2279a5b568f75b62b52bcc0c766db662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc8e2d0b88b200544f40f4abe0a0ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abcc8e2d0b88b200544f40f4abe0a0ac8">RFPLL_LOCK</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* PLL Lock bit */</td></tr>
<tr class="separator:abcc8e2d0b88b200544f40f4abe0a0ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6bcc914d7d416dab73c8b409f842b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af6bcc914d7d416dab73c8b409f842b39">LF_C2_WORD</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* <a class="el" href="ad9361_8h.html#ad5edeb79915adeea5db828f37a83d310">C2</a> control word */</td></tr>
<tr class="separator:af6bcc914d7d416dab73c8b409f842b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae386f5c4e04147326b71c0dcb7d5f586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae386f5c4e04147326b71c0dcb7d5f586">LF_C1_WORD</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* <a class="el" href="ad9361_8h.html#a815fe638a44110df4f417a91a1a1c13b">C1</a> control word */</td></tr>
<tr class="separator:ae386f5c4e04147326b71c0dcb7d5f586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab83849f2913b4320be8e7fb0b9f1cc70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab83849f2913b4320be8e7fb0b9f1cc70">LF_R1_WORD</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* <a class="el" href="ad9361_8h.html#a514570352784e6a1c5b3fbea20bdda16">R1</a> control word */</td></tr>
<tr class="separator:ab83849f2913b4320be8e7fb0b9f1cc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24bdebf68906805d06450ca766b21762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a24bdebf68906805d06450ca766b21762">LF_C3_WORD</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* C3 control word */</td></tr>
<tr class="separator:a24bdebf68906805d06450ca766b21762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78210b4a4221828dd7956247b988b0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a78210b4a4221828dd7956247b988b0c6">LF_BYPASS_R3</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Bypass <a class="el" href="ad9361_8h.html#ac29557d3b59ac8d83452e87ae8485b7d">R3</a> res */</td></tr>
<tr class="separator:a78210b4a4221828dd7956247b988b0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea49b4dac85b2ded5c6d40fe4b9b118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0ea49b4dac85b2ded5c6d40fe4b9b118">LF_BYPASS_R1</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Bypass <a class="el" href="ad9361_8h.html#a514570352784e6a1c5b3fbea20bdda16">R1</a> res */</td></tr>
<tr class="separator:a0ea49b4dac85b2ded5c6d40fe4b9b118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f1c1b576dfe065926eb19fce3ba7ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a37f1c1b576dfe065926eb19fce3ba7ff">LF_BYPASS_C2</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Bypass <a class="el" href="ad9361_8h.html#ad5edeb79915adeea5db828f37a83d310">C2</a> cap */</td></tr>
<tr class="separator:a37f1c1b576dfe065926eb19fce3ba7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b55ae35432b2cb4756d8a6a4e7e30f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5b55ae35432b2cb4756d8a6a4e7e30f1">LF_BYPASS_C1</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Bypass <a class="el" href="ad9361_8h.html#a815fe638a44110df4f417a91a1a1c13b">C1</a> cap */</td></tr>
<tr class="separator:a5b55ae35432b2cb4756d8a6a4e7e30f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed3bc3fdaefc31144b77a4bb27aa3d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aed3bc3fdaefc31144b77a4bb27aa3d49">LF_R3_WORD</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* <a class="el" href="ad9361_8h.html#ac29557d3b59ac8d83452e87ae8485b7d">R3</a> Control Word */</td></tr>
<tr class="separator:aed3bc3fdaefc31144b77a4bb27aa3d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0be85e2b70f0136e9ba1d1ca9d23c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad0be85e2b70f0136e9ba1d1ca9d23c50">CP_CURRENT</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Charge Pump Current Control */</td></tr>
<tr class="separator:ad0be85e2b70f0136e9ba1d1ca9d23c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbb0de6e093feebbe3ca5724697bfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7dbb0de6e093feebbe3ca5724697bfab">LO_DIV_MODE</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Logen_Division */</td></tr>
<tr class="separator:a7dbb0de6e093feebbe3ca5724697bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addbb7a40b9b440aeb073b710324786e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#addbb7a40b9b440aeb073b710324786e5">REF_DIVRATE</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Reference Clock Division Ratio */</td></tr>
<tr class="separator:addbb7a40b9b440aeb073b710324786e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ea534fd8fb87a1f35348587d5d569d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a94ea534fd8fb87a1f35348587d5d569d">INIT_SWEEP_ERR_DAC</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Initial setup sweep failed */</td></tr>
<tr class="separator:a94ea534fd8fb87a1f35348587d5d569d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7323f704a87e62ea74bdd69e9e1592f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af7323f704a87e62ea74bdd69e9e1592f">MSB_SWEEP_ERR_DAC</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* MSB sweep failed */</td></tr>
<tr class="separator:af7323f704a87e62ea74bdd69e9e1592f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d270946c3925e0dc0419d654239ec78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0d270946c3925e0dc0419d654239ec78">CAL_MSB_TAC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* MSB sweep TAC */</td></tr>
<tr class="separator:a0d270946c3925e0dc0419d654239ec78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d2c56b3d4cc3307ed46837b51979572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2d2c56b3d4cc3307ed46837b51979572">CAL_START_GL</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Global Calibration start */</td></tr>
<tr class="separator:a2d2c56b3d4cc3307ed46837b51979572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e8c769653a8ed39c362e55c1ead045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a24e8c769653a8ed39c362e55c1ead045">CAL_EN_GL</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Global Calibration enable */</td></tr>
<tr class="separator:a24e8c769653a8ed39c362e55c1ead045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c25589a97e7d217fa67860a953e691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae9c25589a97e7d217fa67860a953e691">CAL_MSBLVLHI</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* High level limit for msb sweep average */</td></tr>
<tr class="separator:ae9c25589a97e7d217fa67860a953e691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb81f9b83ad5713570fa4eefeec785b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#adb81f9b83ad5713570fa4eefeec785b9">CAL_MSBLVLLO</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Low level limit for msb sweep average */</td></tr>
<tr class="separator:adb81f9b83ad5713570fa4eefeec785b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266ef12ef75a3f69e14d6a3514f960bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a266ef12ef75a3f69e14d6a3514f960bd">CAL_LTAC_THRES</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* Long TAC threshold */</td></tr>
<tr class="separator:a266ef12ef75a3f69e14d6a3514f960bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7fb6c3d464839c360d2a00195e8778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3b7fb6c3d464839c360d2a00195e8778">CAL_TAC_THRES</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* TAC threshold */</td></tr>
<tr class="separator:a3b7fb6c3d464839c360d2a00195e8778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30627c6ed0355c3b05334669859ded21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a30627c6ed0355c3b05334669859ded21">MSB_GLOBAL_SUBAVG</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Local Averages for MSB in Global Calibration */</td></tr>
<tr class="separator:a30627c6ed0355c3b05334669859ded21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5c55c2966254bbdf0675afc75fe830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2d5c55c2966254bbdf0675afc75fe830">GLOBAL_AVG_CNT</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* Global avg Terminal count */</td></tr>
<tr class="separator:a2d5c55c2966254bbdf0675afc75fe830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54832daf568460d9677048155e26ab5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a54832daf568460d9677048155e26ab5e">LOCAL_AVRG_CNT</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Local avg terminal count */</td></tr>
<tr class="separator:a54832daf568460d9677048155e26ab5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b88f1ab62044ebef9f8c5161196d5bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2b88f1ab62044ebef9f8c5161196d5bf">CAL_CLKDIV</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Calibration clock divider */</td></tr>
<tr class="separator:a2b88f1ab62044ebef9f8c5161196d5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6746c503a5f4d3ae1847a5ac887fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#acf6746c503a5f4d3ae1847a5ac887fce">CAL_INDX</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* DAC Calibration Index paging bits */</td></tr>
<tr class="separator:acf6746c503a5f4d3ae1847a5ac887fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f01caa701008fba9375f0578c405e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a56f01caa701008fba9375f0578c405e2">CAL_FIN</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Calibration finished */</td></tr>
<tr class="separator:a56f01caa701008fba9375f0578c405e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40751fffe52301490a143ad7b0af843c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a40751fffe52301490a143ad7b0af843c">CAL_ACTIVE</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Calibration active */</td></tr>
<tr class="separator:a40751fffe52301490a143ad7b0af843c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea13d555e6f28e3d232a08fb860bfa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aea13d555e6f28e3d232a08fb860bfa6a">CAL_ERRHI</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* SAR data error: too hi */</td></tr>
<tr class="separator:aea13d555e6f28e3d232a08fb860bfa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69643309655c226e8f9bd738c795c562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a69643309655c226e8f9bd738c795c562">CAL_ERRLO</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* SAR data error: too lo */</td></tr>
<tr class="separator:a69643309655c226e8f9bd738c795c562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7ee478f06da480eedb35e5fe499def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a4d7ee478f06da480eedb35e5fe499def">CAL_TXDACBYDAC</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Calibration of TXDAC by TXDAC */</td></tr>
<tr class="separator:a4d7ee478f06da480eedb35e5fe499def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30991f7f4aee5697ba90b2d170aab54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a30991f7f4aee5697ba90b2d170aab54f">CAL_START</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Calibration start */</td></tr>
<tr class="separator:a30991f7f4aee5697ba90b2d170aab54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c629606514fd64971aa72e0cdbdc35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a04c629606514fd64971aa72e0cdbdc35">CAL_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Calibration enable */</td></tr>
<tr class="separator:a04c629606514fd64971aa72e0cdbdc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e766797144ef6803b5c2f3f06e78028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7e766797144ef6803b5c2f3f06e78028">CAL_ADDR</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Calibration DAC address */</td></tr>
<tr class="separator:a7e766797144ef6803b5c2f3f06e78028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf0a33d3e7677f52185d139b0c64f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abbf0a33d3e7677f52185d139b0c64f0b">CAL_DATA</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Calibration DAC Coefficient Data */</td></tr>
<tr class="separator:abbf0a33d3e7677f52185d139b0c64f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a123b4234c88529cc5d3f695c67e04997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a123b4234c88529cc5d3f695c67e04997">CAL_UPDATE</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Calibration DAC Coefficient Update */</td></tr>
<tr class="separator:a123b4234c88529cc5d3f695c67e04997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ad4e9153cf7b393a2136cde5421db38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7ad4e9153cf7b393a2136cde5421db38">BINARY_FORMAT</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Binary or 2's complementary format on DATA bus */</td></tr>
<tr class="separator:a7ad4e9153cf7b393a2136cde5421db38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d744606fa25096e4e371faefe1a22b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7d744606fa25096e4e371faefe1a22b3">INVSINC_ENABLE</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* 1 = Enable inver sinc filter */</td></tr>
<tr class="separator:a7d744606fa25096e4e371faefe1a22b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07fb6f8b42e793412c403ea3e6d32672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a07fb6f8b42e793412c403ea3e6d32672">DIG_GAIN_ENABLE</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* 1 = Enable digital gain */</td></tr>
<tr class="separator:a07fb6f8b42e793412c403ea3e6d32672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab409c75a06fd655b0f1d335152ee0a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab409c75a06fd655b0f1d335152ee0a2e">PHASE_ADJ_ENABLE</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* 1 = Enable phase compensation */</td></tr>
<tr class="separator:ab409c75a06fd655b0f1d335152ee0a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51de3c13b4f8d8fe89d2b27cce646854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a51de3c13b4f8d8fe89d2b27cce646854">SEL_SIDEBAND</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* 1 = Select upper or lower sideband from modulation result */</td></tr>
<tr class="separator:a51de3c13b4f8d8fe89d2b27cce646854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9989d2e76189f68801afd277a35ffa1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9989d2e76189f68801afd277a35ffa1d">I_TO_Q</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* 1 = send I datapath into Q DAC */</td></tr>
<tr class="separator:a9989d2e76189f68801afd277a35ffa1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac227cb01a089e10ab580d4f1cc0705a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac227cb01a089e10ab580d4f1cc0705a0">MODULATION_TYPE</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* selects type of modulation operation */</td></tr>
<tr class="separator:ac227cb01a089e10ab580d4f1cc0705a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8995c58f0eadfb8e9301a203a5de6550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8995c58f0eadfb8e9301a203a5de6550">MODULATION_TYPE_MASK</a>&#160;&#160;&#160;(0x03 &lt;&lt; 2)</td></tr>
<tr class="separator:a8995c58f0eadfb8e9301a203a5de6550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022641f3982d7cb6dd811c21457873cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a022641f3982d7cb6dd811c21457873cb">INTERP_MODE</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Interpolation Mode */</td></tr>
<tr class="separator:a022641f3982d7cb6dd811c21457873cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a336ef956e29278fd1cfcd710755d23cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a336ef956e29278fd1cfcd710755d23cb">FTW_UPDATE_ACK</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Frequency Tuning Word Update Acknowledge */</td></tr>
<tr class="separator:a336ef956e29278fd1cfcd710755d23cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3103fdc3519b6e6ce13c824eb70e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1e3103fdc3519b6e6ce13c824eb70e21">FTW_UPDATE_REQ</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Frequency Tuning Word Update Request from <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> */</td></tr>
<tr class="separator:a1e3103fdc3519b6e6ce13c824eb70e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85fb5ed28d6881d2da22cae77944e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af85fb5ed28d6881d2da22cae77944e91">TX_DIG_CLK_PD</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* 1 = Digital clocks will be shut down when Tx_enable pin is low. */</td></tr>
<tr class="separator:af85fb5ed28d6881d2da22cae77944e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78fc4cdec277ecaa7f3f9218206501d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad78fc4cdec277ecaa7f3f9218206501d">GP_PA_ON_INVERT</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* External Modulator polarity invert */</td></tr>
<tr class="separator:ad78fc4cdec277ecaa7f3f9218206501d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa517d2840514f6e02d9b282c0c9b898e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa517d2840514f6e02d9b282c0c9b898e">GP_PA_CTRL</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* External PA control */</td></tr>
<tr class="separator:aa517d2840514f6e02d9b282c0c9b898e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569e072c31487fbcf490816d470ba68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a569e072c31487fbcf490816d470ba68f">TXEN_SM_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable TXEN state machine */</td></tr>
<tr class="separator:a569e072c31487fbcf490816d470ba68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75667dd09b742b3943904a4ac7a0a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac75667dd09b742b3943904a4ac7a0a62">PA_FALL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* PA fall control */</td></tr>
<tr class="separator:ac75667dd09b742b3943904a4ac7a0a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a6f45a4c49945f723cfecc108f42c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa3a6f45a4c49945f723cfecc108f42c3">PA_RISE</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* PA rises control */</td></tr>
<tr class="separator:aa3a6f45a4c49945f723cfecc108f42c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7057b4d02a23570073df99bb986fc51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7057b4d02a23570073df99bb986fc51c">DIG_FALL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* DIG_FALL */</td></tr>
<tr class="separator:a7057b4d02a23570073df99bb986fc51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab152eedc707ca70cb0aabbe82ddae504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab152eedc707ca70cb0aabbe82ddae504">DIG_RISE</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* DIG_RISE */</td></tr>
<tr class="separator:ab152eedc707ca70cb0aabbe82ddae504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf021def5e72c65cfa6a1d4eb189ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#accf021def5e72c65cfa6a1d4eb189ede">DAC_FALL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* DAC_FALL */</td></tr>
<tr class="separator:accf021def5e72c65cfa6a1d4eb189ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49283e0f5fb4fa183d9b61a6419ce863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a49283e0f5fb4fa183d9b61a6419ce863">DAC_RISE</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* DAC_RISE */</td></tr>
<tr class="separator:a49283e0f5fb4fa183d9b61a6419ce863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33755ab36f9bc209d0bf9a72ae007704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a33755ab36f9bc209d0bf9a72ae007704">DACOUT_SHUTDOWN</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Shut down DAC output. 1 means DAC get shut down manually. */</td></tr>
<tr class="separator:a33755ab36f9bc209d0bf9a72ae007704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad050b2f788f2096a15ae7b27ba282857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad050b2f788f2096a15ae7b27ba282857">DACOUT_ON_TRIGGER</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Turn on DAC output manually. Self clear signal. */</td></tr>
<tr class="separator:ad050b2f788f2096a15ae7b27ba282857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab569c7ec3510397008313f1680894050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab569c7ec3510397008313f1680894050">PROTECT_MODE</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* PROTECT_MODE */</td></tr>
<tr class="separator:ab569c7ec3510397008313f1680894050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd300137c4fcbd2fb16cede3379c5023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afd300137c4fcbd2fb16cede3379c5023">DACOFF_AVG_PW</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* DACOFF_AVG_PW */</td></tr>
<tr class="separator:afd300137c4fcbd2fb16cede3379c5023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b88f02ed902bde922324db595b2464f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0b88f02ed902bde922324db595b2464f">ADC_TESTMODE</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* ADC_TESTMODE */</td></tr>
<tr class="separator:a0b88f02ed902bde922324db595b2464f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a376c3538dc60cb085f371b20c1b6f55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a376c3538dc60cb085f371b20c1b6f55f">AUXADC_ENABLE</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* AUXADC_ENABLE */</td></tr>
<tr class="separator:a376c3538dc60cb085f371b20c1b6f55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9ccb15ba1ddd1af0435d87483d1687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8d9ccb15ba1ddd1af0435d87483d1687">FS_CURRENT</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* FS_CURRENT */</td></tr>
<tr class="separator:a8d9ccb15ba1ddd1af0435d87483d1687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e9b7c8971d1a97eb71fbb6eea3ad32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af5e9b7c8971d1a97eb71fbb6eea3ad32">REF_CURRENT</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 1) /* REF_CURRENT */</td></tr>
<tr class="separator:af5e9b7c8971d1a97eb71fbb6eea3ad32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738de09beb598c94766aa15458b54a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a738de09beb598c94766aa15458b54a76">SELECT_CLKDIG</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* SELECT_CLKDIG */</td></tr>
<tr class="separator:a738de09beb598c94766aa15458b54a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26a92fd0b39c1f19c1b346a3841963e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae26a92fd0b39c1f19c1b346a3841963e">EN_DIV2</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* EN_DIV2 */</td></tr>
<tr class="separator:ae26a92fd0b39c1f19c1b346a3841963e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae759c573a32ad1d601859157d07cea54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae759c573a32ad1d601859157d07cea54">INCAP_CTRL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* INCAP_CTRL */</td></tr>
<tr class="separator:ae759c573a32ad1d601859157d07cea54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4440363ed338b46463877394bb743e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a4440363ed338b46463877394bb743e47">DIE_TEMP_UPDATE</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Die temperature update */</td></tr>
<tr class="separator:a4440363ed338b46463877394bb743e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd1d4499acd7a4e67644b6f3112193c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5fd1d4499acd7a4e67644b6f3112193c">DISABLE_NOISE</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* DISABLE_NOISE */</td></tr>
<tr class="separator:a5fd1d4499acd7a4e67644b6f3112193c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac80c1bfc1d7f1470fe4f382d71944432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac80c1bfc1d7f1470fe4f382d71944432">DC_OFFSET_ON</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* DC_OFFSET_ON */</td></tr>
<tr class="separator:ac80c1bfc1d7f1470fe4f382d71944432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd1c8f23971c1398dc5383d32ef6780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8cd1c8f23971c1398dc5383d32ef6780">IPATH_DC_OFFSET_2PART</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* second part of DC Offset value for I path */</td></tr>
<tr class="separator:a8cd1c8f23971c1398dc5383d32ef6780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970cb5e119f14eec68c56f84c16ba5d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a970cb5e119f14eec68c56f84c16ba5d1">QPATH_DC_OFFSET_2PART</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* second part of DC Offset value for Q path */</td></tr>
<tr class="separator:a970cb5e119f14eec68c56f84c16ba5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd682907728f8f653be85ed65d8e563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afcd682907728f8f653be85ed65d8e563">IDAC_DIG_GAIN1</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* MSB of I DAC digital gain */</td></tr>
<tr class="separator:afcd682907728f8f653be85ed65d8e563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c00bd16e1d4f47a6ab2f737ac36355c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3c00bd16e1d4f47a6ab2f737ac36355c">QDAC_DIG_GAIN1</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* MSB of Q DAC digital gain */</td></tr>
<tr class="separator:a3c00bd16e1d4f47a6ab2f737ac36355c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d8944aed19e4ccfc83490a81534ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab3d8944aed19e4ccfc83490a81534ab0">GAIN_RAMP_UP_STP1</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* MSB of digital gain rises */</td></tr>
<tr class="separator:ab3d8944aed19e4ccfc83490a81534ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68934f11a17768267806e65ec1e779ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a68934f11a17768267806e65ec1e779ee">GAIN_RAMP_DOWN_STP1</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* MSB of digital gain drops */</td></tr>
<tr class="separator:a68934f11a17768267806e65ec1e779ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb2dd1b6311eb2e3d0d353e6bf0c370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0eb2dd1b6311eb2e3d0d353e6bf0c370">RESET_BLSM</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Soft rest to the new Blanking SM */</td></tr>
<tr class="separator:a0eb2dd1b6311eb2e3d0d353e6bf0c370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35575a8023020f13c09f51c1c2edc15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab35575a8023020f13c09f51c1c2edc15">EN_FORCE_GAIN_SOFT_OFF</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Enable forcing gan_soft_off from <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> */</td></tr>
<tr class="separator:ab35575a8023020f13c09f51c1c2edc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6b8beac535e21767ce7ffe757bdac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aae6b8beac535e21767ce7ffe757bdac2">GAIN_SOFT_OFF</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* gain_soft_off forced value */</td></tr>
<tr class="separator:aae6b8beac535e21767ce7ffe757bdac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd83eb4c977d099b7cff494a51d81aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3fd83eb4c977d099b7cff494a51d81aa">GAIN_SOFT_ON</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* gain_soft_on forced value */</td></tr>
<tr class="separator:a3fd83eb4c977d099b7cff494a51d81aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1e115ed227424e1f269806314d479b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9b1e115ed227424e1f269806314d479b">EN_FORCE_GAIN_SOFT_ON</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Force the gain_soft_on from <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> */</td></tr>
<tr class="separator:a9b1e115ed227424e1f269806314d479b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5f03a03cf8ad247e1587b70046c9eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1d5f03a03cf8ad247e1587b70046c9eb">SOFT_OFF_DONE</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Blanking SoftOff Enable */</td></tr>
<tr class="separator:a1d5f03a03cf8ad247e1587b70046c9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9be0830d3a385a6a7be5674813a90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8c9be0830d3a385a6a7be5674813a90f">SOFT_ON_DONE</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Blanking SoftOn Done */</td></tr>
<tr class="separator:a8c9be0830d3a385a6a7be5674813a90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab761bd88c1929c0f30a7145a4d15c94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab761bd88c1929c0f30a7145a4d15c94c">GAIN_SOFT_OFF_RB</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* gain soft off readback */</td></tr>
<tr class="separator:ab761bd88c1929c0f30a7145a4d15c94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1556f8b2311044a319280c09eff45902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1556f8b2311044a319280c09eff45902">GAIN_SOFT_ON_RB</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* gain soft on readback */</td></tr>
<tr class="separator:a1556f8b2311044a319280c09eff45902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5492f56bd61d04606e9a37b71b28cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad5492f56bd61d04606e9a37b71b28cef">SOFT_OFF_EN_RB</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Blanking SM soft Off read back */</td></tr>
<tr class="separator:ad5492f56bd61d04606e9a37b71b28cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1978448f798d848a72a625876d86f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ade1978448f798d848a72a625876d86f6">SOFT_ON_EN_RB</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Blanking SM soft On read back */</td></tr>
<tr class="separator:ade1978448f798d848a72a625876d86f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8fb7aef193ce00cccafff05cc6b8bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac8fb7aef193ce00cccafff05cc6b8bb9">SOFTBLANKRB</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Blanking State */</td></tr>
<tr class="separator:ac8fb7aef193ce00cccafff05cc6b8bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3478726a5f5d7bab578ae0d1d827c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a22d3478726a5f5d7bab578ae0d1d827c">PRBS_GOOD_Q</a>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Good data indicator imaginary channel */</td></tr>
<tr class="separator:a22d3478726a5f5d7bab578ae0d1d827c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25d4e152966ea3933deb26917ac4e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af25d4e152966ea3933deb26917ac4e01">PRBS_GOOD_I</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Good data indicator real channel */</td></tr>
<tr class="separator:af25d4e152966ea3933deb26917ac4e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7de0b387f1d772ec407b6448c598fbfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7de0b387f1d772ec407b6448c598fbfa">PRBS_INV_Q</a>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Data Inversion imaginary channel */</td></tr>
<tr class="separator:a7de0b387f1d772ec407b6448c598fbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4e06477e810991cab68f075c1856a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afd4e06477e810991cab68f075c1856a0">PRBS_INV_I</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Data Inversion real channel */</td></tr>
<tr class="separator:afd4e06477e810991cab68f075c1856a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6480887e847bbd326465c8454d114a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aff6480887e847bbd326465c8454d114a">PRBS_MODE</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Polynomial Select */</td></tr>
<tr class="separator:aff6480887e847bbd326465c8454d114a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97430a8d8ea08d45c8da8b30262d60f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a97430a8d8ea08d45c8da8b30262d60f0">PRBS_RESET</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Reset Error Counters */</td></tr>
<tr class="separator:a97430a8d8ea08d45c8da8b30262d60f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c643fd2411f0d9b2978cf1d79dc9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a64c643fd2411f0d9b2978cf1d79dc9c6">PRBS_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> Checker */</td></tr>
<tr class="separator:a64c643fd2411f0d9b2978cf1d79dc9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87179744e0431c7095a23c5ceef0ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad87179744e0431c7095a23c5ceef0ee8">VCO_VAR</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Varactor KVO setting */</td></tr>
<tr class="separator:ad87179744e0431c7095a23c5ceef0ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc19f3a011c630d8e2791505a141db43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#adc19f3a011c630d8e2791505a141db43">VCO_BIAS_REF</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* VCO Bias control */</td></tr>
<tr class="separator:adc19f3a011c630d8e2791505a141db43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac101ba70ec23bc72004c96c63f6f4500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac101ba70ec23bc72004c96c63f6f4500">VCO_CAL_REF_MON</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Sent control voltage to outside world */</td></tr>
<tr class="separator:ac101ba70ec23bc72004c96c63f6f4500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669ab765038ac81435ecabe92ef62ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a669ab765038ac81435ecabe92ef62ae3">VCO_CAL_REF_TCF</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* TempCo for cal ref */</td></tr>
<tr class="separator:a669ab765038ac81435ecabe92ef62ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d6d619bdf57aae9f5b406aa8c52524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a41d6d619bdf57aae9f5b406aa8c52524">VCO_VAR_REF_TCF</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* Varactor Reference TempCo */</td></tr>
<tr class="separator:a41d6d619bdf57aae9f5b406aa8c52524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c2d73fca1f4e118f00ac72189b64b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a65c2d73fca1f4e118f00ac72189b64b4">VCO_VAR_OFF</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Varactor Offset */</td></tr>
<tr class="separator:a65c2d73fca1f4e118f00ac72189b64b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1011c3d713c7588b29a5c53a2a385704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1011c3d713c7588b29a5c53a2a385704">SPIDRV</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Slew and drive strength for cmos interface */</td></tr>
<tr class="separator:a1011c3d713c7588b29a5c53a2a385704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5641ad859f7f2b466330e58457998a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5641ad859f7f2b466330e58457998a27">DUTYCYCLEON</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Clock Duty Cycle Control On */</td></tr>
<tr class="separator:a5641ad859f7f2b466330e58457998a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fee685900787d16c57e77b71a6b7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa1fee685900787d16c57e77b71a6b7f9">ATEST_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable Analog Test Mode */</td></tr>
<tr class="separator:aa1fee685900787d16c57e77b71a6b7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3669bccfe657d242b0ee8ec723076518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3669bccfe657d242b0ee8ec723076518">ATEST_TOPVSEL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* Which source at analog top to use */</td></tr>
<tr class="separator:a3669bccfe657d242b0ee8ec723076518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc86427ffad38306ded29cbfb5ef9fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abc86427ffad38306ded29cbfb5ef9fa9">ATEST_DACSEL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 3) /* DAC from which to get voltage */</td></tr>
<tr class="separator:abc86427ffad38306ded29cbfb5ef9fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a331ae14515e129d9e1c28c1256ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af4a331ae14515e129d9e1c28c1256ee1">ATEST_VSEL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 1) /* DAC Voltage to Select */</td></tr>
<tr class="separator:af4a331ae14515e129d9e1c28c1256ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705672c2918ae44d3a4d04a60450f930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a705672c2918ae44d3a4d04a60450f930">EN_CLKDIV</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Enable the fdac/8 clock path to generate PD timing clock */</td></tr>
<tr class="separator:a705672c2918ae44d3a4d04a60450f930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0a7ad721c4eef782b297ef2e912866a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae0a7ad721c4eef782b297ef2e912866a">ASPI_OSC_RATE</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Aspi Oscillator Rate */</td></tr>
<tr class="separator:ae0a7ad721c4eef782b297ef2e912866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50d55bf18d0796dee2e248edd770e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab50d55bf18d0796dee2e248edd770e6e">ASPI_CLK_SRC</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Choose Aspi Clock Source */</td></tr>
<tr class="separator:ab50d55bf18d0796dee2e248edd770e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59493aa29a6fc186069d5f132a9652d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a59493aa29a6fc186069d5f132a9652d6">EN_ASPI_OSC</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable Aspi Oscillator clock */</td></tr>
<tr class="separator:a59493aa29a6fc186069d5f132a9652d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20120ed7a0b7e1a490caba97dd1b098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad20120ed7a0b7e1a490caba97dd1b098">SPI_PD_MASTER</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ad20120ed7a0b7e1a490caba97dd1b098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e59ae0dae1b4ca95f597a82294f33b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3e59ae0dae1b4ca95f597a82294f33b2">SPI_SYNC1_PD</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:a3e59ae0dae1b4ca95f597a82294f33b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748d4242631715566804c7d377deca5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a748d4242631715566804c7d377deca5e">SPI_SYNC2_PD</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:a748d4242631715566804c7d377deca5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec1d6fed88094aebce8fc11648bc28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#adec1d6fed88094aebce8fc11648bc28f">SPI_ENHALFRATE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:adec1d6fed88094aebce8fc11648bc28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0af8d4fbdf50de54acedfb99ab5e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aeb0af8d4fbdf50de54acedfb99ab5e07">SPI_DIVISION_RATE</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 1)</td></tr>
<tr class="separator:aeb0af8d4fbdf50de54acedfb99ab5e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3496fc2b5d6847dce70437089c8aa484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3496fc2b5d6847dce70437089c8aa484">SPI_EQ_CONFIG1</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4)</td></tr>
<tr class="separator:a3496fc2b5d6847dce70437089c8aa484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71298fd156783d335ebe7d8951d05ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab71298fd156783d335ebe7d8951d05ce">SPI_EQ_CONFIG0</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td></tr>
<tr class="separator:ab71298fd156783d335ebe7d8951d05ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94c7c361def3c25ddc9309936bc596fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a94c7c361def3c25ddc9309936bc596fd">SPI_EQ_CONFIG3</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4)</td></tr>
<tr class="separator:a94c7c361def3c25ddc9309936bc596fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1caaebea8fb2e476c63d54a3a1f5e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa1caaebea8fb2e476c63d54a3a1f5e51">SPI_EQ_CONFIG2</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td></tr>
<tr class="separator:aa1caaebea8fb2e476c63d54a3a1f5e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad399024392f9615f0167a0ebe461e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aaad399024392f9615f0167a0ebe461e9">SPI_EQ_CONFIG5</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4)</td></tr>
<tr class="separator:aaad399024392f9615f0167a0ebe461e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c8be90f61e2a5f6301995378849f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad5c8be90f61e2a5f6301995378849f86">SPI_EQ_CONFIG4</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td></tr>
<tr class="separator:ad5c8be90f61e2a5f6301995378849f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2761b7c19d7be66cc9383e1d0c0f116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab2761b7c19d7be66cc9383e1d0c0f116">SPI_EQ_CONFIG7</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4)</td></tr>
<tr class="separator:ab2761b7c19d7be66cc9383e1d0c0f116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e28ce214b415bd099f94cd02e7290e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5e28ce214b415bd099f94cd02e7290e2">SPI_EQ_CONFIG6</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td></tr>
<tr class="separator:a5e28ce214b415bd099f94cd02e7290e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb177f19470329ba6f34e5aed5b97de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abb177f19470329ba6f34e5aed5b97de5">SPI_EQ_EXTRA_SPI_LSBITS</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6)</td></tr>
<tr class="separator:abb177f19470329ba6f34e5aed5b97de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d948b64a02587dc60a3552a704035e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a97d948b64a02587dc60a3552a704035e">SPI_EQ_BIASPTAT</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3)</td></tr>
<tr class="separator:a97d948b64a02587dc60a3552a704035e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97f2f63165b3122529ce802818354e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af97f2f63165b3122529ce802818354e5">SPI_EQ_BIASPLY</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0)</td></tr>
<tr class="separator:af97f2f63165b3122529ce802818354e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2d934f1e00728c66c382a6bdf440bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2a2d934f1e00728c66c382a6bdf440bd">SPI_RECAL_SYNTH</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:a2a2d934f1e00728c66c382a6bdf440bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abff4c874547e666ad797849b82a94b03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abff4c874547e666ad797849b82a94b03">SPI_ENABLE_SYNTH</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:abff4c874547e666ad797849b82a94b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e2303b015fe5e070b6b90840472134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a10e2303b015fe5e070b6b90840472134">SPI_CP_CAL_VALID_RB</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:a10e2303b015fe5e070b6b90840472134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea923afe7500276def10235e04f4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8ea923afe7500276def10235e04f4a6c">SPI_PLL_LOCK_RB</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:a8ea923afe7500276def10235e04f4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afcb4946d5429c91ebc33c8269201ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1afcb4946d5429c91ebc33c8269201ac">SPI_CDR_OVERSAMP</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0)</td></tr>
<tr class="separator:a1afcb4946d5429c91ebc33c8269201ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38fedb12e7a69df78b5859301336e8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a38fedb12e7a69df78b5859301336e8ae">SPI_I_TUNE_R_CAL_TERMBLK1</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:a38fedb12e7a69df78b5859301336e8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27dc7aa0fbe3065a43deba16b750f326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a27dc7aa0fbe3065a43deba16b750f326">SPI_I_TUNE_R_CAL_TERMBLK2</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:a27dc7aa0fbe3065a43deba16b750f326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e234b1425f2bd12045b33b96dcb07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a87e234b1425f2bd12045b33b96dcb07d">CHECKSUM_MODE</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Checksum mode */</td></tr>
<tr class="separator:a87e234b1425f2bd12045b33b96dcb07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72963ecc3913cf18cbf3e1fc4b6459aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a72963ecc3913cf18cbf3e1fc4b6459aa">LINK_MODE</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Link mode */</td></tr>
<tr class="separator:a72963ecc3913cf18cbf3e1fc4b6459aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2984adb0595e8b200fe4a62a7f757b33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2984adb0595e8b200fe4a62a7f757b33">SEL_REG_MAP_1</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Link register map selection */</td></tr>
<tr class="separator:a2984adb0595e8b200fe4a62a7f757b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29619fc5578efafe5d3426631ac9636b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a29619fc5578efafe5d3426631ac9636b">LINK_EN</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Link enable */</td></tr>
<tr class="separator:a29619fc5578efafe5d3426631ac9636b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec3718608692cc733041c029feea2422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aec3718608692cc733041c029feea2422">SUBCLASSV_LOCAL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* JESD204B subclass */</td></tr>
<tr class="separator:aec3718608692cc733041c029feea2422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a5a11cfaf87f5ea44246eaf6b831e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0a5a11cfaf87f5ea44246eaf6b831e22">DYN_LINK_LATENCY_0</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Dynamic link latency: Link 0 */</td></tr>
<tr class="separator:a0a5a11cfaf87f5ea44246eaf6b831e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2623a5e3fe4887f86aef4bdef1f0d254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2623a5e3fe4887f86aef4bdef1f0d254">DYN_LINK_LATENCY_1</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Dynamic link latency: Link 1 */</td></tr>
<tr class="separator:a2623a5e3fe4887f86aef4bdef1f0d254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadcef7235c5b4c364d4ef3fa9d21be2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aadcef7235c5b4c364d4ef3fa9d21be2e">LMFC_DELAY_0</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* LMFC delay: Link 0 */</td></tr>
<tr class="separator:aadcef7235c5b4c364d4ef3fa9d21be2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fce1175e2bd042e7ca7f0b6e836955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a69fce1175e2bd042e7ca7f0b6e836955">LMFC_DELAY_1</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* LMFC delay: Link 1 */</td></tr>
<tr class="separator:a69fce1175e2bd042e7ca7f0b6e836955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af048b938081f5642fa69ea932a304843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af048b938081f5642fa69ea932a304843">LMFC_VAR_0</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Location in RX LMFC where JESD words are read out from buffer */</td></tr>
<tr class="separator:af048b938081f5642fa69ea932a304843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2a5cc0eae934fa4d2e4de92cbced44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3d2a5cc0eae934fa4d2e4de92cbced44">LMFC_VAR_1</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Location in RX LMFC where JESD words are read out from buffer */</td></tr>
<tr class="separator:a3d2a5cc0eae934fa4d2e4de92cbced44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca3a52d5c8be57ff74be493c6778001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afca3a52d5c8be57ff74be493c6778001">SRC_LANE1</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* Logic Lane 1 source */</td></tr>
<tr class="separator:afca3a52d5c8be57ff74be493c6778001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abddf655682897ce07ad0146996f7b2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abddf655682897ce07ad0146996f7b2db">SRC_LANE0</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Logic Lane 0 source */</td></tr>
<tr class="separator:abddf655682897ce07ad0146996f7b2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78da3ec9b920e5805300d4029503ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa78da3ec9b920e5805300d4029503ae8">SRC_LANE3</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* Logic Lane 3 source */</td></tr>
<tr class="separator:aa78da3ec9b920e5805300d4029503ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6042cafe71995fa5813e7ed0ba83a5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6042cafe71995fa5813e7ed0ba83a5f3">SRC_LANE2</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Logic Lane 2 source */</td></tr>
<tr class="separator:a6042cafe71995fa5813e7ed0ba83a5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406b84ce278d86649702584fe572c6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a406b84ce278d86649702584fe572c6d2">SRC_LANE5</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* Logic Lane 5 source */</td></tr>
<tr class="separator:a406b84ce278d86649702584fe572c6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7bbf8a59cf0a5b7a5646c0632be249c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab7bbf8a59cf0a5b7a5646c0632be249c">SRC_LANE4</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Logic Lane 4 source */</td></tr>
<tr class="separator:ab7bbf8a59cf0a5b7a5646c0632be249c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc273cf57a4f3d2ac6c57de12a6ee0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abc273cf57a4f3d2ac6c57de12a6ee0e9">SRC_LANE7</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* Logic Lane 7 source */</td></tr>
<tr class="separator:abc273cf57a4f3d2ac6c57de12a6ee0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25bc0278689f3b0dcc41dc63fe14264d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a25bc0278689f3b0dcc41dc63fe14264d">SRC_LANE6</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Logic Lane 6 source */</td></tr>
<tr class="separator:a25bc0278689f3b0dcc41dc63fe14264d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee031b15e5fb6a9c3d6e6b9361271a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aee031b15e5fb6a9c3d6e6b9361271a27">DRDL_FIFO_EMPTY</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Deterministic latency (DRDL) FIFO is between JESD204B receiver and DAC2 and DAC3 */</td></tr>
<tr class="separator:aee031b15e5fb6a9c3d6e6b9361271a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41f1a5fd9d2143e28d1be2c2e43a625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac41f1a5fd9d2143e28d1be2c2e43a625">DRDL_FIFO_FULL</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* DRDL FIFO is between JESD204B receiver and DAC2 and DAC3 */</td></tr>
<tr class="separator:ac41f1a5fd9d2143e28d1be2c2e43a625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba7ec61d8b610bb93efabecdb7ad6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afba7ec61d8b610bb93efabecdb7ad6a0">EOMF_MASK_1</a>&#160;&#160;&#160;(1 &lt;&lt; 3) /* EOMF_MASK_1 */</td></tr>
<tr class="separator:afba7ec61d8b610bb93efabecdb7ad6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59d47bce7ff2a8d36965bccc90a5d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae59d47bce7ff2a8d36965bccc90a5d34">EOMF_MASK_0</a>&#160;&#160;&#160;(1 &lt;&lt; 2) /* EOMF_MASK_0 */</td></tr>
<tr class="separator:ae59d47bce7ff2a8d36965bccc90a5d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc71907bf235834f03e35168c92db17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1dc71907bf235834f03e35168c92db17">EOF_MASK_1</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Mask EOF from QBD_1 */</td></tr>
<tr class="separator:a1dc71907bf235834f03e35168c92db17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8129e660c69ef904f83ab884711a7fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8129e660c69ef904f83ab884711a7fc4">EOF_MASK_0</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Mask EOF from QBD_0 */</td></tr>
<tr class="separator:a8129e660c69ef904f83ab884711a7fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b567d195028316a1816c8ef39306334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7b567d195028316a1816c8ef39306334">SYNCB_ERR_DUR</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Duration of SYNCOUT low for the purpose of error reporting */</td></tr>
<tr class="separator:a7b567d195028316a1816c8ef39306334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabe354808ea8638cdad6b699f88b75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#adabe354808ea8638cdad6b699f88b75e">SYNCB_SYNCREQ_DUR</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Duration of SYNCOUT low for purpose of synchronization request */</td></tr>
<tr class="separator:adabe354808ea8638cdad6b699f88b75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac399bc537870041549637ce8c11ef153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac399bc537870041549637ce8c11ef153">PHY_TEST_START</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* PHY <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> test start */</td></tr>
<tr class="separator:ac399bc537870041549637ce8c11ef153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b4bf935318ac0492f123521d179a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a07b4bf935318ac0492f123521d179a36">PHY_TEST_RESET</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* PHY <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> test reset */</td></tr>
<tr class="separator:a07b4bf935318ac0492f123521d179a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3478ea1a6791e6a47ec4fc30f61603a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3478ea1a6791e6a47ec4fc30f61603a0">PHY_SRC_ERR_CNT</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* PHY error count source */</td></tr>
<tr class="separator:a3478ea1a6791e6a47ec4fc30f61603a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed015725a4f7259316f87b925a3d30ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aed015725a4f7259316f87b925a3d30ae">PHY_PRBS_PAT_SEL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* PHY <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> pattern select */</td></tr>
<tr class="separator:aed015725a4f7259316f87b925a3d30ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f2be7184b65dd0b27630f1c9d5d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af0f2be7184b65dd0b27630f1c9d5d0a5">SHORT_TPL_TEST_RESET</a>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Short transport layer test reset */</td></tr>
<tr class="separator:af0f2be7184b65dd0b27630f1c9d5d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170072bf74d3f4f277ea500e07beacea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a170072bf74d3f4f277ea500e07beacea">SHORT_TPL_TEST_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Short transport layer test enable */</td></tr>
<tr class="separator:a170072bf74d3f4f277ea500e07beacea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd8e6ffcfe59de0e80f4921d41e5a730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abd8e6ffcfe59de0e80f4921d41e5a730">SHORT_TPL_SP_SEL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Short transport layer sample select */</td></tr>
<tr class="separator:abd8e6ffcfe59de0e80f4921d41e5a730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb25bd680434a69531b618834935152f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#adb25bd680434a69531b618834935152f">SHORT_TPL_M_SEL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Short transport layer test DAC select */</td></tr>
<tr class="separator:adb25bd680434a69531b618834935152f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153ee166a940f5219b0fce268aa2f68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a153ee166a940f5219b0fce268aa2f68a">SHORT_TPL_FAIL</a>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Short transport layer test fail */</td></tr>
<tr class="separator:a153ee166a940f5219b0fce268aa2f68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1030a4c69d5acae46797a7f10135b071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1030a4c69d5acae46797a7f10135b071">ADJCNT_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4)</td></tr>
<tr class="separator:a1030a4c69d5acae46797a7f10135b071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14fffa596c9878c3e59def078d982e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac14fffa596c9878c3e59def078d982e0">BID_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td></tr>
<tr class="separator:ac14fffa596c9878c3e59def078d982e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addeecdab2dfbb3bf770640785aa1dd64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#addeecdab2dfbb3bf770640785aa1dd64">ADJDIR_RD</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:addeecdab2dfbb3bf770640785aa1dd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9e8972c957fcebde596d7c3280564e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1a9e8972c957fcebde596d7c3280564e">PHADJ_RD</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:a1a9e8972c957fcebde596d7c3280564e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90faeca02ec8c958971ac99d843f3293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a90faeca02ec8c958971ac99d843f3293">LID0_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:a90faeca02ec8c958971ac99d843f3293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a7d441a4f8392bf55902f5a8116f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a93a7d441a4f8392bf55902f5a8116f3e">SCR_RD</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:a93a7d441a4f8392bf55902f5a8116f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c560906768ad6b8184599f561e2ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab3c560906768ad6b8184599f561e2ae6">L_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:ab3c560906768ad6b8184599f561e2ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae214929471a1d641201f9d8b65759192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae214929471a1d641201f9d8b65759192">K_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:ae214929471a1d641201f9d8b65759192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56251fb7b8dea29cd5da13c524f77f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab56251fb7b8dea29cd5da13c524f77f4">CS_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6)</td></tr>
<tr class="separator:ab56251fb7b8dea29cd5da13c524f77f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ac5bd2f79eb5f4e757936f1a5d5565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa1ac5bd2f79eb5f4e757936f1a5d5565">N_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:aa1ac5bd2f79eb5f4e757936f1a5d5565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2db13bfc1169962dbbc5efbf414f0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab2db13bfc1169962dbbc5efbf414f0c6">SUBCLASSV_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5)</td></tr>
<tr class="separator:ab2db13bfc1169962dbbc5efbf414f0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5718bc4f8808b009dbefe5bafe4f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a4a5718bc4f8808b009dbefe5bafe4f75">NP_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:a4a5718bc4f8808b009dbefe5bafe4f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cc436ebbe0b02fe8c6efa2aa129cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a44cc436ebbe0b02fe8c6efa2aa129cd2">JESDV_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5)</td></tr>
<tr class="separator:a44cc436ebbe0b02fe8c6efa2aa129cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1483af8e6173a200fb8ac4788de339cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1483af8e6173a200fb8ac4788de339cf">S_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:a1483af8e6173a200fb8ac4788de339cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d2db03261e60e00cade31a730c4e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a48d2db03261e60e00cade31a730c4e07">HD_RD</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:a48d2db03261e60e00cade31a730c4e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe02158295a262ba6766fc5e4977d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6fe02158295a262ba6766fc5e4977d0e">CF_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:a6fe02158295a262ba6766fc5e4977d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7097e2bff96e830c35f5fcf4e94a0a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7097e2bff96e830c35f5fcf4e94a0a2e">LID1_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:a7097e2bff96e830c35f5fcf4e94a0a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa68cad34538254b94072d06a784172e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afa68cad34538254b94072d06a784172e">LID2_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:afa68cad34538254b94072d06a784172e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3d0b7797301217b950fb8728e22711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#acc3d0b7797301217b950fb8728e22711">LID3_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:acc3d0b7797301217b950fb8728e22711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e7b852e640d60d6a4ed3c55d6a69d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af6e7b852e640d60d6a4ed3c55d6a69d0">LID4_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:af6e7b852e640d60d6a4ed3c55d6a69d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d300e67257e1d4badb0c25450161db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa2d300e67257e1d4badb0c25450161db">LID5_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:aa2d300e67257e1d4badb0c25450161db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d39b51c3bee4a389dae20392f4c295e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1d39b51c3bee4a389dae20392f4c295e">LID6_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:a1d39b51c3bee4a389dae20392f4c295e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14cef62dc65ae063f0b9de2ab1a26971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a14cef62dc65ae063f0b9de2ab1a26971">LID7_RD</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:a14cef62dc65ae063f0b9de2ab1a26971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacff5036e8bced043d8d4c1c74226d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aacff5036e8bced043d8d4c1c74226d56">ADJCNT</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4)</td></tr>
<tr class="separator:aacff5036e8bced043d8d4c1c74226d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed1c54359527d1a597b70f2384acc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1ed1c54359527d1a597b70f2384acc01">BID</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td></tr>
<tr class="separator:a1ed1c54359527d1a597b70f2384acc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a47b1b1a81445bf322b416f6be0371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a12a47b1b1a81445bf322b416f6be0371">ADJDIR</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:a12a47b1b1a81445bf322b416f6be0371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce960a8fcd6dabca0d7451867a868f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3ce960a8fcd6dabca0d7451867a868f3">PHADJ</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:a3ce960a8fcd6dabca0d7451867a868f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82cb11b6395d750d76d21594023285a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#af82cb11b6395d750d76d21594023285a">LID0</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:af82cb11b6395d750d76d21594023285a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d51b965f892c1c63477e98cf45d2ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1d51b965f892c1c63477e98cf45d2ee1">SCR</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:a1d51b965f892c1c63477e98cf45d2ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7577d49f3bfffb1cf048eef843177784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a7577d49f3bfffb1cf048eef843177784">L</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:a7577d49f3bfffb1cf048eef843177784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f839eceb66b42fe692d366c93a5bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae5f839eceb66b42fe692d366c93a5bcc">K</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:ae5f839eceb66b42fe692d366c93a5bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1178db9855c046720f7b764ce8caafad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1178db9855c046720f7b764ce8caafad">CS</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6)</td></tr>
<tr class="separator:a1178db9855c046720f7b764ce8caafad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721df7169cd8d86af9655aea814e9cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a721df7169cd8d86af9655aea814e9cce">N</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:a721df7169cd8d86af9655aea814e9cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc0fb0c822e5e132b0c4682ce59dc3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2fc0fb0c822e5e132b0c4682ce59dc3e">SUBCLASSV</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5)</td></tr>
<tr class="separator:a2fc0fb0c822e5e132b0c4682ce59dc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e60430847056431a5ef70fc25270afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a1e60430847056431a5ef70fc25270afb">NP</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:a1e60430847056431a5ef70fc25270afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656674a6d8d4287b49802292084ae6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a656674a6d8d4287b49802292084ae6f7">JESDV</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5)</td></tr>
<tr class="separator:a656674a6d8d4287b49802292084ae6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a3ed3432929804c708f7760fb79e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac4a3ed3432929804c708f7760fb79e28">S</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:ac4a3ed3432929804c708f7760fb79e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5dd4d2e9874e2956c370b24a462b022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac5dd4d2e9874e2956c370b24a462b022">HD</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ac5dd4d2e9874e2956c370b24a462b022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ef2d47e3ff4a51449670c152a3b48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a44ef2d47e3ff4a51449670c152a3b48a">CF</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td></tr>
<tr class="separator:a44ef2d47e3ff4a51449670c152a3b48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc7427039f0c32ef3894460565ed36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a3dc7427039f0c32ef3894460565ed36b">LANESEL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4)</td></tr>
<tr class="separator:a3dc7427039f0c32ef3894460565ed36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5b7e38c11a99e3202fd3c25892db2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2f5b7e38c11a99e3202fd3c25892db2c">CNTRSEL</a>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0)</td></tr>
<tr class="separator:a2f5b7e38c11a99e3202fd3c25892db2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c7bf846863b810f98003e2ab5e5f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae8c7bf846863b810f98003e2ab5e5f60">RST_IRQ_DIS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ae8c7bf846863b810f98003e2ab5e5f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a82d17a11e66386b8bdbaad2fc088a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a31a82d17a11e66386b8bdbaad2fc088a">DIS_ERR_CNTR_DIS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:a31a82d17a11e66386b8bdbaad2fc088a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a998741cc46e3d713328d5cac6a659569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a998741cc46e3d713328d5cac6a659569">RST_ERR_CNTR_DIS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:a998741cc46e3d713328d5cac6a659569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cfdf1ae6f96fab3af107db196cb238e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5cfdf1ae6f96fab3af107db196cb238e">LANE_ADDR_DIS</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0)</td></tr>
<tr class="separator:a5cfdf1ae6f96fab3af107db196cb238e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce978e4a67ac29c87dad3bb01beda08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9ce978e4a67ac29c87dad3bb01beda08">RST_IRQ_NIT</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:a9ce978e4a67ac29c87dad3bb01beda08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535356cd9e274221056609e22f98cb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a535356cd9e274221056609e22f98cb4c">DIS_ERR_CNTR_NIT</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:a535356cd9e274221056609e22f98cb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6255af96ae1b386705991f90c875426e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6255af96ae1b386705991f90c875426e">RST_ERR_CNTR_NIT</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:a6255af96ae1b386705991f90c875426e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b2c7b255ea7114dbbd6efe3a2bf744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad2b2c7b255ea7114dbbd6efe3a2bf744">LANE_ADDR_NIT</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0)</td></tr>
<tr class="separator:ad2b2c7b255ea7114dbbd6efe3a2bf744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9749c9d1228cc85d3dc2f093290bd25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac9749c9d1228cc85d3dc2f093290bd25">RST_IRQ_K</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ac9749c9d1228cc85d3dc2f093290bd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dfaf215717c75f9a7ebf0b90b513788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6dfaf215717c75f9a7ebf0b90b513788">DIS_ERR_CNTR_K</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:a6dfaf215717c75f9a7ebf0b90b513788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a2b315e11cb0680db2aff7562e5262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ac1a2b315e11cb0680db2aff7562e5262">RST_ERR_CNTR_K</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ac1a2b315e11cb0680db2aff7562e5262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5b81f880198d6d73ff3f5acc629181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8e5b81f880198d6d73ff3f5acc629181">LANE_ADDR_K</a>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0)</td></tr>
<tr class="separator:a8e5b81f880198d6d73ff3f5acc629181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ed84e2bca7a0f4da0522bed25346ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab0ed84e2bca7a0f4da0522bed25346ed">ILAS_MODE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ab0ed84e2bca7a0f4da0522bed25346ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9720567fcd5a0b8a3a01e3ebd5bf6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#abd9720567fcd5a0b8a3a01e3ebd5bf6c">REPDATATEST</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:abd9720567fcd5a0b8a3a01e3ebd5bf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2cef8dc1ef4a3a3817d0e1c87f02cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad2cef8dc1ef4a3a3817d0e1c87f02cc9">QUETESTERR</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ad2cef8dc1ef4a3a3817d0e1c87f02cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3cc1458d7029423cdc0caf955008b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0f3cc1458d7029423cdc0caf955008b1">AUTO_ECNTR_RST</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:a0f3cc1458d7029423cdc0caf955008b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9e8f4750f0ab9c3083d33a9c565e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a8d9e8f4750f0ab9c3083d33a9c565e1f">BADDIS_FLAG_OR_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:a8d9e8f4750f0ab9c3083d33a9c565e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148fec9791b2b875916538f3067cdb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a148fec9791b2b875916538f3067cdb98">NITD_FLAG_OR_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:a148fec9791b2b875916538f3067cdb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2287f424cea1541a4fe9b78e36b57dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a2287f424cea1541a4fe9b78e36b57dbc">UEKC_FLAG_OR_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:a2287f424cea1541a4fe9b78e36b57dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957054652ac768e7cbbca7dae7aba735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a957054652ac768e7cbbca7dae7aba735">INITIALLANESYNC_FLAG_OR_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:a957054652ac768e7cbbca7dae7aba735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb9a4e63a778871b07e93030f2acc00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a9fb9a4e63a778871b07e93030f2acc00">BADCHECKSUM_FLAG_OR_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:a9fb9a4e63a778871b07e93030f2acc00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55295df09f5e193467729115bd93090a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a55295df09f5e193467729115bd93090a">CODEGRPSYNC_FLAG_OR_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:a55295df09f5e193467729115bd93090a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357f5144ae76918aace87e648506b9e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a357f5144ae76918aace87e648506b9e6">BAD_DIS_S</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:a357f5144ae76918aace87e648506b9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfd4d977c5de1a80858dbe71fb2eefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#adcfd4d977c5de1a80858dbe71fb2eefc">NIT_DIS_S</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:adcfd4d977c5de1a80858dbe71fb2eefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4001c0faf83e78931951b727b4e6549b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a4001c0faf83e78931951b727b4e6549b">UNEX_K_S</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:a4001c0faf83e78931951b727b4e6549b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ed1d8559b7c7240028a6a1a3d5a019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aa8ed1d8559b7c7240028a6a1a3d5a019">CMM_FLAG_OR_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:aa8ed1d8559b7c7240028a6a1a3d5a019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd36357690aff9b956eecd9f7d170f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#afd36357690aff9b956eecd9f7d170f6c">CMM_ENABLE</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:afd36357690aff9b956eecd9f7d170f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5170f41bbd5f99229cb3c9f5ae03c969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5170f41bbd5f99229cb3c9f5ae03c969">AD9144_MAX_DAC_RATE</a>&#160;&#160;&#160;2000000000UL</td></tr>
<tr class="separator:a5170f41bbd5f99229cb3c9f5ae03c969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1ca3e3100356134e3edeafb65c8487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#acb1ca3e3100356134e3edeafb65c8487">AD9144_CHIP_ID</a>&#160;&#160;&#160;0x44</td></tr>
<tr class="separator:acb1ca3e3100356134e3edeafb65c8487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0b9ef952019c9aedf3350b13493a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a0f0b9ef952019c9aedf3350b13493a9e">AD9144_PRBS7</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0f0b9ef952019c9aedf3350b13493a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae28da8da96e00980308c10eb58243bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ae28da8da96e00980308c10eb58243bdb">AD9144_PRBS15</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae28da8da96e00980308c10eb58243bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a204417b365a61839fff3dee300141b72"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a204417b365a61839fff3dee300141b72">ad9144_setup</a> (struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> **<a class="el" href="structdevice.html">device</a>, const struct <a class="el" href="structad9144__init__param.html">ad9144_init_param</a> *<a class="el" href="ad7616__sdz_8c.html#a004ee9c9a8f813ff6f5d69cd04bd6ae6">init_param</a>)</td></tr>
<tr class="memdesc:a204417b365a61839fff3dee300141b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">ad9144_setup  <a href="ad9144_8h.html#a204417b365a61839fff3dee300141b72">More...</a><br /></td></tr>
<tr class="separator:a204417b365a61839fff3dee300141b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a034a27da68f0586c24f1e2761ee0afe6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a034a27da68f0586c24f1e2761ee0afe6">ad9144_remove</a> (struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *dev)</td></tr>
<tr class="memdesc:a034a27da68f0586c24f1e2761ee0afe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free the resources allocated by <a class="el" href="ad9144_8c.html#a204417b365a61839fff3dee300141b72" title="ad9144_setup">ad9144_setup()</a>.  <a href="ad9144_8h.html#a034a27da68f0586c24f1e2761ee0afe6">More...</a><br /></td></tr>
<tr class="separator:a034a27da68f0586c24f1e2761ee0afe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082dfb533c57677e5206d3979d4d2bff"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a082dfb533c57677e5206d3979d4d2bff">ad9144_spi_read</a> (struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *dev, uint16_t reg_addr, uint8_t *reg_data)</td></tr>
<tr class="memdesc:a082dfb533c57677e5206d3979d4d2bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ad9144_spi_read  <a href="ad9144_8h.html#a082dfb533c57677e5206d3979d4d2bff">More...</a><br /></td></tr>
<tr class="separator:a082dfb533c57677e5206d3979d4d2bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30f82fd5f7cd4144c017e1956a51e47"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ab30f82fd5f7cd4144c017e1956a51e47">ad9144_spi_write</a> (struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *dev, uint16_t reg_addr, uint8_t reg_data)</td></tr>
<tr class="memdesc:ab30f82fd5f7cd4144c017e1956a51e47"><td class="mdescLeft">&#160;</td><td class="mdescRight">ad9144_spi_write  <a href="ad9144_8h.html#ab30f82fd5f7cd4144c017e1956a51e47">More...</a><br /></td></tr>
<tr class="separator:ab30f82fd5f7cd4144c017e1956a51e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50885c10f3b1a76854c59082ed1a5cb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#ad50885c10f3b1a76854c59082ed1a5cb">ad9144_spi_check_status</a> (struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *dev, uint16_t reg_addr, uint8_t reg_mask, uint8_t exp_reg_data)</td></tr>
<tr class="memdesc:ad50885c10f3b1a76854c59082ed1a5cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ad9144_spi_check_status  <a href="ad9144_8h.html#ad50885c10f3b1a76854c59082ed1a5cb">More...</a><br /></td></tr>
<tr class="separator:ad50885c10f3b1a76854c59082ed1a5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6110170d89a1e8340f07e4c044797cf1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a6110170d89a1e8340f07e4c044797cf1">ad9144_status</a> (struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *dev)</td></tr>
<tr class="memdesc:a6110170d89a1e8340f07e4c044797cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ad9144_status - return the status of the JESD interface  <a href="ad9144_8h.html#a6110170d89a1e8340f07e4c044797cf1">More...</a><br /></td></tr>
<tr class="separator:a6110170d89a1e8340f07e4c044797cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6deb37b6af03fcaef768811b00237e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a5c6deb37b6af03fcaef768811b00237e">ad9144_short_pattern_test</a> (struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *dev, const struct <a class="el" href="structad9144__init__param.html">ad9144_init_param</a> *<a class="el" href="ad7616__sdz_8c.html#a004ee9c9a8f813ff6f5d69cd04bd6ae6">init_param</a>)</td></tr>
<tr class="memdesc:a5c6deb37b6af03fcaef768811b00237e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ad9144_short_pattern_test  <a href="ad9144_8h.html#a5c6deb37b6af03fcaef768811b00237e">More...</a><br /></td></tr>
<tr class="separator:a5c6deb37b6af03fcaef768811b00237e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf06c22427ee662beb6ac3e5e502c636"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#aaf06c22427ee662beb6ac3e5e502c636">ad9144_datapath_prbs_test</a> (struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *dev, const struct <a class="el" href="structad9144__init__param.html">ad9144_init_param</a> *<a class="el" href="ad7616__sdz_8c.html#a004ee9c9a8f813ff6f5d69cd04bd6ae6">init_param</a>)</td></tr>
<tr class="memdesc:aaf06c22427ee662beb6ac3e5e502c636"><td class="mdescLeft">&#160;</td><td class="mdescRight">ad9144_datapath_prbs_test  <a href="ad9144_8h.html#aaf06c22427ee662beb6ac3e5e502c636">More...</a><br /></td></tr>
<tr class="separator:aaf06c22427ee662beb6ac3e5e502c636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ce45c8bcf99c7da3787d620cf2e55d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a08ce45c8bcf99c7da3787d620cf2e55d">ad9144_dac_calibrate</a> (struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *dev)</td></tr>
<tr class="separator:a08ce45c8bcf99c7da3787d620cf2e55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f9b383ea7e7bf5a39f3f9ba6ec260b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9144_8h.html#a37f9b383ea7e7bf5a39f3f9ba6ec260b">ad9144_set_nco</a> (struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *dev, int32_t f_carrier_khz, int16_t phase)</td></tr>
<tr class="separator:a37f9b383ea7e7bf5a39f3f9ba6ec260b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of AD9144 Driver. </p>
<dl class="section author"><dt>Author</dt><dd>DBogdan (<a href="#" onclick="location.href='mai'+'lto:'+'dra'+'go'+'s.b'+'og'+'dan'+'@a'+'nal'+'og'+'.co'+'m'; return false;">drago<span style="display: none;">.nosp@m.</span>s.bo<span style="display: none;">.nosp@m.</span>gdan@<span style="display: none;">.nosp@m.</span>anal<span style="display: none;">.nosp@m.</span>og.co<span style="display: none;">.nosp@m.</span>m</a>)</dd></dl>
<p>Copyright 2014-2016(c) Analog Devices, Inc.</p>
<p>All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ul>
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
<li>The use of this software may or may not infringe the patent rights of one or more patent holders. This license does not release you from the requirement that you obtain separate licenses from these patent holders to use this software.</li>
<li>Use of the software either in source or binary form, must be run on or directly connected to an Analog Devices Inc. component.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="acb1ca3e3100356134e3edeafb65c8487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1ca3e3100356134e3edeafb65c8487">&#9670;&nbsp;</a></span>AD9144_CHIP_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD9144_CHIP_ID&#160;&#160;&#160;0x44</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5170f41bbd5f99229cb3c9f5ae03c969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5170f41bbd5f99229cb3c9f5ae03c969">&#9670;&nbsp;</a></span>AD9144_MAX_DAC_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD9144_MAX_DAC_RATE&#160;&#160;&#160;2000000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae28da8da96e00980308c10eb58243bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae28da8da96e00980308c10eb58243bdb">&#9670;&nbsp;</a></span>AD9144_PRBS15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD9144_PRBS15&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f0b9ef952019c9aedf3350b13493a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0b9ef952019c9aedf3350b13493a9e">&#9670;&nbsp;</a></span>AD9144_PRBS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD9144_PRBS7&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b88f02ed902bde922324db595b2464f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b88f02ed902bde922324db595b2464f">&#9670;&nbsp;</a></span>ADC_TESTMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TESTMODE&#160;&#160;&#160;(1 &lt;&lt; 7) /* ADC_TESTMODE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a318253f0519b8bbdb14af4d4eb245d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a318253f0519b8bbdb14af4d4eb245d">&#9670;&nbsp;</a></span>ADDRINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADDRINC&#160;&#160;&#160;(1 &lt;&lt; 2) /* Address Increment */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f5e451ef2e809f5c9895a25a443b1cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5e451ef2e809f5c9895a25a443b1cc">&#9670;&nbsp;</a></span>ADDRINC_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADDRINC_M&#160;&#160;&#160;(1 &lt;&lt; 5) /* Address Increment (Mirror) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacff5036e8bced043d8d4c1c74226d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacff5036e8bced043d8d4c1c74226d56">&#9670;&nbsp;</a></span>ADJCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADJCNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1030a4c69d5acae46797a7f10135b071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1030a4c69d5acae46797a7f10135b071">&#9670;&nbsp;</a></span>ADJCNT_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADJCNT_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12a47b1b1a81445bf322b416f6be0371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12a47b1b1a81445bf322b416f6be0371">&#9670;&nbsp;</a></span>ADJDIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADJDIR&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addeecdab2dfbb3bf770640785aa1dd64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addeecdab2dfbb3bf770640785aa1dd64">&#9670;&nbsp;</a></span>ADJDIR_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADJDIR_RD&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab50d55bf18d0796dee2e248edd770e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50d55bf18d0796dee2e248edd770e6e">&#9670;&nbsp;</a></span>ASPI_CLK_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ASPI_CLK_SRC&#160;&#160;&#160;(1 &lt;&lt; 1) /* Choose Aspi Clock Source */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0a7ad721c4eef782b297ef2e912866a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0a7ad721c4eef782b297ef2e912866a">&#9670;&nbsp;</a></span>ASPI_OSC_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ASPI_OSC_RATE&#160;&#160;&#160;(1 &lt;&lt; 2) /* Aspi Oscillator Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc86427ffad38306ded29cbfb5ef9fa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc86427ffad38306ded29cbfb5ef9fa9">&#9670;&nbsp;</a></span>ATEST_DACSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ATEST_DACSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 3) /* DAC from which to get voltage */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1fee685900787d16c57e77b71a6b7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fee685900787d16c57e77b71a6b7f9">&#9670;&nbsp;</a></span>ATEST_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ATEST_EN&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable Analog Test Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3669bccfe657d242b0ee8ec723076518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3669bccfe657d242b0ee8ec723076518">&#9670;&nbsp;</a></span>ATEST_TOPVSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ATEST_TOPVSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* Which source at analog top to use */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4a331ae14515e129d9e1c28c1256ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a331ae14515e129d9e1c28c1256ee1">&#9670;&nbsp;</a></span>ATEST_VSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ATEST_VSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 1) /* DAC Voltage to Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f3cc1458d7029423cdc0caf955008b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f3cc1458d7029423cdc0caf955008b1">&#9670;&nbsp;</a></span>AUTO_ECNTR_RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUTO_ECNTR_RST&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a376c3538dc60cb085f371b20c1b6f55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a376c3538dc60cb085f371b20c1b6f55f">&#9670;&nbsp;</a></span>AUXADC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUXADC_ENABLE&#160;&#160;&#160;(1 &lt;&lt; 0) /* AUXADC_ENABLE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a357f5144ae76918aace87e648506b9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a357f5144ae76918aace87e648506b9e6">&#9670;&nbsp;</a></span>BAD_DIS_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAD_DIS_S&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fb9a4e63a778871b07e93030f2acc00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fb9a4e63a778871b07e93030f2acc00">&#9670;&nbsp;</a></span>BADCHECKSUM_FLAG_OR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BADCHECKSUM_FLAG_OR_MASK&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d9e8f4750f0ab9c3083d33a9c565e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d9e8f4750f0ab9c3083d33a9c565e1f">&#9670;&nbsp;</a></span>BADDIS_FLAG_OR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BADDIS_FLAG_OR_MASK&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ed1c54359527d1a597b70f2384acc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ed1c54359527d1a597b70f2384acc01">&#9670;&nbsp;</a></span>BID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac14fffa596c9878c3e59def078d982e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac14fffa596c9878c3e59def078d982e0">&#9670;&nbsp;</a></span>BID_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BID_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ad4e9153cf7b393a2136cde5421db38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ad4e9153cf7b393a2136cde5421db38">&#9670;&nbsp;</a></span>BINARY_FORMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BINARY_FORMAT&#160;&#160;&#160;(1 &lt;&lt; 7) /* Binary or 2's complementary format on DATA bus */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40751fffe52301490a143ad7b0af843c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40751fffe52301490a143ad7b0af843c">&#9670;&nbsp;</a></span>CAL_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_ACTIVE&#160;&#160;&#160;(1 &lt;&lt; 6) /* Calibration active */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e766797144ef6803b5c2f3f06e78028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e766797144ef6803b5c2f3f06e78028">&#9670;&nbsp;</a></span>CAL_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Calibration DAC address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b88f1ab62044ebef9f8c5161196d5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b88f1ab62044ebef9f8c5161196d5bf">&#9670;&nbsp;</a></span>CAL_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_CLKDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Calibration clock divider */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbf0a33d3e7677f52185d139b0c64f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf0a33d3e7677f52185d139b0c64f0b">&#9670;&nbsp;</a></span>CAL_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_DATA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Calibration DAC Coefficient Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04c629606514fd64971aa72e0cdbdc35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c629606514fd64971aa72e0cdbdc35">&#9670;&nbsp;</a></span>CAL_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_EN&#160;&#160;&#160;(1 &lt;&lt; 0) /* Calibration enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24e8c769653a8ed39c362e55c1ead045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e8c769653a8ed39c362e55c1ead045">&#9670;&nbsp;</a></span>CAL_EN_GL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_EN_GL&#160;&#160;&#160;(1 &lt;&lt; 0) /* Global Calibration enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea13d555e6f28e3d232a08fb860bfa6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea13d555e6f28e3d232a08fb860bfa6a">&#9670;&nbsp;</a></span>CAL_ERRHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_ERRHI&#160;&#160;&#160;(1 &lt;&lt; 5) /* SAR data error: too hi */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69643309655c226e8f9bd738c795c562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69643309655c226e8f9bd738c795c562">&#9670;&nbsp;</a></span>CAL_ERRLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_ERRLO&#160;&#160;&#160;(1 &lt;&lt; 4) /* SAR data error: too lo */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56f01caa701008fba9375f0578c405e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f01caa701008fba9375f0578c405e2">&#9670;&nbsp;</a></span>CAL_FIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_FIN&#160;&#160;&#160;(1 &lt;&lt; 7) /* Calibration finished */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf6746c503a5f4d3ae1847a5ac887fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6746c503a5f4d3ae1847a5ac887fce">&#9670;&nbsp;</a></span>CAL_INDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_INDX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* DAC Calibration Index paging bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a266ef12ef75a3f69e14d6a3514f960bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a266ef12ef75a3f69e14d6a3514f960bd">&#9670;&nbsp;</a></span>CAL_LTAC_THRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_LTAC_THRES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* Long TAC threshold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d270946c3925e0dc0419d654239ec78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d270946c3925e0dc0419d654239ec78">&#9670;&nbsp;</a></span>CAL_MSB_TAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_MSB_TAC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* MSB sweep TAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9c25589a97e7d217fa67860a953e691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c25589a97e7d217fa67860a953e691">&#9670;&nbsp;</a></span>CAL_MSBLVLHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_MSBLVLHI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* High level limit for msb sweep average */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb81f9b83ad5713570fa4eefeec785b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb81f9b83ad5713570fa4eefeec785b9">&#9670;&nbsp;</a></span>CAL_MSBLVLLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_MSBLVLLO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Low level limit for msb sweep average */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30991f7f4aee5697ba90b2d170aab54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30991f7f4aee5697ba90b2d170aab54f">&#9670;&nbsp;</a></span>CAL_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_START&#160;&#160;&#160;(1 &lt;&lt; 1) /* Calibration start */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d2c56b3d4cc3307ed46837b51979572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d2c56b3d4cc3307ed46837b51979572">&#9670;&nbsp;</a></span>CAL_START_GL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_START_GL&#160;&#160;&#160;(1 &lt;&lt; 1) /* Global Calibration start */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b7fb6c3d464839c360d2a00195e8778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7fb6c3d464839c360d2a00195e8778">&#9670;&nbsp;</a></span>CAL_TAC_THRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_TAC_THRES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* TAC threshold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d7ee478f06da480eedb35e5fe499def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d7ee478f06da480eedb35e5fe499def">&#9670;&nbsp;</a></span>CAL_TXDACBYDAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_TXDACBYDAC&#160;&#160;&#160;(1 &lt;&lt; 3) /* Calibration of TXDAC by TXDAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a123b4234c88529cc5d3f695c67e04997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a123b4234c88529cc5d3f695c67e04997">&#9670;&nbsp;</a></span>CAL_UPDATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAL_UPDATE&#160;&#160;&#160;(1 &lt;&lt; 7) /* Calibration DAC Coefficient Update */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44ef2d47e3ff4a51449670c152a3b48a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ef2d47e3ff4a51449670c152a3b48a">&#9670;&nbsp;</a></span>CF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fe02158295a262ba6766fc5e4977d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe02158295a262ba6766fc5e4977d0e">&#9670;&nbsp;</a></span>CF_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CF_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87e234b1425f2bd12045b33b96dcb07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e234b1425f2bd12045b33b96dcb07d">&#9670;&nbsp;</a></span>CHECKSUM_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHECKSUM_MODE&#160;&#160;&#160;(1 &lt;&lt; 6) /* Checksum mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd36357690aff9b956eecd9f7d170f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd36357690aff9b956eecd9f7d170f6c">&#9670;&nbsp;</a></span>CMM_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMM_ENABLE&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8ed1d8559b7c7240028a6a1a3d5a019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ed1d8559b7c7240028a6a1a3d5a019">&#9670;&nbsp;</a></span>CMM_FLAG_OR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMM_FLAG_OR_MASK&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f5b7e38c11a99e3202fd3c25892db2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5b7e38c11a99e3202fd3c25892db2c">&#9670;&nbsp;</a></span>CNTRSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTRSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5314758f07742bda1320093f21c2b590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5314758f07742bda1320093f21c2b590">&#9670;&nbsp;</a></span>COARSE_GROUP_DLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COARSE_GROUP_DLY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Coarse group delay */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55295df09f5e193467729115bd93090a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55295df09f5e193467729115bd93090a">&#9670;&nbsp;</a></span>CODEGRPSYNC_FLAG_OR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CODEGRPSYNC_FLAG_OR_MASK&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2279a5b568f75b62b52bcc0c766db662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2279a5b568f75b62b52bcc0c766db662">&#9670;&nbsp;</a></span>CP_CAL_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CP_CAL_VALID&#160;&#160;&#160;(1 &lt;&lt; 5) /* Charge Pump Cal Valid */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0be85e2b70f0136e9ba1d1ca9d23c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0be85e2b70f0136e9ba1d1ca9d23c50">&#9670;&nbsp;</a></span>CP_CURRENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CP_CURRENT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Charge Pump Current Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1178db9855c046720f7b764ce8caafad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1178db9855c046720f7b764ce8caafad">&#9670;&nbsp;</a></span>CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab56251fb7b8dea29cd5da13c524f77f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab56251fb7b8dea29cd5da13c524f77f4">&#9670;&nbsp;</a></span>CS_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a192bf3c47e84ab4c586ee7001b6c9420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192bf3c47e84ab4c586ee7001b6c9420">&#9670;&nbsp;</a></span>CSBSTALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSBSTALL&#160;&#160;&#160;(1 &lt;&lt; 6) /* CSb Stalling */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd8800262ea3201fe21618fae73980c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd8800262ea3201fe21618fae73980c1">&#9670;&nbsp;</a></span>CURRERROR_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CURRERROR_H&#160;&#160;&#160;(1 &lt;&lt; 0) /* SyncCurrent Error[8] */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e113f4851b7be654a23d5963dd51fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e113f4851b7be654a23d5963dd51fa2">&#9670;&nbsp;</a></span>CURROVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CURROVER&#160;&#160;&#160;(1 &lt;&lt; 6) /* Sync Current Error Over Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e6ecce850728fe35bed8777eaa78010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e6ecce850728fe35bed8777eaa78010">&#9670;&nbsp;</a></span>CURRUNDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CURRUNDER&#160;&#160;&#160;(1 &lt;&lt; 7) /* Sync Current Error Under Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa748d70bc4f2fc24bfc31e29fb8080a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa748d70bc4f2fc24bfc31e29fb8080a8">&#9670;&nbsp;</a></span>CUSTOPMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CUSTOPMODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Customer Operating Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a804f9b8cb54951e72e3bf066163328f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a804f9b8cb54951e72e3bf066163328f4">&#9670;&nbsp;</a></span>DAC_DELAY_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DELAY_H&#160;&#160;&#160;(1 &lt;&lt; 0) /* Dac Delay[8] */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accf021def5e72c65cfa6a1d4eb189ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accf021def5e72c65cfa6a1d4eb189ede">&#9670;&nbsp;</a></span>DAC_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_FALL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* DAC_FALL */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49283e0f5fb4fa183d9b61a6419ce863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49283e0f5fb4fa183d9b61a6419ce863">&#9670;&nbsp;</a></span>DAC_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_RISE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* DAC_RISE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a4b321f03dee5192b096a2256bb5e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4b321f03dee5192b096a2256bb5e36">&#9670;&nbsp;</a></span>DACA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACA_MASK&#160;&#160;&#160;(1 &lt;&lt; 0) /* Dual A Dac TXen0 mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a365a3f923460c6d15e329c486b7ac00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365a3f923460c6d15e329c486b7ac00d">&#9670;&nbsp;</a></span>DACB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACB_MASK&#160;&#160;&#160;(1 &lt;&lt; 1) /* Dual B Dac TXen1 mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6b6ab3d20ed806b81ddf4f274923912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6b6ab3d20ed806b81ddf4f274923912">&#9670;&nbsp;</a></span>DACGAIN_IM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACGAIN_IM0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* I Channel DAC gain &lt;9:8&gt; Dual A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6768191087e2846bae8e2c43e9a7c7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6768191087e2846bae8e2c43e9a7c7e0">&#9670;&nbsp;</a></span>DACGAIN_IM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACGAIN_IM1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Q Channel DAC gain &lt;9:8&gt; Dual A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0dd883ed0b5bde0847786709ee5d1b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0dd883ed0b5bde0847786709ee5d1b4">&#9670;&nbsp;</a></span>DACGAIN_IM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACGAIN_IM2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* I Channel DAC gain &lt;9:8&gt; Dual B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c20f72e3041213b3e62517e0087f25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c20f72e3041213b3e62517e0087f25e">&#9670;&nbsp;</a></span>DACGAIN_IM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACGAIN_IM3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Q Channel DAC gain &lt;9:8&gt; Dual B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd300137c4fcbd2fb16cede3379c5023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd300137c4fcbd2fb16cede3379c5023">&#9670;&nbsp;</a></span>DACOFF_AVG_PW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACOFF_AVG_PW&#160;&#160;&#160;(1 &lt;&lt; 0) /* DACOFF_AVG_PW */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad050b2f788f2096a15ae7b27ba282857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad050b2f788f2096a15ae7b27ba282857">&#9670;&nbsp;</a></span>DACOUT_ON_TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACOUT_ON_TRIGGER&#160;&#160;&#160;(1 &lt;&lt; 0) /* Turn on DAC output manually. Self clear signal. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33755ab36f9bc209d0bf9a72ae007704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33755ab36f9bc209d0bf9a72ae007704">&#9670;&nbsp;</a></span>DACOUT_SHUTDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACOUT_SHUTDOWN&#160;&#160;&#160;(1 &lt;&lt; 1) /* Shut down DAC output. 1 means DAC get shut down manually. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac80c1bfc1d7f1470fe4f382d71944432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac80c1bfc1d7f1470fe4f382d71944432">&#9670;&nbsp;</a></span>DC_OFFSET_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DC_OFFSET_ON&#160;&#160;&#160;(1 &lt;&lt; 0) /* DC_OFFSET_ON */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4e514cb38babb6f495895ac88d2a850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e514cb38babb6f495895ac88d2a850">&#9670;&nbsp;</a></span>DEV_REVISION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEV_REVISION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Device Revision */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbf2f5a41625e9cd29ef7a2b389f6c8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbf2f5a41625e9cd29ef7a2b389f6c8a">&#9670;&nbsp;</a></span>DEVSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVSTATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Device Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4440363ed338b46463877394bb743e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4440363ed338b46463877394bb743e47">&#9670;&nbsp;</a></span>DIE_TEMP_UPDATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIE_TEMP_UPDATE&#160;&#160;&#160;(1 &lt;&lt; 0) /* Die temperature update */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7057b4d02a23570073df99bb986fc51c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7057b4d02a23570073df99bb986fc51c">&#9670;&nbsp;</a></span>DIG_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIG_FALL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* DIG_FALL */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07fb6f8b42e793412c403ea3e6d32672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07fb6f8b42e793412c403ea3e6d32672">&#9670;&nbsp;</a></span>DIG_GAIN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIG_GAIN_ENABLE&#160;&#160;&#160;(1 &lt;&lt; 5) /* 1 = Enable digital gain */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab152eedc707ca70cb0aabbe82ddae504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab152eedc707ca70cb0aabbe82ddae504">&#9670;&nbsp;</a></span>DIG_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIG_RISE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* DIG_RISE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31a82d17a11e66386b8bdbaad2fc088a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a82d17a11e66386b8bdbaad2fc088a">&#9670;&nbsp;</a></span>DIS_ERR_CNTR_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIS_ERR_CNTR_DIS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dfaf215717c75f9a7ebf0b90b513788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dfaf215717c75f9a7ebf0b90b513788">&#9670;&nbsp;</a></span>DIS_ERR_CNTR_K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIS_ERR_CNTR_K&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a535356cd9e274221056609e22f98cb4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a535356cd9e274221056609e22f98cb4c">&#9670;&nbsp;</a></span>DIS_ERR_CNTR_NIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIS_ERR_CNTR_NIT&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fd1d4499acd7a4e67644b6f3112193c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd1d4499acd7a4e67644b6f3112193c">&#9670;&nbsp;</a></span>DISABLE_NOISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE_NOISE&#160;&#160;&#160;(1 &lt;&lt; 1) /* DISABLE_NOISE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee031b15e5fb6a9c3d6e6b9361271a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee031b15e5fb6a9c3d6e6b9361271a27">&#9670;&nbsp;</a></span>DRDL_FIFO_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRDL_FIFO_EMPTY&#160;&#160;&#160;(1 &lt;&lt; 1) /* Deterministic latency (DRDL) FIFO is between JESD204B receiver and DAC2 and DAC3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac41f1a5fd9d2143e28d1be2c2e43a625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac41f1a5fd9d2143e28d1be2c2e43a625">&#9670;&nbsp;</a></span>DRDL_FIFO_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRDL_FIFO_FULL&#160;&#160;&#160;(1 &lt;&lt; 0) /* DRDL FIFO is between JESD204B receiver and DAC2 and DAC3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5641ad859f7f2b466330e58457998a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5641ad859f7f2b466330e58457998a27">&#9670;&nbsp;</a></span>DUTYCYCLEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DUTYCYCLEON&#160;&#160;&#160;(1 &lt;&lt; 0) /* Clock Duty Cycle Control On */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a5a11cfaf87f5ea44246eaf6b831e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a5a11cfaf87f5ea44246eaf6b831e22">&#9670;&nbsp;</a></span>DYN_LINK_LATENCY_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DYN_LINK_LATENCY_0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Dynamic link latency: Link 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2623a5e3fe4887f86aef4bdef1f0d254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2623a5e3fe4887f86aef4bdef1f0d254">&#9670;&nbsp;</a></span>DYN_LINK_LATENCY_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DYN_LINK_LATENCY_1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Dynamic link latency: Link 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59493aa29a6fc186069d5f132a9652d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59493aa29a6fc186069d5f132a9652d6">&#9670;&nbsp;</a></span>EN_ASPI_OSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_ASPI_OSC&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable Aspi Oscillator clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90815fff9f907c79754babb3f3bf9946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90815fff9f907c79754babb3f3bf9946">&#9670;&nbsp;</a></span>EN_BIST_DONE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_BIST_DONE0&#160;&#160;&#160;(1 &lt;&lt; 6) /* Link A BIST done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15f53c6f566dd5a9d24b6ee4411559f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15f53c6f566dd5a9d24b6ee4411559f1">&#9670;&nbsp;</a></span>EN_BIST_DONE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_BIST_DONE1&#160;&#160;&#160;(1 &lt;&lt; 6) /* Link B BIST done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a191e0068011454bbeb3a478598f6f73d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a191e0068011454bbeb3a478598f6f73d">&#9670;&nbsp;</a></span>EN_BLNKDONE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_BLNKDONE0&#160;&#160;&#160;(1 &lt;&lt; 5) /* Link A Blanking done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7ec25ce7633fd2669dcad5729790b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ec25ce7633fd2669dcad5729790b3f">&#9670;&nbsp;</a></span>EN_BLNKDONE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_BLNKDONE1&#160;&#160;&#160;(1 &lt;&lt; 5) /* Link B Blanking done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77b1327a939035cea5f77a181d07ca8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b1327a939035cea5f77a181d07ca8c">&#9670;&nbsp;</a></span>EN_CALFAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_CALFAIL&#160;&#160;&#160;(1 &lt;&lt; 6) /* Enable Calib FAIL detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5070d5cd1a9b234769d2dc3566e132d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5070d5cd1a9b234769d2dc3566e132d9">&#9670;&nbsp;</a></span>EN_CALPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_CALPASS&#160;&#160;&#160;(1 &lt;&lt; 7) /* Enable Calib PASS detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a705672c2918ae44d3a4d04a60450f930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a705672c2918ae44d3a4d04a60450f930">&#9670;&nbsp;</a></span>EN_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_CLKDIV&#160;&#160;&#160;(1 &lt;&lt; 3) /* Enable the fdac/8 clock path to generate PD timing clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef2437c6068036ed7b3226e8f1937806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef2437c6068036ed7b3226e8f1937806">&#9670;&nbsp;</a></span>EN_DACPLLLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_DACPLLLOCK&#160;&#160;&#160;(1 &lt;&lt; 4) /* Enable DAC Pll Lock detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e0011c5842417a9c20fadb612316c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e0011c5842417a9c20fadb612316c28">&#9670;&nbsp;</a></span>EN_DACPLLLOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_DACPLLLOST&#160;&#160;&#160;(1 &lt;&lt; 5) /* Enable DAC Pll Lost detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae26a92fd0b39c1f19c1b346a3841963e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26a92fd0b39c1f19c1b346a3841963e">&#9670;&nbsp;</a></span>EN_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_DIV2&#160;&#160;&#160;(1 &lt;&lt; 2) /* EN_DIV2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac51799ab4948d054c968f697820fa509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac51799ab4948d054c968f697820fa509">&#9670;&nbsp;</a></span>EN_DRDLFIFOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_DRDLFIFOERR&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable DRDL FIFO Error detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab35575a8023020f13c09f51c1c2edc15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35575a8023020f13c09f51c1c2edc15">&#9670;&nbsp;</a></span>EN_FORCE_GAIN_SOFT_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_FORCE_GAIN_SOFT_OFF&#160;&#160;&#160;(1 &lt;&lt; 4) /* Enable forcing gan_soft_off from <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b1e115ed227424e1f269806314d479b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1e115ed227424e1f269806314d479b">&#9670;&nbsp;</a></span>EN_FORCE_GAIN_SOFT_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_FORCE_GAIN_SOFT_ON&#160;&#160;&#160;(1 &lt;&lt; 1) /* Force the gain_soft_on from <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace5eaf03e36741d882956cbeb0655df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace5eaf03e36741d882956cbeb0655df2">&#9670;&nbsp;</a></span>EN_LANEFIFOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_LANEFIFOERR&#160;&#160;&#160;(1 &lt;&lt; 1) /* Enable Lane FIFO Error detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6cad6e3360c2a75e80d83c9933c7cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6cad6e3360c2a75e80d83c9933c7cb5">&#9670;&nbsp;</a></span>EN_PAERR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_PAERR0&#160;&#160;&#160;(1 &lt;&lt; 7) /* Link A PA Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa552ef0e740651218e8018127e4f059e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa552ef0e740651218e8018127e4f059e">&#9670;&nbsp;</a></span>EN_PAERR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_PAERR1&#160;&#160;&#160;(1 &lt;&lt; 7) /* Link B PA Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff7c9d4661d6aeeef9e01bb78de2bb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff7c9d4661d6aeeef9e01bb78de2bb49">&#9670;&nbsp;</a></span>EN_PARMBAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_PARMBAD&#160;&#160;&#160;(1 &lt;&lt; 7) /* enable BAD Parameter interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9140b48979347267484f4a9a5073d353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9140b48979347267484f4a9a5073d353">&#9670;&nbsp;</a></span>EN_PRBSI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_PRBSI0&#160;&#160;&#160;(1 &lt;&lt; 0) /* enable <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> real DAC A interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93a5947ef332349deba2ec0f54191146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a5947ef332349deba2ec0f54191146">&#9670;&nbsp;</a></span>EN_PRBSI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_PRBSI1&#160;&#160;&#160;(1 &lt;&lt; 2) /* enable <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> real DAC B interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26f033dab56a430d55c47f9c060814e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f033dab56a430d55c47f9c060814e6">&#9670;&nbsp;</a></span>EN_PRBSQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_PRBSQ0&#160;&#160;&#160;(1 &lt;&lt; 1) /* enable <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> imag DAC A interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e4aa79dcf0f1b12cc1255b75e80059c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e4aa79dcf0f1b12cc1255b75e80059c">&#9670;&nbsp;</a></span>EN_PRBSQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_PRBSQ1&#160;&#160;&#160;(1 &lt;&lt; 3) /* enable <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> imag DAC B interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af87e2e40e7778647b6a4e4a56da6e5b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af87e2e40e7778647b6a4e4a56da6e5b7">&#9670;&nbsp;</a></span>EN_REFLOCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_REFLOCK0&#160;&#160;&#160;(1 &lt;&lt; 3) /* Link A Alignment Locked */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5844981d8744bb4055811cb3a058478c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5844981d8744bb4055811cb3a058478c">&#9670;&nbsp;</a></span>EN_REFLOCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_REFLOCK1&#160;&#160;&#160;(1 &lt;&lt; 3) /* Link B Alignment Locked */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a275b16eb14e9094c942256da37ba2303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275b16eb14e9094c942256da37ba2303">&#9670;&nbsp;</a></span>EN_REFNCOCLR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_REFNCOCLR0&#160;&#160;&#160;(1 &lt;&lt; 4) /* Link A Nco Clear Tripped */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a180e123ac150a0e0743dba8d6ea370f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a180e123ac150a0e0743dba8d6ea370f1">&#9670;&nbsp;</a></span>EN_REFNCOCLR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_REFNCOCLR1&#160;&#160;&#160;(1 &lt;&lt; 4) /* Link B Nco Clear Tripped */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb2e5e8d62fa0e149b5f6fb7a956b049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2e5e8d62fa0e149b5f6fb7a956b049">&#9670;&nbsp;</a></span>EN_REFROTA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_REFROTA0&#160;&#160;&#160;(1 &lt;&lt; 2) /* Link A Alignment Rotate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f20071326c7a94b5e34e0ac1a18a2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f20071326c7a94b5e34e0ac1a18a2b2">&#9670;&nbsp;</a></span>EN_REFROTA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_REFROTA1&#160;&#160;&#160;(1 &lt;&lt; 2) /* Link B Alignment Rotate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b6ca1056fa686e947ae8cf712dcabb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6ca1056fa686e947ae8cf712dcabb9">&#9670;&nbsp;</a></span>EN_REFTRIP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_REFTRIP0&#160;&#160;&#160;(1 &lt;&lt; 0) /* Link A Alignment Trip */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae77acc1ec4ecbbf2365f524773c81882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae77acc1ec4ecbbf2365f524773c81882">&#9670;&nbsp;</a></span>EN_REFTRIP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_REFTRIP1&#160;&#160;&#160;(1 &lt;&lt; 0) /* Link B Alignment Trip */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7feef2e9fddb94a0c5eab95716e26f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7feef2e9fddb94a0c5eab95716e26f6e">&#9670;&nbsp;</a></span>EN_REFWLIM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_REFWLIM0&#160;&#160;&#160;(1 &lt;&lt; 1) /* Link A Over/Under Threshold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1adebabd08ac030e1a816e228bcdcae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adebabd08ac030e1a816e228bcdcae8">&#9670;&nbsp;</a></span>EN_REFWLIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_REFWLIM1&#160;&#160;&#160;(1 &lt;&lt; 1) /* Link B Over/Under Threshold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98cc4ff9ee1b0f1ae2f128cffb833054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98cc4ff9ee1b0f1ae2f128cffb833054">&#9670;&nbsp;</a></span>EN_SERPLLLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_SERPLLLOCK&#160;&#160;&#160;(1 &lt;&lt; 2) /* Enable  Serdes PLL Lock detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a33a686908eea20307694b7925293a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a33a686908eea20307694b7925293a4">&#9670;&nbsp;</a></span>EN_SERPLLLOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_SERPLLLOST&#160;&#160;&#160;(1 &lt;&lt; 3) /* Enable Serdes PLL Lost detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76765cebb648825ee7f437b5d5e469c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76765cebb648825ee7f437b5d5e469c1">&#9670;&nbsp;</a></span>ENA_PA_CTRL_FROM_BLSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENA_PA_CTRL_FROM_BLSM&#160;&#160;&#160;(1 &lt;&lt; 4) /* Control PDP enable from Blanking state machine */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13c90bbeedb874e61b2cafd5a445cab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c90bbeedb874e61b2cafd5a445cab1">&#9670;&nbsp;</a></span>ENA_PA_CTRL_FROM_PAPROT_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENA_PA_CTRL_FROM_PAPROT_ERR&#160;&#160;&#160;(1 &lt;&lt; 6) /* Control PDP enable from PAProt block */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa5086378df82ed1fa0fdc0504e4ee2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa5086378df82ed1fa0fdc0504e4ee2d">&#9670;&nbsp;</a></span>ENA_PA_CTRL_FROM_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENA_PA_CTRL_FROM_SPI&#160;&#160;&#160;(1 &lt;&lt; 3) /* Control PDP enable via <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bd6249949bab808d8794e85b20a9f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd6249949bab808d8794e85b20a9f1a">&#9670;&nbsp;</a></span>ENA_PA_CTRL_FROM_TXENSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENA_PA_CTRL_FROM_TXENSM&#160;&#160;&#160;(1 &lt;&lt; 5) /* Control PDP enable from Txen State machine */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc57f678c64e9e3f759f07157e99213c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc57f678c64e9e3f759f07157e99213c">&#9670;&nbsp;</a></span>ENA_SPI_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENA_SPI_TXEN&#160;&#160;&#160;(1 &lt;&lt; 1) /* TXEN from <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a1c9a5cd27780c7663d876c2523e4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a1c9a5cd27780c7663d876c2523e4ed">&#9670;&nbsp;</a></span>ENABLE_SYNTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_SYNTH&#160;&#160;&#160;(1 &lt;&lt; 4) /* Synthesizer Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1adf5c2444c07104bd64d778026a3540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adf5c2444c07104bd64d778026a3540">&#9670;&nbsp;</a></span>ENB_DACLDO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENB_DACLDO0&#160;&#160;&#160;(1 &lt;&lt; 4) /* Disable DAC0 ldo */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a13a0457e8afccf9b7c6be6817854a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a13a0457e8afccf9b7c6be6817854a3">&#9670;&nbsp;</a></span>ENB_DACLDO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENB_DACLDO1&#160;&#160;&#160;(1 &lt;&lt; 5) /* Disable DAC1 ldo */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c9f90f69d9f79b7d47b8cb46dc71b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c9f90f69d9f79b7d47b8cb46dc71b80">&#9670;&nbsp;</a></span>ENB_DACLDO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENB_DACLDO2&#160;&#160;&#160;(1 &lt;&lt; 6) /* Disable DAC2 ldo */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d357251a7060437be8969bfa2710097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d357251a7060437be8969bfa2710097">&#9670;&nbsp;</a></span>ENB_DACLDO3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENB_DACLDO3&#160;&#160;&#160;(1 &lt;&lt; 7) /* Disable DAC3 ldo */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8129e660c69ef904f83ab884711a7fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8129e660c69ef904f83ab884711a7fc4">&#9670;&nbsp;</a></span>EOF_MASK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EOF_MASK_0&#160;&#160;&#160;(1 &lt;&lt; 0) /* Mask EOF from QBD_0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dc71907bf235834f03e35168c92db17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc71907bf235834f03e35168c92db17">&#9670;&nbsp;</a></span>EOF_MASK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EOF_MASK_1&#160;&#160;&#160;(1 &lt;&lt; 1) /* Mask EOF from QBD_1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae59d47bce7ff2a8d36965bccc90a5d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae59d47bce7ff2a8d36965bccc90a5d34">&#9670;&nbsp;</a></span>EOMF_MASK_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EOMF_MASK_0&#160;&#160;&#160;(1 &lt;&lt; 2) /* EOMF_MASK_0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afba7ec61d8b610bb93efabecdb7ad6a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afba7ec61d8b610bb93efabecdb7ad6a0">&#9670;&nbsp;</a></span>EOMF_MASK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EOMF_MASK_1&#160;&#160;&#160;(1 &lt;&lt; 3) /* EOMF_MASK_1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acffd55640b2a6bd05bdc10253909e202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acffd55640b2a6bd05bdc10253909e202">&#9670;&nbsp;</a></span>ERR_DLYOVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERR_DLYOVER&#160;&#160;&#160;(1 &lt;&lt; 5) /* LMFC_Delay &gt; JESD_K parameter */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57327c4a7917e792b1237b9e8d89b444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57327c4a7917e792b1237b9e8d89b444">&#9670;&nbsp;</a></span>ERR_INTSUPP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERR_INTSUPP&#160;&#160;&#160;(1 &lt;&lt; 0) /* Unsupported Interpolation rate factor */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af05d1d85197adde69006ac1cd75292cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af05d1d85197adde69006ac1cd75292cf">&#9670;&nbsp;</a></span>ERR_JESDBAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERR_JESDBAD&#160;&#160;&#160;(1 &lt;&lt; 3) /* Unsupported M/<a class="el" href="ad9152_8h.html#a7577d49f3bfffb1cf048eef843177784">L</a>/<a class="el" href="ad9152_8h.html#ac4a3ed3432929804c708f7760fb79e28">S</a>/F selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3672d6586d82251565e2e6ae7975b52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3672d6586d82251565e2e6ae7975b52a">&#9670;&nbsp;</a></span>ERR_KUNSUPP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERR_KUNSUPP&#160;&#160;&#160;(1 &lt;&lt; 2) /* Unsupported <a class="el" href="ad9152_8h.html#ae5f839eceb66b42fe692d366c93a5bcc">K</a> values */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08a826f7072976c3612a9f38c9d2093f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a826f7072976c3612a9f38c9d2093f">&#9670;&nbsp;</a></span>ERR_SUBCLASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERR_SUBCLASS&#160;&#160;&#160;(1 &lt;&lt; 1) /* Unsupported SubClassv value */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a118189ddc039443433488348b682873f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118189ddc039443433488348b682873f">&#9670;&nbsp;</a></span>ERR_WINLIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERR_WINLIMIT&#160;&#160;&#160;(1 &lt;&lt; 4) /* Unsupported Window Limit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50fa0d8bb7e2fdb58a7996c548a9b5af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50fa0d8bb7e2fdb58a7996c548a9b5af">&#9670;&nbsp;</a></span>ERRWINDOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERRWINDOW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Sync Error Window */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d9ccb15ba1ddd1af0435d87483d1687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d9ccb15ba1ddd1af0435d87483d1687">&#9670;&nbsp;</a></span>FS_CURRENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FS_CURRENT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* FS_CURRENT */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a336ef956e29278fd1cfcd710755d23cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a336ef956e29278fd1cfcd710755d23cb">&#9670;&nbsp;</a></span>FTW_UPDATE_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTW_UPDATE_ACK&#160;&#160;&#160;(1 &lt;&lt; 1) /* Frequency Tuning Word Update Acknowledge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e3103fdc3519b6e6ce13c824eb70e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e3103fdc3519b6e6ce13c824eb70e21">&#9670;&nbsp;</a></span>FTW_UPDATE_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTW_UPDATE_REQ&#160;&#160;&#160;(1 &lt;&lt; 0) /* Frequency Tuning Word Update Request from <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68934f11a17768267806e65ec1e779ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68934f11a17768267806e65ec1e779ee">&#9670;&nbsp;</a></span>GAIN_RAMP_DOWN_STP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GAIN_RAMP_DOWN_STP1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* MSB of digital gain drops */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3d8944aed19e4ccfc83490a81534ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d8944aed19e4ccfc83490a81534ab0">&#9670;&nbsp;</a></span>GAIN_RAMP_UP_STP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GAIN_RAMP_UP_STP1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* MSB of digital gain rises */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae6b8beac535e21767ce7ffe757bdac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae6b8beac535e21767ce7ffe757bdac2">&#9670;&nbsp;</a></span>GAIN_SOFT_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GAIN_SOFT_OFF&#160;&#160;&#160;(1 &lt;&lt; 3) /* gain_soft_off forced value */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab761bd88c1929c0f30a7145a4d15c94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab761bd88c1929c0f30a7145a4d15c94c">&#9670;&nbsp;</a></span>GAIN_SOFT_OFF_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GAIN_SOFT_OFF_RB&#160;&#160;&#160;(1 &lt;&lt; 3) /* gain soft off readback */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fd83eb4c977d099b7cff494a51d81aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd83eb4c977d099b7cff494a51d81aa">&#9670;&nbsp;</a></span>GAIN_SOFT_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GAIN_SOFT_ON&#160;&#160;&#160;(1 &lt;&lt; 2) /* gain_soft_on forced value */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1556f8b2311044a319280c09eff45902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1556f8b2311044a319280c09eff45902">&#9670;&nbsp;</a></span>GAIN_SOFT_ON_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GAIN_SOFT_ON_RB&#160;&#160;&#160;(1 &lt;&lt; 2) /* gain soft on readback */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d5c55c2966254bbdf0675afc75fe830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d5c55c2966254bbdf0675afc75fe830">&#9670;&nbsp;</a></span>GLOBAL_AVG_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GLOBAL_AVG_CNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* Global avg Terminal count */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa517d2840514f6e02d9b282c0c9b898e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa517d2840514f6e02d9b282c0c9b898e">&#9670;&nbsp;</a></span>GP_PA_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GP_PA_CTRL&#160;&#160;&#160;(1 &lt;&lt; 1) /* External PA control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad78fc4cdec277ecaa7f3f9218206501d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78fc4cdec277ecaa7f3f9218206501d">&#9670;&nbsp;</a></span>GP_PA_ON_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GP_PA_ON_INVERT&#160;&#160;&#160;(1 &lt;&lt; 2) /* External Modulator polarity invert */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5dd4d2e9874e2956c370b24a462b022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5dd4d2e9874e2956c370b24a462b022">&#9670;&nbsp;</a></span>HD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HD&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48d2db03261e60e00cade31a730c4e07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d2db03261e60e00cade31a730c4e07">&#9670;&nbsp;</a></span>HD_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HD_RD&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8de28e3aea6a86585220ea28cef21a9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8de28e3aea6a86585220ea28cef21a9d">&#9670;&nbsp;</a></span>HYS_CNTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HYS_CNTRL1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Hysteresis control bits &lt;9:8&gt; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea7189d6ef495788623d230b13451c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea7189d6ef495788623d230b13451c9d">&#9670;&nbsp;</a></span>HYS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HYS_ON&#160;&#160;&#160;(1 &lt;&lt; 3) /* Hysteresis enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9989d2e76189f68801afd277a35ffa1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9989d2e76189f68801afd277a35ffa1d">&#9670;&nbsp;</a></span>I_TO_Q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I_TO_Q&#160;&#160;&#160;(1 &lt;&lt; 0) /* 1 = send I datapath into Q DAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcd682907728f8f653be85ed65d8e563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd682907728f8f653be85ed65d8e563">&#9670;&nbsp;</a></span>IDAC_DIG_GAIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_DIG_GAIN1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* MSB of I DAC digital gain */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0ed84e2bca7a0f4da0522bed25346ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ed84e2bca7a0f4da0522bed25346ed">&#9670;&nbsp;</a></span>ILAS_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ILAS_MODE&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae759c573a32ad1d601859157d07cea54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae759c573a32ad1d601859157d07cea54">&#9670;&nbsp;</a></span>INCAP_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INCAP_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* INCAP_CTRL */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94ea534fd8fb87a1f35348587d5d569d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94ea534fd8fb87a1f35348587d5d569d">&#9670;&nbsp;</a></span>INIT_SWEEP_ERR_DAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INIT_SWEEP_ERR_DAC&#160;&#160;&#160;(1 &lt;&lt; 1) /* Initial setup sweep failed */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a957054652ac768e7cbbca7dae7aba735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957054652ac768e7cbbca7dae7aba735">&#9670;&nbsp;</a></span>INITIALLANESYNC_FLAG_OR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INITIALLANESYNC_FLAG_OR_MASK&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a022641f3982d7cb6dd811c21457873cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a022641f3982d7cb6dd811c21457873cb">&#9670;&nbsp;</a></span>INTERP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTERP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Interpolation Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d744606fa25096e4e371faefe1a22b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d744606fa25096e4e371faefe1a22b3">&#9670;&nbsp;</a></span>INVSINC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INVSINC_ENABLE&#160;&#160;&#160;(1 &lt;&lt; 7) /* 1 = Enable inver sinc filter */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cd1c8f23971c1398dc5383d32ef6780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd1c8f23971c1398dc5383d32ef6780">&#9670;&nbsp;</a></span>IPATH_DC_OFFSET_2PART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IPATH_DC_OFFSET_2PART</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* second part of DC Offset value for I path */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f7d3ffa0fed706093371f7b90abb876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7d3ffa0fed706093371f7b90abb876">&#9670;&nbsp;</a></span>IRQ_BIST_DONE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_BIST_DONE0&#160;&#160;&#160;(1 &lt;&lt; 6) /* Link A BIST done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac40496bd2c12e137dfd34af49ace08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac40496bd2c12e137dfd34af49ace08b">&#9670;&nbsp;</a></span>IRQ_BIST_DONE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_BIST_DONE1&#160;&#160;&#160;(1 &lt;&lt; 6) /* Link B BIST done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabdab60bcc441c56fe16ffdecb2c20c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabdab60bcc441c56fe16ffdecb2c20c6">&#9670;&nbsp;</a></span>IRQ_BLNKDONE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_BLNKDONE0&#160;&#160;&#160;(1 &lt;&lt; 5) /* Link A Blanking Done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d7232525b034aa39267f41f5b133870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d7232525b034aa39267f41f5b133870">&#9670;&nbsp;</a></span>IRQ_BLNKDONE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_BLNKDONE1&#160;&#160;&#160;(1 &lt;&lt; 5) /* Link A Blanking Done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a246674b4d4905aa2528889ba019c1ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a246674b4d4905aa2528889ba019c1ee6">&#9670;&nbsp;</a></span>IRQ_CALFAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_CALFAIL&#160;&#160;&#160;(1 &lt;&lt; 6) /* Calib FAIL detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9e8ba0aa3491a185ce5e35cc7105116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e8ba0aa3491a185ce5e35cc7105116">&#9670;&nbsp;</a></span>IRQ_CALPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_CALPASS&#160;&#160;&#160;(1 &lt;&lt; 7) /* Calib PASS detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa3dab27c0d1589f2ca0a332f552e620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa3dab27c0d1589f2ca0a332f552e620">&#9670;&nbsp;</a></span>IRQ_DACPLLLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_DACPLLLOCK&#160;&#160;&#160;(1 &lt;&lt; 4) /* DAC PLL Lock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aace67693896c63a0afe2ed0fae7f612d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace67693896c63a0afe2ed0fae7f612d">&#9670;&nbsp;</a></span>IRQ_DACPLLLOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_DACPLLLOST&#160;&#160;&#160;(1 &lt;&lt; 5) /* DAC PLL Lost */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a2942fc3d7efe7be4a17eb2005a807c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2942fc3d7efe7be4a17eb2005a807c">&#9670;&nbsp;</a></span>IRQ_DRDLFIFOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_DRDLFIFOERR&#160;&#160;&#160;(1 &lt;&lt; 0) /* DRDL Fifo Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15f28cb5eba3e04c911c71a3a3784308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15f28cb5eba3e04c911c71a3a3784308">&#9670;&nbsp;</a></span>IRQ_LANEFIFOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_LANEFIFOERR&#160;&#160;&#160;(1 &lt;&lt; 1) /* Lane Fifo Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc5b97faeefc56134f95dc742646de6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc5b97faeefc56134f95dc742646de6a">&#9670;&nbsp;</a></span>IRQ_PAERR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_PAERR0&#160;&#160;&#160;(1 &lt;&lt; 7) /* Link A PA Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6b44c7cff5a99a2959047cc301d93bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6b44c7cff5a99a2959047cc301d93bd">&#9670;&nbsp;</a></span>IRQ_PAERR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_PAERR1&#160;&#160;&#160;(1 &lt;&lt; 7) /* Link B PA Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad47910e2d743a0cd8cce5f7828061ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad47910e2d743a0cd8cce5f7828061ca5">&#9670;&nbsp;</a></span>IRQ_PARMBAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_PARMBAD&#160;&#160;&#160;(1 &lt;&lt; 7) /* BAD Parameter interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31dde3ba390afaf71c0ca9e48d2f1259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31dde3ba390afaf71c0ca9e48d2f1259">&#9670;&nbsp;</a></span>IRQ_PRBSI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_PRBSI0&#160;&#160;&#160;(1 &lt;&lt; 0) /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> data check error DAC 0 real */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f1c8d41fb0d65c0376cf4d89798ea2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f1c8d41fb0d65c0376cf4d89798ea2f">&#9670;&nbsp;</a></span>IRQ_PRBSI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_PRBSI1&#160;&#160;&#160;(1 &lt;&lt; 2) /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> data check error DAC 1 real */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d6268a1f4d619a53d22f3e46399279a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6268a1f4d619a53d22f3e46399279a">&#9670;&nbsp;</a></span>IRQ_PRBSQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_PRBSQ0&#160;&#160;&#160;(1 &lt;&lt; 1) /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> data check error DAC 0 imag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5adb160b0ec48420ae0c7259f07f874f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5adb160b0ec48420ae0c7259f07f874f">&#9670;&nbsp;</a></span>IRQ_PRBSQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_PRBSQ1&#160;&#160;&#160;(1 &lt;&lt; 3) /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> data check error DAC 1 imag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d06f5b352d80b3a7bbf3746ee661bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d06f5b352d80b3a7bbf3746ee661bc8">&#9670;&nbsp;</a></span>IRQ_REFLOCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_REFLOCK0&#160;&#160;&#160;(1 &lt;&lt; 3) /* Link A BIST done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a473b7a24be64293ab2059a364f6348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a473b7a24be64293ab2059a364f6348">&#9670;&nbsp;</a></span>IRQ_REFLOCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_REFLOCK1&#160;&#160;&#160;(1 &lt;&lt; 3) /* Link B BIST done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf20dc3f5c401b49dacaaf6e8ba11f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf20dc3f5c401b49dacaaf6e8ba11f1f">&#9670;&nbsp;</a></span>IRQ_REFNCOCLR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_REFNCOCLR0&#160;&#160;&#160;(1 &lt;&lt; 4) /* Link A Alignment UnderRange */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49dbb6aeff42e00a76535371a4e74ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49dbb6aeff42e00a76535371a4e74ee0">&#9670;&nbsp;</a></span>IRQ_REFNCOCLR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_REFNCOCLR1&#160;&#160;&#160;(1 &lt;&lt; 4) /* Link B Alignment UnderRange */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81c31d1e8e13d266f2897993d922c72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81c31d1e8e13d266f2897993d922c72e">&#9670;&nbsp;</a></span>IRQ_REFROTA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_REFROTA0&#160;&#160;&#160;(1 &lt;&lt; 2) /* Link A Alignment Trip */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac70dad4e9bb4d3314e9ead4e9594af4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70dad4e9bb4d3314e9ead4e9594af4a">&#9670;&nbsp;</a></span>IRQ_REFROTA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_REFROTA1&#160;&#160;&#160;(1 &lt;&lt; 2) /* Link B Alignment Trip */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab41be0dc404986da01f2df8c8f064fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab41be0dc404986da01f2df8c8f064fe2">&#9670;&nbsp;</a></span>IRQ_REFTRIP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_REFTRIP0&#160;&#160;&#160;(1 &lt;&lt; 0) /* Link A Alignment Rotate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a575a8c806aac40b1af83ccf16772aa84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a575a8c806aac40b1af83ccf16772aa84">&#9670;&nbsp;</a></span>IRQ_REFTRIP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_REFTRIP1&#160;&#160;&#160;(1 &lt;&lt; 0) /* Link B Alignment Rotate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5056b2cdcd4746ade031c039c013d5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5056b2cdcd4746ade031c039c013d5bf">&#9670;&nbsp;</a></span>IRQ_REFWLIM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_REFWLIM0&#160;&#160;&#160;(1 &lt;&lt; 1) /* Link A Alignment Lock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aced8011eda3140d6b14129c4d7413420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced8011eda3140d6b14129c4d7413420">&#9670;&nbsp;</a></span>IRQ_REFWLIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_REFWLIM1&#160;&#160;&#160;(1 &lt;&lt; 1) /* Link B Alignment Lock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24ab2b39bd4d48590f32846f7664546a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24ab2b39bd4d48590f32846f7664546a">&#9670;&nbsp;</a></span>IRQ_SERPLLLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_SERPLLLOCK&#160;&#160;&#160;(1 &lt;&lt; 2) /* Serdes PLL Lock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc683b0588abbd559bceb0597514ebb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc683b0588abbd559bceb0597514ebb8">&#9670;&nbsp;</a></span>IRQ_SERPLLLOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_SERPLLLOST&#160;&#160;&#160;(1 &lt;&lt; 3) /* Serdes PLL Lost */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a656674a6d8d4287b49802292084ae6f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656674a6d8d4287b49802292084ae6f7">&#9670;&nbsp;</a></span>JESDV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JESDV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44cc436ebbe0b02fe8c6efa2aa129cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44cc436ebbe0b02fe8c6efa2aa129cd2">&#9670;&nbsp;</a></span>JESDV_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JESDV_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5f839eceb66b42fe692d366c93a5bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5f839eceb66b42fe692d366c93a5bcc">&#9670;&nbsp;</a></span>K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define K</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae214929471a1d641201f9d8b65759192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae214929471a1d641201f9d8b65759192">&#9670;&nbsp;</a></span>K_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define K_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7577d49f3bfffb1cf048eef843177784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7577d49f3bfffb1cf048eef843177784">&#9670;&nbsp;</a></span>L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define L</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3c560906768ad6b8184599f561e2ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c560906768ad6b8184599f561e2ae6">&#9670;&nbsp;</a></span>L_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define L_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cfdf1ae6f96fab3af107db196cb238e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cfdf1ae6f96fab3af107db196cb238e">&#9670;&nbsp;</a></span>LANE_ADDR_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANE_ADDR_DIS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e5b81f880198d6d73ff3f5acc629181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5b81f880198d6d73ff3f5acc629181">&#9670;&nbsp;</a></span>LANE_ADDR_K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANE_ADDR_K</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2b2c7b255ea7114dbbd6efe3a2bf744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b2c7b255ea7114dbbd6efe3a2bf744">&#9670;&nbsp;</a></span>LANE_ADDR_NIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANE_ADDR_NIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dc7427039f0c32ef3894460565ed36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc7427039f0c32ef3894460565ed36b">&#9670;&nbsp;</a></span>LANESEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANESEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a819be45334d4b739342c96f24f8754ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a819be45334d4b739342c96f24f8754ca">&#9670;&nbsp;</a></span>LASTERROR_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LASTERROR_H&#160;&#160;&#160;(1 &lt;&lt; 0) /* Sync Last Error[8] and Flags */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ec2ae214f61c7c0f369454f45c77313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec2ae214f61c7c0f369454f45c77313">&#9670;&nbsp;</a></span>LASTOVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LASTOVER&#160;&#160;&#160;(1 &lt;&lt; 6) /* Sync Last Error Over Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85349b2f23b773fdc21d8ecf997c6be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85349b2f23b773fdc21d8ecf997c6be3">&#9670;&nbsp;</a></span>LASTUNDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LASTUNDER&#160;&#160;&#160;(1 &lt;&lt; 7) /* Sync Last Error Under Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b55ae35432b2cb4756d8a6a4e7e30f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b55ae35432b2cb4756d8a6a4e7e30f1">&#9670;&nbsp;</a></span>LF_BYPASS_C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LF_BYPASS_C1&#160;&#160;&#160;(1 &lt;&lt; 4) /* Bypass <a class="el" href="ad9361_8h.html#a815fe638a44110df4f417a91a1a1c13b">C1</a> cap */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37f1c1b576dfe065926eb19fce3ba7ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37f1c1b576dfe065926eb19fce3ba7ff">&#9670;&nbsp;</a></span>LF_BYPASS_C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LF_BYPASS_C2&#160;&#160;&#160;(1 &lt;&lt; 5) /* Bypass <a class="el" href="ad9361_8h.html#ad5edeb79915adeea5db828f37a83d310">C2</a> cap */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ea49b4dac85b2ded5c6d40fe4b9b118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea49b4dac85b2ded5c6d40fe4b9b118">&#9670;&nbsp;</a></span>LF_BYPASS_R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LF_BYPASS_R1&#160;&#160;&#160;(1 &lt;&lt; 6) /* Bypass <a class="el" href="ad9361_8h.html#a514570352784e6a1c5b3fbea20bdda16">R1</a> res */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78210b4a4221828dd7956247b988b0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78210b4a4221828dd7956247b988b0c6">&#9670;&nbsp;</a></span>LF_BYPASS_R3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LF_BYPASS_R3&#160;&#160;&#160;(1 &lt;&lt; 7) /* Bypass <a class="el" href="ad9361_8h.html#ac29557d3b59ac8d83452e87ae8485b7d">R3</a> res */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae386f5c4e04147326b71c0dcb7d5f586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae386f5c4e04147326b71c0dcb7d5f586">&#9670;&nbsp;</a></span>LF_C1_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LF_C1_WORD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* <a class="el" href="ad9361_8h.html#a815fe638a44110df4f417a91a1a1c13b">C1</a> control word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6bcc914d7d416dab73c8b409f842b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6bcc914d7d416dab73c8b409f842b39">&#9670;&nbsp;</a></span>LF_C2_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LF_C2_WORD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* <a class="el" href="ad9361_8h.html#ad5edeb79915adeea5db828f37a83d310">C2</a> control word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24bdebf68906805d06450ca766b21762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24bdebf68906805d06450ca766b21762">&#9670;&nbsp;</a></span>LF_C3_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LF_C3_WORD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* C3 control word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab83849f2913b4320be8e7fb0b9f1cc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab83849f2913b4320be8e7fb0b9f1cc70">&#9670;&nbsp;</a></span>LF_R1_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LF_R1_WORD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* <a class="el" href="ad9361_8h.html#a514570352784e6a1c5b3fbea20bdda16">R1</a> control word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed3bc3fdaefc31144b77a4bb27aa3d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed3bc3fdaefc31144b77a4bb27aa3d49">&#9670;&nbsp;</a></span>LF_R3_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LF_R3_WORD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* <a class="el" href="ad9361_8h.html#ac29557d3b59ac8d83452e87ae8485b7d">R3</a> Control Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af82cb11b6395d750d76d21594023285a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af82cb11b6395d750d76d21594023285a">&#9670;&nbsp;</a></span>LID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LID0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90faeca02ec8c958971ac99d843f3293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90faeca02ec8c958971ac99d843f3293">&#9670;&nbsp;</a></span>LID0_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LID0_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7097e2bff96e830c35f5fcf4e94a0a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7097e2bff96e830c35f5fcf4e94a0a2e">&#9670;&nbsp;</a></span>LID1_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LID1_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa68cad34538254b94072d06a784172e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa68cad34538254b94072d06a784172e">&#9670;&nbsp;</a></span>LID2_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LID2_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc3d0b7797301217b950fb8728e22711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc3d0b7797301217b950fb8728e22711">&#9670;&nbsp;</a></span>LID3_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LID3_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6e7b852e640d60d6a4ed3c55d6a69d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6e7b852e640d60d6a4ed3c55d6a69d0">&#9670;&nbsp;</a></span>LID4_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LID4_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2d300e67257e1d4badb0c25450161db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d300e67257e1d4badb0c25450161db">&#9670;&nbsp;</a></span>LID5_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LID5_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d39b51c3bee4a389dae20392f4c295e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d39b51c3bee4a389dae20392f4c295e">&#9670;&nbsp;</a></span>LID6_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LID6_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14cef62dc65ae063f0b9de2ab1a26971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14cef62dc65ae063f0b9de2ab1a26971">&#9670;&nbsp;</a></span>LID7_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LID7_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29619fc5578efafe5d3426631ac9636b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29619fc5578efafe5d3426631ac9636b">&#9670;&nbsp;</a></span>LINK_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LINK_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Link enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72963ecc3913cf18cbf3e1fc4b6459aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72963ecc3913cf18cbf3e1fc4b6459aa">&#9670;&nbsp;</a></span>LINK_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LINK_MODE&#160;&#160;&#160;(1 &lt;&lt; 3) /* Link mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadcef7235c5b4c364d4ef3fa9d21be2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadcef7235c5b4c364d4ef3fa9d21be2e">&#9670;&nbsp;</a></span>LMFC_DELAY_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LMFC_DELAY_0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* LMFC delay: Link 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69fce1175e2bd042e7ca7f0b6e836955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69fce1175e2bd042e7ca7f0b6e836955">&#9670;&nbsp;</a></span>LMFC_DELAY_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LMFC_DELAY_1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* LMFC delay: Link 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af048b938081f5642fa69ea932a304843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af048b938081f5642fa69ea932a304843">&#9670;&nbsp;</a></span>LMFC_VAR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LMFC_VAR_0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Location in RX LMFC where JESD words are read out from buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d2a5cc0eae934fa4d2e4de92cbced44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d2a5cc0eae934fa4d2e4de92cbced44">&#9670;&nbsp;</a></span>LMFC_VAR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LMFC_VAR_1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Location in RX LMFC where JESD words are read out from buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dbb0de6e093feebbe3ca5724697bfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dbb0de6e093feebbe3ca5724697bfab">&#9670;&nbsp;</a></span>LO_DIV_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LO_DIV_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Logen_Division */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54832daf568460d9677048155e26ab5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54832daf568460d9677048155e26ab5e">&#9670;&nbsp;</a></span>LOCAL_AVRG_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCAL_AVRG_CNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Local avg terminal count */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5811613d98580676f67f0dde8125433e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5811613d98580676f67f0dde8125433e">&#9670;&nbsp;</a></span>LSBFIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSBFIRST&#160;&#160;&#160;(1 &lt;&lt; 1) /* LSB First */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fab5edc69d6665de2d0ccbc297a14e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fab5edc69d6665de2d0ccbc297a14e1">&#9670;&nbsp;</a></span>LSBFIRST_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSBFIRST_M&#160;&#160;&#160;(1 &lt;&lt; 6) /* LSB First (Mirror) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac227cb01a089e10ab580d4f1cc0705a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac227cb01a089e10ab580d4f1cc0705a0">&#9670;&nbsp;</a></span>MODULATION_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULATION_TYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* selects type of modulation operation */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8995c58f0eadfb8e9301a203a5de6550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8995c58f0eadfb8e9301a203a5de6550">&#9670;&nbsp;</a></span>MODULATION_TYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULATION_TYPE_MASK&#160;&#160;&#160;(0x03 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30627c6ed0355c3b05334669859ded21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30627c6ed0355c3b05334669859ded21">&#9670;&nbsp;</a></span>MSB_GLOBAL_SUBAVG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSB_GLOBAL_SUBAVG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Local Averages for MSB in Global Calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7323f704a87e62ea74bdd69e9e1592f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7323f704a87e62ea74bdd69e9e1592f">&#9670;&nbsp;</a></span>MSB_SWEEP_ERR_DAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSB_SWEEP_ERR_DAC&#160;&#160;&#160;(1 &lt;&lt; 0) /* MSB sweep failed */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a721df7169cd8d86af9655aea814e9cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721df7169cd8d86af9655aea814e9cce">&#9670;&nbsp;</a></span>N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define N</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1ac5bd2f79eb5f4e757936f1a5d5565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ac5bd2f79eb5f4e757936f1a5d5565">&#9670;&nbsp;</a></span>N_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define N_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a375be6fc6a24496e12e320d6b50b55cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a375be6fc6a24496e12e320d6b50b55cf">&#9670;&nbsp;</a></span>NCOCLRARM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NCOCLRARM&#160;&#160;&#160;(1 &lt;&lt; 7) /* Arm NCO Clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54f734ad18b4877b76534afbd15d7398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54f734ad18b4877b76534afbd15d7398">&#9670;&nbsp;</a></span>NCOCLRFAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NCOCLRFAIL&#160;&#160;&#160;(1 &lt;&lt; 3) /* NCO Clear FAILed */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70a828daa75b14d94d09320c8f61e364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70a828daa75b14d94d09320c8f61e364">&#9670;&nbsp;</a></span>NCOCLRMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NCOCLRMODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* NCO Clear Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37ea8bab3f9cd7c932403ec2da30b832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ea8bab3f9cd7c932403ec2da30b832">&#9670;&nbsp;</a></span>NCOCLRMTCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NCOCLRMTCH&#160;&#160;&#160;(1 &lt;&lt; 5) /* NCO Clear Data Match */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cb450286f48adf1ec330eee7fb36ef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb450286f48adf1ec330eee7fb36ef5">&#9670;&nbsp;</a></span>NCOCLRPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NCOCLRPASS&#160;&#160;&#160;(1 &lt;&lt; 4) /* NCO Clear PASSed */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcfd4d977c5de1a80858dbe71fb2eefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcfd4d977c5de1a80858dbe71fb2eefc">&#9670;&nbsp;</a></span>NIT_DIS_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIT_DIS_S&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a148fec9791b2b875916538f3067cdb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148fec9791b2b875916538f3067cdb98">&#9670;&nbsp;</a></span>NITD_FLAG_OR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NITD_FLAG_OR_MASK&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e60430847056431a5ef70fc25270afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e60430847056431a5ef70fc25270afb">&#9670;&nbsp;</a></span>NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a5718bc4f8808b009dbefe5bafe4f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5718bc4f8808b009dbefe5bafe4f75">&#9670;&nbsp;</a></span>NP_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NP_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f0eedc06f5d8c7e2de43d192c91ab14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f0eedc06f5d8c7e2de43d192c91ab14">&#9670;&nbsp;</a></span>PA_AVG_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_AVG_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Set power average time */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dd507216006d327d4c3b67b662a179d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dd507216006d327d4c3b67b662a179d">&#9670;&nbsp;</a></span>PA_BUS_SWAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_BUS_SWAP&#160;&#160;&#160;(1 &lt;&lt; 6) /* Swap channelA or channelB databus for power calculation */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03d8a3cfd38ec5b486574866d25e7160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03d8a3cfd38ec5b486574866d25e7160">&#9670;&nbsp;</a></span>PA_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_ENABLE&#160;&#160;&#160;(1 &lt;&lt; 7) /* 1 = Enable average power calculation and error detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac75667dd09b742b3943904a4ac7a0a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac75667dd09b742b3943904a4ac7a0a62">&#9670;&nbsp;</a></span>PA_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_FALL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* PA fall control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c6d1f8cc3707a6997129aa727e5feb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6d1f8cc3707a6997129aa727e5feb5">&#9670;&nbsp;</a></span>PA_POWER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_POWER_MSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* average power bus = I^2+Q^2 (I/Q use 6MSB of databus) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3a6f45a4c49945f723cfecc108f42c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a6f45a4c49945f723cfecc108f42c3">&#9670;&nbsp;</a></span>PA_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_RISE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* PA rises control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23458baa04c9f3da4b1ef279de95b7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23458baa04c9f3da4b1ef279de95b7f8">&#9670;&nbsp;</a></span>PA_THRESH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_THRESH_MSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Average power threshold for comparison. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d0f6366cef4b3fb0f101908bed7f717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d0f6366cef4b3fb0f101908bed7f717">&#9670;&nbsp;</a></span>PAGEINDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGEINDX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Page or Index Pointer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a710c1033b354d5a57e8602d2c2b0d261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710c1033b354d5a57e8602d2c2b0d261">&#9670;&nbsp;</a></span>PD_BG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD_BG&#160;&#160;&#160;(1 &lt;&lt; 7) /* Reference PowerDown */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e0c2462054a74dc056347558c3968a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e0c2462054a74dc056347558c3968a1">&#9670;&nbsp;</a></span>PD_CLK01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD_CLK01&#160;&#160;&#160;(1 &lt;&lt; 7) /* Powerdown clock for Dual A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ed1cb02ce64639691491f34b68e4eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ed1cb02ce64639691491f34b68e4eb1">&#9670;&nbsp;</a></span>PD_CLK23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD_CLK23&#160;&#160;&#160;(1 &lt;&lt; 6) /* Powerdown clock for Dual B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a113d813d1ae3085a7b0ce77c76a06c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a113d813d1ae3085a7b0ce77c76a06c41">&#9670;&nbsp;</a></span>PD_CLK_DIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD_CLK_DIG&#160;&#160;&#160;(1 &lt;&lt; 5) /* Powerdown clocks to all DACs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeefefd21c5fdbe8f5e7605d621798d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeefefd21c5fdbe8f5e7605d621798d90">&#9670;&nbsp;</a></span>PD_CLK_REC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD_CLK_REC&#160;&#160;&#160;(1 &lt;&lt; 3) /* Clock reciever powerdown */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27ef2c775cf92e242127e1938e2fc2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ef2c775cf92e242127e1938e2fc2e2">&#9670;&nbsp;</a></span>PD_DAC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD_DAC_0&#160;&#160;&#160;(1 &lt;&lt; 6) /* PD Ichannel DAC 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a163e54a2fe2c49297500d6d17aa2b68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a163e54a2fe2c49297500d6d17aa2b68c">&#9670;&nbsp;</a></span>PD_DAC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD_DAC_1&#160;&#160;&#160;(1 &lt;&lt; 5) /* PD Qchannel DAC 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9f5f02b8dba2141a2088f5eb4af591f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f5f02b8dba2141a2088f5eb4af591f">&#9670;&nbsp;</a></span>PD_DAC_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD_DAC_2&#160;&#160;&#160;(1 &lt;&lt; 4) /* PD Ichannel DAC 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c3173d42c7ae5a1bdf594f19fcf5e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c3173d42c7ae5a1bdf594f19fcf5e58">&#9670;&nbsp;</a></span>PD_DAC_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD_DAC_3&#160;&#160;&#160;(1 &lt;&lt; 3) /* PD Qchannel DAC 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac73cd41f0d25ec7d9fa37eaf11341788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac73cd41f0d25ec7d9fa37eaf11341788">&#9670;&nbsp;</a></span>PD_DACM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD_DACM&#160;&#160;&#160;(1 &lt;&lt; 2) /* PD Dac master Bias */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4208200c4546059abb077b539682361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4208200c4546059abb077b539682361">&#9670;&nbsp;</a></span>PD_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD_PCLK&#160;&#160;&#160;(1 &lt;&lt; 4) /* Cal reference/Serdes PLL clock powerdown */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22e30541a22aede259ba942175497d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e30541a22aede259ba942175497d31">&#9670;&nbsp;</a></span>PD_SYSREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD_SYSREF&#160;&#160;&#160;(1 &lt;&lt; 4) /* Powerdown <a class="el" href="t__ad9528_8h.html#acdc723dfce0e71ec519692c8256d9025af2edc19cf35e085cd843d7df37987b08">SYSREF</a> buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ce960a8fcd6dabca0d7451867a868f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce960a8fcd6dabca0d7451867a868f3">&#9670;&nbsp;</a></span>PHADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHADJ&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a9e8972c957fcebde596d7c3280564e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a9e8972c957fcebde596d7c3280564e">&#9670;&nbsp;</a></span>PHADJ_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHADJ_RD&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab409c75a06fd655b0f1d335152ee0a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab409c75a06fd655b0f1d335152ee0a2e">&#9670;&nbsp;</a></span>PHASE_ADJ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHASE_ADJ_ENABLE&#160;&#160;&#160;(1 &lt;&lt; 4) /* 1 = Enable phase compensation */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed015725a4f7259316f87b925a3d30ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed015725a4f7259316f87b925a3d30ae">&#9670;&nbsp;</a></span>PHY_PRBS_PAT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_PRBS_PAT_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* PHY <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> pattern select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3478ea1a6791e6a47ec4fc30f61603a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3478ea1a6791e6a47ec4fc30f61603a0">&#9670;&nbsp;</a></span>PHY_SRC_ERR_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_SRC_ERR_CNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* PHY error count source */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07b4bf935318ac0492f123521d179a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b4bf935318ac0492f123521d179a36">&#9670;&nbsp;</a></span>PHY_TEST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_TEST_RESET&#160;&#160;&#160;(1 &lt;&lt; 0) /* PHY <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> test reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac399bc537870041549637ce8c11ef153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac399bc537870041549637ce8c11ef153">&#9670;&nbsp;</a></span>PHY_TEST_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_TEST_START&#160;&#160;&#160;(1 &lt;&lt; 1) /* PHY <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> test start */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64c643fd2411f0d9b2978cf1d79dc9c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c643fd2411f0d9b2978cf1d79dc9c6">&#9670;&nbsp;</a></span>PRBS_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRBS_EN&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> Checker */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af25d4e152966ea3933deb26917ac4e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25d4e152966ea3933deb26917ac4e01">&#9670;&nbsp;</a></span>PRBS_GOOD_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRBS_GOOD_I&#160;&#160;&#160;(1 &lt;&lt; 6) /* Good data indicator real channel */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22d3478726a5f5d7bab578ae0d1d827c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d3478726a5f5d7bab578ae0d1d827c">&#9670;&nbsp;</a></span>PRBS_GOOD_Q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRBS_GOOD_Q&#160;&#160;&#160;(1 &lt;&lt; 7) /* Good data indicator imaginary channel */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd4e06477e810991cab68f075c1856a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4e06477e810991cab68f075c1856a0">&#9670;&nbsp;</a></span>PRBS_INV_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRBS_INV_I&#160;&#160;&#160;(1 &lt;&lt; 3) /* Data Inversion real channel */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7de0b387f1d772ec407b6448c598fbfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7de0b387f1d772ec407b6448c598fbfa">&#9670;&nbsp;</a></span>PRBS_INV_Q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRBS_INV_Q&#160;&#160;&#160;(1 &lt;&lt; 4) /* Data Inversion imaginary channel */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff6480887e847bbd326465c8454d114a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6480887e847bbd326465c8454d114a">&#9670;&nbsp;</a></span>PRBS_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRBS_MODE&#160;&#160;&#160;(1 &lt;&lt; 2) /* Polynomial Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97430a8d8ea08d45c8da8b30262d60f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97430a8d8ea08d45c8da8b30262d60f0">&#9670;&nbsp;</a></span>PRBS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRBS_RESET&#160;&#160;&#160;(1 &lt;&lt; 1) /* Reset Error Counters */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11d643c111a369d6e5782e97f1c91513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11d643c111a369d6e5782e97f1c91513">&#9670;&nbsp;</a></span>PROD_GRADE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROD_GRADE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Product Grade */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab569c7ec3510397008313f1680894050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab569c7ec3510397008313f1680894050">&#9670;&nbsp;</a></span>PROTECT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROTECT_MODE&#160;&#160;&#160;(1 &lt;&lt; 7) /* PROTECT_MODE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c00bd16e1d4f47a6ab2f737ac36355c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c00bd16e1d4f47a6ab2f737ac36355c">&#9670;&nbsp;</a></span>QDAC_DIG_GAIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QDAC_DIG_GAIN1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* MSB of Q DAC digital gain */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a970cb5e119f14eec68c56f84c16ba5d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970cb5e119f14eec68c56f84c16ba5d1">&#9670;&nbsp;</a></span>QPATH_DC_OFFSET_2PART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QPATH_DC_OFFSET_2PART</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* second part of DC Offset value for Q path */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2cef8dc1ef4a3a3817d0e1c87f02cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2cef8dc1ef4a3a3817d0e1c87f02cc9">&#9670;&nbsp;</a></span>QUETESTERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUETESTERR&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5e9b7c8971d1a97eb71fbb6eea3ad32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e9b7c8971d1a97eb71fbb6eea3ad32">&#9670;&nbsp;</a></span>REF_CURRENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REF_CURRENT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 1) /* REF_CURRENT */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addbb7a40b9b440aeb073b710324786e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addbb7a40b9b440aeb073b710324786e5">&#9670;&nbsp;</a></span>REF_DIVRATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REF_DIVRATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Reference Clock Division Ratio */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad15cb11ce7a89ff9ec8a926b25cb24a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad15cb11ce7a89ff9ec8a926b25cb24a9">&#9670;&nbsp;</a></span>REFBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFBUSY&#160;&#160;&#160;(1 &lt;&lt; 7) /* Sync Machine Busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88b1f164cc6d07560144c11d8f07eedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88b1f164cc6d07560144c11d8f07eedc">&#9670;&nbsp;</a></span>REFLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFLOCK&#160;&#160;&#160;(1 &lt;&lt; 3) /* Sync Alignment Locked */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8d053ca22aebdd1059cae06c08d152b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8d053ca22aebdd1059cae06c08d152b">&#9670;&nbsp;</a></span>REFROTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFROTA&#160;&#160;&#160;(1 &lt;&lt; 2) /* Sync Rotated */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a823ba269133074a1e629ee4f1e19d3f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823ba269133074a1e629ee4f1e19d3f2">&#9670;&nbsp;</a></span>REFTRIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFTRIP&#160;&#160;&#160;(1 &lt;&lt; 0) /* Sync Tripped after Arming */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a2a72b7f8258808ca0de1024a246732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a2a72b7f8258808ca0de1024a246732">&#9670;&nbsp;</a></span>REFWLIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFWLIM&#160;&#160;&#160;(1 &lt;&lt; 1) /* Sync Alignment Limit Range */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b2e39473105fbdc378fd9675db936b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b2e39473105fbdc378fd9675db936b3">&#9670;&nbsp;</a></span>REG_ASPI_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ASPI_CLKSRC&#160;&#160;&#160;0x1ED /* Analog Spi clock source for PD machines */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3368864de6259c54fa43d3edd56670a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3368864de6259c54fa43d3edd56670a">&#9670;&nbsp;</a></span>REG_ASPI_SPARE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ASPI_SPARE0&#160;&#160;&#160;0x1C6 /* Spare Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af12cd97f5770b78d43d5b7fd26db2bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af12cd97f5770b78d43d5b7fd26db2bc1">&#9670;&nbsp;</a></span>REG_ASPI_SPARE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ASPI_SPARE1&#160;&#160;&#160;0x1C7 /* Spare Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac620543f0d3c6ef244eb0269735c9bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac620543f0d3c6ef244eb0269735c9bdd">&#9670;&nbsp;</a></span>REG_ATEST_VOLTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ATEST_VOLTS&#160;&#160;&#160;0x1EC /* Analog Test Voltage Extraction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac88f5545aed5536b0c4abcca7746cca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac88f5545aed5536b0c4abcca7746cca3">&#9670;&nbsp;</a></span>REG_BADDISPARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_BADDISPARITY&#160;&#160;&#160;0x46D /* Reg 109 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5305be41e2afdb3f1d8d9788ffe2c1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5305be41e2afdb3f1d8d9788ffe2c1b8">&#9670;&nbsp;</a></span>REG_BID_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_BID_REG&#160;&#160;&#160;0x401 /* Reg 1 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0e4959f0ed46f4a6c2a6dbc8dd82768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e4959f0ed46f4a6c2a6dbc8dd82768">&#9670;&nbsp;</a></span>REG_BLSM_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_BLSM_CTRL&#160;&#160;&#160;0x146 /* Blanking SM control and func */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8579ec53502a5d6b5db8ac9e9b967c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8579ec53502a5d6b5db8ac9e9b967c7">&#9670;&nbsp;</a></span>REG_BLSM_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_BLSM_STAT&#160;&#160;&#160;0x147 /* Blanking SM control and func */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7a1e37c81bd117cab102b5892598628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7a1e37c81bd117cab102b5892598628">&#9670;&nbsp;</a></span>REG_CAL_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_ADDR&#160;&#160;&#160;0x0EA /* Calibration DAC Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8bc537468c2616b6dc6c736aab78dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8bc537468c2616b6dc6c736aab78dac">&#9670;&nbsp;</a></span>REG_CAL_AVG_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_AVG_CNT&#160;&#160;&#160;0x0E6 /* CAL DAC Number of averages */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aaa9f5de044a2f7626b711762540993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aaa9f5de044a2f7626b711762540993">&#9670;&nbsp;</a></span>REG_CAL_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_CLKDIV&#160;&#160;&#160;0x0E7 /* Calibration DAC clock divide */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a410b1790c6facb7f8354ae18b2eb2f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a410b1790c6facb7f8354ae18b2eb2f94">&#9670;&nbsp;</a></span>REG_CAL_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_CTRL&#160;&#160;&#160;0x0E9 /* Calibration DAC Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b8b0a137da4cec96533c75870bce5b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8b0a137da4cec96533c75870bce5b4">&#9670;&nbsp;</a></span>REG_CAL_CTRL_GLOBAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_CTRL_GLOBAL&#160;&#160;&#160;0x0E2 /* Global Calibration DAC Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9cd3f855afe6a2ddd62cb175bc5212e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9cd3f855afe6a2ddd62cb175bc5212e">&#9670;&nbsp;</a></span>REG_CAL_DAC_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_DAC_ERR&#160;&#160;&#160;0x0E0 /* Report DAC Cal errors */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a337f659c541b7a2a6bea74af27e3babf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337f659c541b7a2a6bea74af27e3babf">&#9670;&nbsp;</a></span>REG_CAL_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_DATA&#160;&#160;&#160;0x0EB /* Calibration DAC Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35b8a557aac60e46d02e1b8481c544bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b8a557aac60e46d02e1b8481c544bd">&#9670;&nbsp;</a></span>REG_CAL_INDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_INDX&#160;&#160;&#160;0x0E8 /* Calibration DAC Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af38b83e0921e41bf9347fa92eb09683d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af38b83e0921e41bf9347fa92eb09683d">&#9670;&nbsp;</a></span>REG_CAL_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_INIT&#160;&#160;&#160;0x0ED /* Calibration init */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba9dd84b0224832bb889e3cdb2d17d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9dd84b0224832bb889e3cdb2d17d42">&#9670;&nbsp;</a></span>REG_CAL_MSB_THRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_MSB_THRES&#160;&#160;&#160;0x0E1 /* MSB sweep Threshold definition */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac748c2803ba789b142f34f2b0a660047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac748c2803ba789b142f34f2b0a660047">&#9670;&nbsp;</a></span>REG_CAL_MSBHILVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_MSBHILVL&#160;&#160;&#160;0x0E3 /* High Level for MSB level compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4480d781ff92ffc6e27e55329d49ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4480d781ff92ffc6e27e55329d49ffc">&#9670;&nbsp;</a></span>REG_CAL_MSBLOLVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_MSBLOLVL&#160;&#160;&#160;0x0E4 /* Low Level for MSB level compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a189ab83a5ebf29b5b5a2bca67c23c873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a189ab83a5ebf29b5b5a2bca67c23c873">&#9670;&nbsp;</a></span>REG_CAL_THRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_THRESH&#160;&#160;&#160;0x0E5 /* TAC Threshold definition */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac546373ede4202d93323618fca23deec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac546373ede4202d93323618fca23deec">&#9670;&nbsp;</a></span>REG_CAL_UPDATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CAL_UPDATE&#160;&#160;&#160;0x0EC /* Calibration DAC Write Update */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7c473a3352ff03ed9c88aa0bc1837a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c473a3352ff03ed9c88aa0bc1837a8">&#9670;&nbsp;</a></span>REG_CDR_OPERATING_MODE_REG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CDR_OPERATING_MODE_REG_0&#160;&#160;&#160;0x230 /* Clock and data recovery operating modes */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af630600b72ffa350e8bb72313c67cc2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af630600b72ffa350e8bb72313c67cc2c">&#9670;&nbsp;</a></span>REG_CDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CDR_RESET&#160;&#160;&#160;0x206 /* CDR Reset control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f9a743d83bca8c0a8fa1c2fb6607b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9a743d83bca8c0a8fa1c2fb6607b07">&#9670;&nbsp;</a></span>REG_CHECKSUM1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CHECKSUM1_REG&#160;&#160;&#160;0x415 /* Reg 19 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8813a0f6888aef4b7de54dcb3558400e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8813a0f6888aef4b7de54dcb3558400e">&#9670;&nbsp;</a></span>REG_CHECKSUM2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CHECKSUM2_REG&#160;&#160;&#160;0x41D /* Reg 29 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9985e73ff8b48c45e284313b942b8abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9985e73ff8b48c45e284313b942b8abb">&#9670;&nbsp;</a></span>REG_CHECKSUM3_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CHECKSUM3_REG&#160;&#160;&#160;0x425 /* Reg 37 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab6aa081f885f9961593bb0d37eca8e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab6aa081f885f9961593bb0d37eca8e6">&#9670;&nbsp;</a></span>REG_CHECKSUM4_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CHECKSUM4_REG&#160;&#160;&#160;0x42D /* Reg 37 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad437965a92c99c8a7fa0b169d1188d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad437965a92c99c8a7fa0b169d1188d34">&#9670;&nbsp;</a></span>REG_CHECKSUM5_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CHECKSUM5_REG&#160;&#160;&#160;0x435 /* Reg 37 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d19a23dea5ab34a3d564a6f073efab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d19a23dea5ab34a3d564a6f073efab4">&#9670;&nbsp;</a></span>REG_CHECKSUM6_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CHECKSUM6_REG&#160;&#160;&#160;0x43D /* Reg 37 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa2cf3a4982f0fd52fd12e2c4930af37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa2cf3a4982f0fd52fd12e2c4930af37">&#9670;&nbsp;</a></span>REG_CHECKSUM7_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CHECKSUM7_REG&#160;&#160;&#160;0x445 /* Reg 37 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe38bc03b003db0b602b647871687850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe38bc03b003db0b602b647871687850">&#9670;&nbsp;</a></span>REG_CHECKSUM_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CHECKSUM_REG&#160;&#160;&#160;0x40D /* Reg 13 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a210d9d5f7074b11fbd5f6a09b928c8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a210d9d5f7074b11fbd5f6a09b928c8bf">&#9670;&nbsp;</a></span>REG_CLK_TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CLK_TEST&#160;&#160;&#160;0x1EB /* Clock related control signaling */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26fcc78e81db3a154bddb3234922bf22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26fcc78e81db3a154bddb3234922bf22">&#9670;&nbsp;</a></span>REG_CLKCFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CLKCFG0&#160;&#160;&#160;0x080 /* Clock Configuration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71eafe36bd22a0f77d4acf095d82bd5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71eafe36bd22a0f77d4acf095d82bd5b">&#9670;&nbsp;</a></span>REG_COARSE_GROUP_DLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_COARSE_GROUP_DLY&#160;&#160;&#160;0x014 /* Coarse Group Delay Adjustment */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73b7b49e4e94cb383f26cb59ef7a80d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b7b49e4e94cb383f26cb59ef7a80d7">&#9670;&nbsp;</a></span>REG_CODEGRPSYNCFLG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CODEGRPSYNCFLG&#160;&#160;&#160;0x470 /* Reg 112 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36b97838272c29a92559be7a199a4d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36b97838272c29a92559be7a199a4d94">&#9670;&nbsp;</a></span>REG_COMPSUM0_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_COMPSUM0_REG&#160;&#160;&#160;0x40E /* Reg 14 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b905d2a60f5e361cc15feeaf43d2622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b905d2a60f5e361cc15feeaf43d2622">&#9670;&nbsp;</a></span>REG_COMPSUM1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_COMPSUM1_REG&#160;&#160;&#160;0x416 /* Reg 22 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade702a731c1cbb794a4944fb042cfbb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade702a731c1cbb794a4944fb042cfbb4">&#9670;&nbsp;</a></span>REG_COMPSUM2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_COMPSUM2_REG&#160;&#160;&#160;0x41E /* Reg 30 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5d445534b8ef09bf0feb2f57ec20a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d445534b8ef09bf0feb2f57ec20a4b">&#9670;&nbsp;</a></span>REG_COMPSUM3_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_COMPSUM3_REG&#160;&#160;&#160;0x426 /* Reg 38 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9addd1e9d48df0fa863f39f9c6604e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9addd1e9d48df0fa863f39f9c6604e6c">&#9670;&nbsp;</a></span>REG_COMPSUM4_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_COMPSUM4_REG&#160;&#160;&#160;0x42E /* Reg 38 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a010a12ad0b2b7ceff412de7fa7765984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a010a12ad0b2b7ceff412de7fa7765984">&#9670;&nbsp;</a></span>REG_COMPSUM5_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_COMPSUM5_REG&#160;&#160;&#160;0x436 /* Reg 38 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a413231b2832aeed404ff1a514893dd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413231b2832aeed404ff1a514893dd19">&#9670;&nbsp;</a></span>REG_COMPSUM6_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_COMPSUM6_REG&#160;&#160;&#160;0x43E /* Reg 38 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3309ad79fc51a13b24812e217945342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3309ad79fc51a13b24812e217945342">&#9670;&nbsp;</a></span>REG_COMPSUM7_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_COMPSUM7_REG&#160;&#160;&#160;0x446 /* Reg 38 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c26d04535da6a98d8336e31695b584c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c26d04535da6a98d8336e31695b584c">&#9670;&nbsp;</a></span>REG_CONFIG_REG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CONFIG_REG3&#160;&#160;&#160;0x232 /* SERDES interface configuration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abebf106a166abca2505905ce649da052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abebf106a166abca2505905ce649da052">&#9670;&nbsp;</a></span>REG_CS_N_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CS_N_REG&#160;&#160;&#160;0x407 /* Reg 7 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f47274986c8dfba0df810aaf57d6996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f47274986c8dfba0df810aaf57d6996">&#9670;&nbsp;</a></span>REG_CTRLREG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CTRLREG1&#160;&#160;&#160;0x476 /* Reg 118 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c4591aad87d118af5ded6d76dfaa64f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c4591aad87d118af5ded6d76dfaa64f">&#9670;&nbsp;</a></span>REG_CTRLREG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CTRLREG2&#160;&#160;&#160;0x477 /* Reg 119 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ed864111caf6f386ece0aaca5f9dff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ed864111caf6f386ece0aaca5f9dff7">&#9670;&nbsp;</a></span>REG_DACCPCNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACCPCNTRL&#160;&#160;&#160;0x08A /* Charge Pump/Cntrl Voltage */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94a6e1b427705954e29fc363ec406b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a6e1b427705954e29fc363ec406b54">&#9670;&nbsp;</a></span>REG_DACGAIN0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACGAIN0_0&#160;&#160;&#160;0x041 /* LSBs of Full Scale Adjust DAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a434a83f5cc407208d0b2f65da5ce8110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434a83f5cc407208d0b2f65da5ce8110">&#9670;&nbsp;</a></span>REG_DACGAIN0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACGAIN0_1&#160;&#160;&#160;0x040 /* MSBs of Full Scale Adjust DAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a741461e62e462aac6b175bafaf4816e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741461e62e462aac6b175bafaf4816e4">&#9670;&nbsp;</a></span>REG_DACGAIN1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACGAIN1_0&#160;&#160;&#160;0x043 /* LSBs of Full Scale Adjust DAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3de71a823a60065bff3af0fb75a0c39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de71a823a60065bff3af0fb75a0c39a">&#9670;&nbsp;</a></span>REG_DACGAIN1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACGAIN1_1&#160;&#160;&#160;0x042 /* MSBs of Full Scale Adjust DAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec6a68a044a33adf0c57261e5b5ad8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec6a68a044a33adf0c57261e5b5ad8b1">&#9670;&nbsp;</a></span>REG_DACGAIN2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACGAIN2_0&#160;&#160;&#160;0x045 /* LSBs of Full Scale Adjust DAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a574a5ca11fe5f591994f7a3e277b16da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a574a5ca11fe5f591994f7a3e277b16da">&#9670;&nbsp;</a></span>REG_DACGAIN2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACGAIN2_1&#160;&#160;&#160;0x044 /* MSBs of Full Scale Adjust DAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fe0c243ac50b85ea8665305bcd1663f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe0c243ac50b85ea8665305bcd1663f">&#9670;&nbsp;</a></span>REG_DACGAIN3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACGAIN3_0&#160;&#160;&#160;0x047 /* LSBs of Full Scale Adjust DAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae23df455e76ccaa3a89de84a5b1da36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae23df455e76ccaa3a89de84a5b1da36">&#9670;&nbsp;</a></span>REG_DACGAIN3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACGAIN3_1&#160;&#160;&#160;0x046 /* MSBs of Full Scale Adjust DAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad78dbb6b0c16b235d83f5e822cec5750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78dbb6b0c16b235d83f5e822cec5750">&#9670;&nbsp;</a></span>REG_DACINTEGERWORD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACINTEGERWORD0&#160;&#160;&#160;0x085 /* Feedback divider tuning word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10ddbe683cd94b9cee42f7c5b9ee928e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ddbe683cd94b9cee42f7c5b9ee928e">&#9670;&nbsp;</a></span>REG_DACLDOCNTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACLDOCNTRL1&#160;&#160;&#160;0x08C /* LDO Control1 + Reference Divider */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf10702de04abb4b3a0b934b27650741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf10702de04abb4b3a0b934b27650741">&#9670;&nbsp;</a></span>REG_DACLOGENCNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACLOGENCNTRL&#160;&#160;&#160;0x08B /* Logen Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6d411e5e30327314e4209b07248c0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6d411e5e30327314e4209b07248c0a4">&#9670;&nbsp;</a></span>REG_DACLOOPFILT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACLOOPFILT1&#160;&#160;&#160;0x087 /* <a class="el" href="ad9361_8h.html#a815fe638a44110df4f417a91a1a1c13b">C1</a> and <a class="el" href="ad9361_8h.html#ad5edeb79915adeea5db828f37a83d310">C2</a> control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a630179a92c1f3c915962d5b7f202eed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a630179a92c1f3c915962d5b7f202eed5">&#9670;&nbsp;</a></span>REG_DACLOOPFILT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACLOOPFILT2&#160;&#160;&#160;0x088 /* <a class="el" href="ad9361_8h.html#a514570352784e6a1c5b3fbea20bdda16">R1</a> and C3 control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a595e7d9f630870b56b8fd8b067eeb4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a595e7d9f630870b56b8fd8b067eeb4af">&#9670;&nbsp;</a></span>REG_DACLOOPFILT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACLOOPFILT3&#160;&#160;&#160;0x089 /* Bypass and <a class="el" href="ad9361_8h.html#adbc315390eb210731db4704d1b33095d">R2</a> control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a75c7fd9975fc4db88f6599de2f12e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a75c7fd9975fc4db88f6599de2f12e4">&#9670;&nbsp;</a></span>REG_DACOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACOFF&#160;&#160;&#160;0x12C /* DAC Shutdown Source */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c2135c22547f968fd120d1d51ef86a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c2135c22547f968fd120d1d51ef86a7">&#9670;&nbsp;</a></span>REG_DACOUT_ON_DOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACOUT_ON_DOWN&#160;&#160;&#160;0x125 /* DAC out down control and on trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45b95010c2cf44ade426740e71059dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45b95010c2cf44ade426740e71059dd1">&#9670;&nbsp;</a></span>REG_DACPLLCNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACPLLCNTRL&#160;&#160;&#160;0x083 /* Top Level Control DAC Clock PLL */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fa8258c1186ddedeb2122d4fd244f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa8258c1186ddedeb2122d4fd244f24">&#9670;&nbsp;</a></span>REG_DACPLLSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACPLLSTATUS&#160;&#160;&#160;0x084 /* DAC PLL Status Bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27336f9e6a4de127aac4017930e21642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27336f9e6a4de127aac4017930e21642">&#9670;&nbsp;</a></span>REG_DACPLLT17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACPLLT17&#160;&#160;&#160;0x1C4 /* Varactor Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87a4f85a75750a6840417d35bc5299f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a4f85a75750a6840417d35bc5299f5">&#9670;&nbsp;</a></span>REG_DACPLLT18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACPLLT18&#160;&#160;&#160;0x1C5 /* Varactor Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb751c1dfec1017a4f87234e5c6673ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb751c1dfec1017a4f87234e5c6673ed">&#9670;&nbsp;</a></span>REG_DACPLLT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACPLLT5&#160;&#160;&#160;0x1B5 /* ALC/Varactor control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e3835ff607994220a208a6728099ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e3835ff607994220a208a6728099ad9">&#9670;&nbsp;</a></span>REG_DACPLLTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACPLLTB&#160;&#160;&#160;0x1BB /* VCO Bias Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67a45ede3ec11d1f69d8c7b0263d58ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67a45ede3ec11d1f69d8c7b0263d58ec">&#9670;&nbsp;</a></span>REG_DACPLLTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACPLLTD&#160;&#160;&#160;0x1BD /* VCO Cal control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dea9785d4756aaf2db57e2029f03099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dea9785d4756aaf2db57e2029f03099">&#9670;&nbsp;</a></span>REG_DATA_FORMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DATA_FORMAT&#160;&#160;&#160;0x110 /* Data format */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07893a7e5621ca5c611395ef5ab52b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07893a7e5621ca5c611395ef5ab52b46">&#9670;&nbsp;</a></span>REG_DATA_PATH_FLUSH_COUNT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DATA_PATH_FLUSH_COUNT0&#160;&#160;&#160;0x12D /* Data path flush counter LSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0acacbfdc29b1c58c4c8c46958c4e3e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0acacbfdc29b1c58c4c8c46958c4e3e3">&#9670;&nbsp;</a></span>REG_DATA_PATH_FLUSH_COUNT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DATA_PATH_FLUSH_COUNT1&#160;&#160;&#160;0x12E /* Data path flush counter MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a293c27e3896a099715782d8b5ceb006c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a293c27e3896a099715782d8b5ceb006c">&#9670;&nbsp;</a></span>REG_DATAPATH_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DATAPATH_CTRL&#160;&#160;&#160;0x111 /* Datapath Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7fa4dafafea453d58298295593a99ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7fa4dafafea453d58298295593a99ee">&#9670;&nbsp;</a></span>REG_DC_OFFSET_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DC_OFFSET_CTRL&#160;&#160;&#160;0x135 /* DC Offset Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85b441443e7f2566079833b49f4f806f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b441443e7f2566079833b49f4f806f">&#9670;&nbsp;</a></span>REG_DECODE_CTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DECODE_CTRL0&#160;&#160;&#160;0x04B /* Decoder Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87e7506fb897cc4bda4dfe2a744a03c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e7506fb897cc4bda4dfe2a744a03c6">&#9670;&nbsp;</a></span>REG_DECODE_CTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DECODE_CTRL1&#160;&#160;&#160;0x04C /* Decoder Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d02a871257b6349332194d6ce445f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d02a871257b6349332194d6ce445f6e">&#9670;&nbsp;</a></span>REG_DECODE_CTRL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DECODE_CTRL2&#160;&#160;&#160;0x04D /* Decoder Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8be814945e99f05295144fa06db22c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8be814945e99f05295144fa06db22c4">&#9670;&nbsp;</a></span>REG_DECODE_CTRL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DECODE_CTRL3&#160;&#160;&#160;0x04E /* Decoder Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a512bd8da2edb6dd30fc9f3a7bc146cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512bd8da2edb6dd30fc9f3a7bc146cea">&#9670;&nbsp;</a></span>REG_DEV_CONFIG_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DEV_CONFIG_10&#160;&#160;&#160;0x2AB /* SERDES interface termination settings */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e90279a8a72e5a31806ba2daa02b2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e90279a8a72e5a31806ba2daa02b2a6">&#9670;&nbsp;</a></span>REG_DEV_CONFIG_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DEV_CONFIG_11&#160;&#160;&#160;0x2B1 /* SERDES interface termination settings */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ec47a320699cd4ebab5fa35b4997a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec47a320699cd4ebab5fa35b4997a62">&#9670;&nbsp;</a></span>REG_DEV_CONFIG_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DEV_CONFIG_12&#160;&#160;&#160;0x2B2 /* SERDES interface termination settings */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac764bc16bfc9092a1db2bbc4a75930da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac764bc16bfc9092a1db2bbc4a75930da">&#9670;&nbsp;</a></span>REG_DEV_CONFIG_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DEV_CONFIG_8&#160;&#160;&#160;0x2A4 /* To control the clock configuration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72967874e90b9f2253f166670edea255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72967874e90b9f2253f166670edea255">&#9670;&nbsp;</a></span>REG_DEV_CONFIG_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DEV_CONFIG_9&#160;&#160;&#160;0x2AA /* SERDES interface termination settings */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03862fd11f4fd35e64bb324ec9b2c0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03862fd11f4fd35e64bb324ec9b2c0af">&#9670;&nbsp;</a></span>REG_DEVICE_CONFIG_REG_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DEVICE_CONFIG_REG_13&#160;&#160;&#160;0x333 /* SERDES interface configuration  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97abd6254e15e0ea5933bafa84dfa0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97abd6254e15e0ea5933bafa84dfa0cf">&#9670;&nbsp;</a></span>REG_DID_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DID_REG&#160;&#160;&#160;0x400 /* Reg 0 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5be539605e9a2f5d7c8685c2500651ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5be539605e9a2f5d7c8685c2500651ed">&#9670;&nbsp;</a></span>REG_DIE_TEMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DIE_TEMP0&#160;&#160;&#160;0x132 /* Die temp LSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61d566ad08004305b3fed96876dc6a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d566ad08004305b3fed96876dc6a71">&#9670;&nbsp;</a></span>REG_DIE_TEMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DIE_TEMP1&#160;&#160;&#160;0x133 /* Die Temp MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad31e57556679bb3b2ed11f7c3cde5c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad31e57556679bb3b2ed11f7c3cde5c46">&#9670;&nbsp;</a></span>REG_DIE_TEMP_CTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DIE_TEMP_CTRL0&#160;&#160;&#160;0x12F /* Die Temp Range Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adaea48c7ddaa49701cb59a21483964a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaea48c7ddaa49701cb59a21483964a3">&#9670;&nbsp;</a></span>REG_DIE_TEMP_CTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DIE_TEMP_CTRL1&#160;&#160;&#160;0x130 /* Die temperature control register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab48e96ec11e3dd9132e4e3962085cb78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab48e96ec11e3dd9132e4e3962085cb78">&#9670;&nbsp;</a></span>REG_DIE_TEMP_CTRL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DIE_TEMP_CTRL2&#160;&#160;&#160;0x131 /* Die temperature control register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71bb3b358b4492fc8db0bc696ff01423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71bb3b358b4492fc8db0bc696ff01423">&#9670;&nbsp;</a></span>REG_DIE_TEMP_UPDATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DIE_TEMP_UPDATE&#160;&#160;&#160;0x134 /* Die temperature update */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c76feb2043be2f2f2c5f4ef14ec7d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c76feb2043be2f2f2c5f4ef14ec7d2e">&#9670;&nbsp;</a></span>REG_DYN_LINK_LATENCY_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DYN_LINK_LATENCY_0&#160;&#160;&#160;0x302 /* Register 1 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6366e80b0b7777278a05fd70caa545d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6366e80b0b7777278a05fd70caa545d">&#9670;&nbsp;</a></span>REG_DYN_LINK_LATENCY_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DYN_LINK_LATENCY_1&#160;&#160;&#160;0x303 /* Register 2 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac320a21d609a1810cf813fea500e4bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac320a21d609a1810cf813fea500e4bbf">&#9670;&nbsp;</a></span>REG_EQ_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_EQ_BIAS_REG&#160;&#160;&#160;0x268 /* Equalizer bias control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cf8e353632e6b36c9ae0198d49c6a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cf8e353632e6b36c9ae0198d49c6a33">&#9670;&nbsp;</a></span>REG_EQ_CONFIG_PHY_0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_EQ_CONFIG_PHY_0_1&#160;&#160;&#160;0x250 /* Equalizer configuration for PHY 0 and PHY 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab48a5a19a31fd4c607e653727ebf0f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab48a5a19a31fd4c607e653727ebf0f4e">&#9670;&nbsp;</a></span>REG_EQ_CONFIG_PHY_2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_EQ_CONFIG_PHY_2_3&#160;&#160;&#160;0x251 /* Equalizer configuration for PHY 2 and PHY 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae492d8377ee40fd82380bd1501c37ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae492d8377ee40fd82380bd1501c37ea5">&#9670;&nbsp;</a></span>REG_EQ_CONFIG_PHY_4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_EQ_CONFIG_PHY_4_5&#160;&#160;&#160;0x252 /* Equalizer configuration for PHY 4 and PHY 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a020e8481e05d4a9535a15b8211ea13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a020e8481e05d4a9535a15b8211ea13">&#9670;&nbsp;</a></span>REG_EQ_CONFIG_PHY_6_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_EQ_CONFIG_PHY_6_7&#160;&#160;&#160;0x253 /* Equalizer configuration for PHY 6 and PHY 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af193569986e9787ceca39387d4bacbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af193569986e9787ceca39387d4bacbf6">&#9670;&nbsp;</a></span>REG_ERRCNTRMON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ERRCNTRMON&#160;&#160;&#160;0x46B /* Reg 107 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a375187a7daa30d471dd38b7778450293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a375187a7daa30d471dd38b7778450293">&#9670;&nbsp;</a></span>REG_ERROR_THERM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ERROR_THERM&#160;&#160;&#160;0x03E /* Sync Error Thermometer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c6bb4fc06a3ac1888a9dd65b5d1273e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c6bb4fc06a3ac1888a9dd65b5d1273e">&#9670;&nbsp;</a></span>REG_ERRORTHRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ERRORTHRES&#160;&#160;&#160;0x47C /* Reg 124 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e51982fa347f946c55e98e60f040a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e51982fa347f946c55e98e60f040a62">&#9670;&nbsp;</a></span>REG_F_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_F_REG&#160;&#160;&#160;0x404 /* Reg 4 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60bb00633aaa029dafddbe2d032c3bfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60bb00633aaa029dafddbe2d032c3bfa">&#9670;&nbsp;</a></span>REG_FIFO_STATUS_REG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_FIFO_STATUS_REG_0&#160;&#160;&#160;0x30C /* Register 11 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa2a1f1c1155048cc564b52f539b8628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa2a1f1c1155048cc564b52f539b8628">&#9670;&nbsp;</a></span>REG_FIFO_STATUS_REG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_FIFO_STATUS_REG_1&#160;&#160;&#160;0x30D /* Register 12 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a488f5fd87bf12f0d820d0b7f723c8dcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488f5fd87bf12f0d820d0b7f723c8dcb">&#9670;&nbsp;</a></span>REG_FIFO_STATUS_REG_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_FIFO_STATUS_REG_2&#160;&#160;&#160;0x30E /* Register 13 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66fbd1892e8716369e14f9f81be4395b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66fbd1892e8716369e14f9f81be4395b">&#9670;&nbsp;</a></span>REG_FRAMESYNCFLG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_FRAMESYNCFLG&#160;&#160;&#160;0x471 /* Reg 113 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b896079f250ab404812da2ada25b314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b896079f250ab404812da2ada25b314">&#9670;&nbsp;</a></span>REG_FTW0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_FTW0&#160;&#160;&#160;0x114 /* NCO Frequency Tuning Word LSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5077ef9977ac7d62ac58690855b2c854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5077ef9977ac7d62ac58690855b2c854">&#9670;&nbsp;</a></span>REG_FTW1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_FTW1&#160;&#160;&#160;0x115 /* NCO Frequency Tuning Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad69ecc9ba52c05edd9ded66528b94ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad69ecc9ba52c05edd9ded66528b94ea2">&#9670;&nbsp;</a></span>REG_FTW2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_FTW2&#160;&#160;&#160;0x116 /* NCO Frequency Tuning Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3640619b41f784bd0623a54089ab089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3640619b41f784bd0623a54089ab089">&#9670;&nbsp;</a></span>REG_FTW3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_FTW3&#160;&#160;&#160;0x117 /* NCO Frequency Tuning Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae264a3dd906a2984719d5782df957089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae264a3dd906a2984719d5782df957089">&#9670;&nbsp;</a></span>REG_FTW4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_FTW4&#160;&#160;&#160;0x118 /* NCO Frequency Tuning Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fde4d450d28faff371919b2fa3fd425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fde4d450d28faff371919b2fa3fd425">&#9670;&nbsp;</a></span>REG_FTW5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_FTW5&#160;&#160;&#160;0x119 /* NCO Frequency Tuning Word MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9ae6a48e90c4e42979f9345108e5cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9ae6a48e90c4e42979f9345108e5cc0">&#9670;&nbsp;</a></span>REG_GAIN_RAMP_DOWN_STP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GAIN_RAMP_DOWN_STP0&#160;&#160;&#160;0x142 /* LSB of digital gain drops */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa58d10a6edb3df974adaea8e27c4ca78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa58d10a6edb3df974adaea8e27c4ca78">&#9670;&nbsp;</a></span>REG_GAIN_RAMP_DOWN_STP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GAIN_RAMP_DOWN_STP1&#160;&#160;&#160;0x143 /* MSB of digital gain drops */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5763369a7b6c7992d6d869345788fb73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5763369a7b6c7992d6d869345788fb73">&#9670;&nbsp;</a></span>REG_GAIN_RAMP_UP_STP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GAIN_RAMP_UP_STP0&#160;&#160;&#160;0x140 /* LSB of digital gain rises */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1dc1d9d593a724b3963c60a2dad9310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1dc1d9d593a724b3963c60a2dad9310">&#9670;&nbsp;</a></span>REG_GAIN_RAMP_UP_STP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GAIN_RAMP_UP_STP1&#160;&#160;&#160;0x141 /* MSB of digital gain rises */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11bb7c92f93c2f99e163c9f860d8dfda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11bb7c92f93c2f99e163c9f860d8dfda">&#9670;&nbsp;</a></span>REG_GENERAL_JRX_CTRL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GENERAL_JRX_CTRL_0&#160;&#160;&#160;0x300 /* General JRX Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c13adc7d75ee45eff4596fa5b2a62f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c13adc7d75ee45eff4596fa5b2a62f8">&#9670;&nbsp;</a></span>REG_GENERAL_JRX_CTRL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GENERAL_JRX_CTRL_1&#160;&#160;&#160;0x301 /* General JRX Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addae7112f24e7055f5f5085655ffa2f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addae7112f24e7055f5f5085655ffa2f4">&#9670;&nbsp;</a></span>REG_GENERIC_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GENERIC_PD&#160;&#160;&#160;0x203 /* Miscellaneous power down controls */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa995d872a0d9029d0e223a4b1a2d1f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa995d872a0d9029d0e223a4b1a2d1f44">&#9670;&nbsp;</a></span>REG_GOODCHKSUMFLG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GOODCHKSUMFLG&#160;&#160;&#160;0x472 /* Reg 114 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6c4c1d77a587d6481c4fe80d492293f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c4c1d77a587d6481c4fe80d492293f">&#9670;&nbsp;</a></span>REG_HD_CF_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_HD_CF_REG&#160;&#160;&#160;0x40A /* Reg 10 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a148b77dd9c14f3a7a8faf8c03d736ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148b77dd9c14f3a7a8faf8c03d736ec2">&#9670;&nbsp;</a></span>REG_IDAC_DIG_GAIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IDAC_DIG_GAIN0&#160;&#160;&#160;0x13C /* I DAC Gain LSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45446f4a5fb823a92bd7ed7b491f8aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45446f4a5fb823a92bd7ed7b491f8aa0">&#9670;&nbsp;</a></span>REG_IDAC_DIG_GAIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IDAC_DIG_GAIN1&#160;&#160;&#160;0x13D /* I DAC Gain MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b447ad6846ba36c3de7d12571c97456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b447ad6846ba36c3de7d12571c97456">&#9670;&nbsp;</a></span>REG_ILS_BID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_BID&#160;&#160;&#160;0x451 /* Reg 81 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ae16b54241462ee8511f526d75abd6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae16b54241462ee8511f526d75abd6f">&#9670;&nbsp;</a></span>REG_ILS_CHECKSUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_CHECKSUM&#160;&#160;&#160;0x45D /* Reg 93 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa390dd37cc2c2ee6d789b823a0afdcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa390dd37cc2c2ee6d789b823a0afdcb5">&#9670;&nbsp;</a></span>REG_ILS_CS_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_CS_N&#160;&#160;&#160;0x457 /* Reg 87 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7c1b7a63f18bd3b85be29f596f1478b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c1b7a63f18bd3b85be29f596f1478b">&#9670;&nbsp;</a></span>REG_ILS_DID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_DID&#160;&#160;&#160;0x450 /* Reg 80 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8918864a6bd3f8c3d45cfd60f14256f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8918864a6bd3f8c3d45cfd60f14256f8">&#9670;&nbsp;</a></span>REG_ILS_F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_F&#160;&#160;&#160;0x454 /* Reg 84 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5875c8b2b66bc8c69bb8379fc7b3a1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5875c8b2b66bc8c69bb8379fc7b3a1e8">&#9670;&nbsp;</a></span>REG_ILS_HD_CF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_HD_CF&#160;&#160;&#160;0x45A /* Reg 90 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba305663f52b34c8bb7d0954fff4966e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba305663f52b34c8bb7d0954fff4966e">&#9670;&nbsp;</a></span>REG_ILS_K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_K&#160;&#160;&#160;0x455 /* Reg 85 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2487bc0c09298d7363e6c330580d776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2487bc0c09298d7363e6c330580d776">&#9670;&nbsp;</a></span>REG_ILS_LID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_LID0&#160;&#160;&#160;0x452 /* Reg 82 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc6d8a565fee410c13dee034ec6e0b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc6d8a565fee410c13dee034ec6e0b30">&#9670;&nbsp;</a></span>REG_ILS_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_M&#160;&#160;&#160;0x456 /* Reg 86 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af52359764075c8ed51f5be58f0ee4bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52359764075c8ed51f5be58f0ee4bc2">&#9670;&nbsp;</a></span>REG_ILS_NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_NP&#160;&#160;&#160;0x458 /* Reg 88 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fbde2423a94f468213dd9a2b1f4e31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fbde2423a94f468213dd9a2b1f4e31b">&#9670;&nbsp;</a></span>REG_ILS_RES1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_RES1&#160;&#160;&#160;0x45B /* Reg 91 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8d9a7fc8a50381ea2405b7973c755d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d9a7fc8a50381ea2405b7973c755d6">&#9670;&nbsp;</a></span>REG_ILS_RES2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_RES2&#160;&#160;&#160;0x45C /* Reg 92 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa17600a8793642bac3bb35b69ee2fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa17600a8793642bac3bb35b69ee2fe0">&#9670;&nbsp;</a></span>REG_ILS_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_S&#160;&#160;&#160;0x459 /* Reg 89 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a091167f3df7a318d11e6d99d86a7295f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091167f3df7a318d11e6d99d86a7295f">&#9670;&nbsp;</a></span>REG_ILS_SCR_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ILS_SCR_L&#160;&#160;&#160;0x453 /* Reg 83 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5be90046abd3feccde991bb8e3fb3e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5be90046abd3feccde991bb8e3fb3e9a">&#9670;&nbsp;</a></span>REG_INITLANESYNCFLG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_INITLANESYNCFLG&#160;&#160;&#160;0x473 /* Reg 115 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa83ca9041aa9848f6db5ed5471f4cf85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83ca9041aa9848f6db5ed5471f4cf85">&#9670;&nbsp;</a></span>REG_INTERP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_INTERP_MODE&#160;&#160;&#160;0x112 /* Interpolation Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88b3db1ec6bc5db21264381986858ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88b3db1ec6bc5db21264381986858ff6">&#9670;&nbsp;</a></span>REG_IPATH_DC_OFFSET_1PART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IPATH_DC_OFFSET_1PART0&#160;&#160;&#160;0x136 /* LSB of first part of DC Offset value for I path */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5623e518c76687863ba7b40ab5b2d874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5623e518c76687863ba7b40ab5b2d874">&#9670;&nbsp;</a></span>REG_IPATH_DC_OFFSET_1PART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IPATH_DC_OFFSET_1PART1&#160;&#160;&#160;0x137 /* MSB of first part of DC Offset value for I path */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b32b79e8468f72385afa8107cb75415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b32b79e8468f72385afa8107cb75415">&#9670;&nbsp;</a></span>REG_IPATH_DC_OFFSET_2PART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IPATH_DC_OFFSET_2PART&#160;&#160;&#160;0x13A /* Second part of DC Offset value for I path */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecd2d2301836bab8d3a29a6011fb7c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecd2d2301836bab8d3a29a6011fb7c7b">&#9670;&nbsp;</a></span>REG_IRQ_ENABLE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IRQ_ENABLE0&#160;&#160;&#160;0x01F /* Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a339ff99b0a8b7a7e2c6e674e47c07ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a339ff99b0a8b7a7e2c6e674e47c07ae5">&#9670;&nbsp;</a></span>REG_IRQ_ENABLE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IRQ_ENABLE1&#160;&#160;&#160;0x020 /* Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af352b119dc25e8ae5e5d263634884ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af352b119dc25e8ae5e5d263634884ec4">&#9670;&nbsp;</a></span>REG_IRQ_ENABLE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IRQ_ENABLE2&#160;&#160;&#160;0x021 /* Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad905641ac254f313a43fbd7ba68b8a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad905641ac254f313a43fbd7ba68b8a17">&#9670;&nbsp;</a></span>REG_IRQ_ENABLE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IRQ_ENABLE3&#160;&#160;&#160;0x022 /* Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0100ba0189b1bc66de168876c2a4ce1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0100ba0189b1bc66de168876c2a4ce1c">&#9670;&nbsp;</a></span>REG_IRQ_STATUS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IRQ_STATUS0&#160;&#160;&#160;0x023 /* Interrupt Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d149ce194a6442c2bfb32b12443d67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d149ce194a6442c2bfb32b12443d67b">&#9670;&nbsp;</a></span>REG_IRQ_STATUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IRQ_STATUS1&#160;&#160;&#160;0x024 /* Interrupt Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a946ce805dc7ba72cdb0ea86d8bf97153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a946ce805dc7ba72cdb0ea86d8bf97153">&#9670;&nbsp;</a></span>REG_IRQ_STATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IRQ_STATUS2&#160;&#160;&#160;0x025 /* Interrupt Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f97338ed3b1908bd10edce88915968f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f97338ed3b1908bd10edce88915968f">&#9670;&nbsp;</a></span>REG_IRQ_STATUS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IRQ_STATUS3&#160;&#160;&#160;0x026 /* Interrupt Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64929e7f140ce063d4872b202083c33e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64929e7f140ce063d4872b202083c33e">&#9670;&nbsp;</a></span>REG_IRQVECTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_IRQVECTOR&#160;&#160;&#160;0x47A /* Reg 122 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac68eb9a2992a4720a4e75ba99e852179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac68eb9a2992a4720a4e75ba99e852179">&#9670;&nbsp;</a></span>REG_JESD_BIT_INVERSE_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_JESD_BIT_INVERSE_CTRL&#160;&#160;&#160;0x334 /* Reg 42 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dee62c7a0e7d8ea0a9d93b4566c3c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dee62c7a0e7d8ea0a9d93b4566c3c69">&#9670;&nbsp;</a></span>REG_JESD_CHECKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_JESD_CHECKS&#160;&#160;&#160;0x030 /* JESD Parameter Checking */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa5e7d9cd6c4a4ba0e6dfb55dae0d1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5e7d9cd6c4a4ba0e6dfb55dae0d1a5">&#9670;&nbsp;</a></span>REG_K_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_K_REG&#160;&#160;&#160;0x405 /* Reg 5 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabbe4cb37e2a81bbca3dae426b8be9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabbe4cb37e2a81bbca3dae426b8be9df">&#9670;&nbsp;</a></span>REG_KVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_KVAL&#160;&#160;&#160;0x478 /* Reg 120 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43ab102e6c0b6aeaccfb318a9d161809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ab102e6c0b6aeaccfb318a9d161809">&#9670;&nbsp;</a></span>REG_LANEDESKEW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LANEDESKEW&#160;&#160;&#160;0x46C /* Reg 108 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45af3c9bfef1dd01570b8f36c5ef566b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45af3c9bfef1dd01570b8f36c5ef566b">&#9670;&nbsp;</a></span>REG_LANEENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LANEENABLE&#160;&#160;&#160;0x47D /* Reg 125 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5daade77bd6d57ce0ff8c9582b78c288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5daade77bd6d57ce0ff8c9582b78c288">&#9670;&nbsp;</a></span>REG_LID0_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LID0_REG&#160;&#160;&#160;0x402 /* Reg 2 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8086bcc03874e753e1730cb52599abf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8086bcc03874e753e1730cb52599abf3">&#9670;&nbsp;</a></span>REG_LID1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LID1_REG&#160;&#160;&#160;0x412 /* Reg 18 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fa76b0cf620bd5aa6ae4042fe620a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fa76b0cf620bd5aa6ae4042fe620a09">&#9670;&nbsp;</a></span>REG_LID2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LID2_REG&#160;&#160;&#160;0x41A /* Reg 26 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab93cfb9570becaed4037e4f87e39c6de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab93cfb9570becaed4037e4f87e39c6de">&#9670;&nbsp;</a></span>REG_LID3_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LID3_REG&#160;&#160;&#160;0x422 /* Reg 34 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a389169f01f3802f4bcea521b527ec36c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389169f01f3802f4bcea521b527ec36c">&#9670;&nbsp;</a></span>REG_LID4_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LID4_REG&#160;&#160;&#160;0x42A /* Reg 34 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab05ec9b096e4d2e771e55da76aa94768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05ec9b096e4d2e771e55da76aa94768">&#9670;&nbsp;</a></span>REG_LID5_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LID5_REG&#160;&#160;&#160;0x432 /* Reg 34 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff28b546160cfda1b6106430f71007d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff28b546160cfda1b6106430f71007d8">&#9670;&nbsp;</a></span>REG_LID6_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LID6_REG&#160;&#160;&#160;0x43A /* Reg 34 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eb31f50185e46c56adf49db5fdcd79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eb31f50185e46c56adf49db5fdcd79a">&#9670;&nbsp;</a></span>REG_LID7_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LID7_REG&#160;&#160;&#160;0x442 /* Reg 34 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a629725be24bb66758cf164abdf7f0a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a629725be24bb66758cf164abdf7f0a2f">&#9670;&nbsp;</a></span>REG_LMFC_DELAY_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LMFC_DELAY_0&#160;&#160;&#160;0x304 /* Register 3 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ae5f1cc94679156290d4e60b7f4ffd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae5f1cc94679156290d4e60b7f4ffd7">&#9670;&nbsp;</a></span>REG_LMFC_DELAY_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LMFC_DELAY_1&#160;&#160;&#160;0x305 /* Register 4 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f3963cd64e432fc69d17138903503d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f3963cd64e432fc69d17138903503d6">&#9670;&nbsp;</a></span>REG_LMFC_VAR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LMFC_VAR_0&#160;&#160;&#160;0x306 /* Register 5 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadd238db9030089afbdb1b35fd628cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd238db9030089afbdb1b35fd628cab">&#9670;&nbsp;</a></span>REG_LMFC_VAR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_LMFC_VAR_1&#160;&#160;&#160;0x307 /* Register 6 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e43cb595b6552f56327062af712e225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e43cb595b6552f56327062af712e225">&#9670;&nbsp;</a></span>REG_M_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_M_REG&#160;&#160;&#160;0x406 /* Reg 6 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14560e4336f05589098b290660290583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14560e4336f05589098b290660290583">&#9670;&nbsp;</a></span>REG_MASTER_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MASTER_PD&#160;&#160;&#160;0x200 /* Master power down for Receiver PHYx */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae487bdae4f3bbdfc71d04b79fd3bcd95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae487bdae4f3bbdfc71d04b79fd3bcd95">&#9670;&nbsp;</a></span>REG_NCO_CLRMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_NCO_CLRMODE&#160;&#160;&#160;0x050 /* NCO CLR Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5fe715d4324cd8e8ef404e158600e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5fe715d4324cd8e8ef404e158600e0e">&#9670;&nbsp;</a></span>REG_NCO_FTW_UPDATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_NCO_FTW_UPDATE&#160;&#160;&#160;0x113 /* NCO Frequency Tuning Word Update */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0171e1337ed5bba38f1d73bd1955304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0171e1337ed5bba38f1d73bd1955304">&#9670;&nbsp;</a></span>REG_NCO_PHASE_ADJ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_NCO_PHASE_ADJ0&#160;&#160;&#160;0x11C /* I/Q Phase Adjust LSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc9a679f8cf8a5b2a879d6c381bd335e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc9a679f8cf8a5b2a879d6c381bd335e">&#9670;&nbsp;</a></span>REG_NCO_PHASE_ADJ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_NCO_PHASE_ADJ1&#160;&#160;&#160;0x11D /* I/Q Phase Adjust MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10af0d04b20d0a098da2b820d4b5ea53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10af0d04b20d0a098da2b820d4b5ea53">&#9670;&nbsp;</a></span>REG_NCO_PHASE_OFFSET0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_NCO_PHASE_OFFSET0&#160;&#160;&#160;0x11A /* NCO Phase Offset LSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9fa5d4581fd6304cab676393a20ee13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9fa5d4581fd6304cab676393a20ee13">&#9670;&nbsp;</a></span>REG_NCO_PHASE_OFFSET1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_NCO_PHASE_OFFSET1&#160;&#160;&#160;0x11B /* NCO Phase Offset MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ef07b7ca0ea44248d45b8fd60873463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef07b7ca0ea44248d45b8fd60873463">&#9670;&nbsp;</a></span>REG_NCOKEY_ILSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_NCOKEY_ILSB&#160;&#160;&#160;0x051 /* NCO Clear on Data Key I lsb */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a284a7b3819b0b8fbd507e2f2a919fe93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a284a7b3819b0b8fbd507e2f2a919fe93">&#9670;&nbsp;</a></span>REG_NCOKEY_IMSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_NCOKEY_IMSB&#160;&#160;&#160;0x052 /* NCO Clear on Data Key I msb */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b7346c5a9ebc43e20c870b0fa357725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7346c5a9ebc43e20c870b0fa357725">&#9670;&nbsp;</a></span>REG_NCOKEY_QLSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_NCOKEY_QLSB&#160;&#160;&#160;0x053 /* NCO Clear on Data Key Q lsb */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7519366d541e3200e0552d6128ae947d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7519366d541e3200e0552d6128ae947d">&#9670;&nbsp;</a></span>REG_NCOKEY_QMSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_NCOKEY_QMSB&#160;&#160;&#160;0x054 /* NCO Clear on Data Key Q msb */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bddd42522c93b7c4ea23b1eaa68e035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bddd42522c93b7c4ea23b1eaa68e035">&#9670;&nbsp;</a></span>REG_NITDISPARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_NITDISPARITY&#160;&#160;&#160;0x46E /* Reg 110 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82695655a9de430af6bbc7ffb0e3208d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82695655a9de430af6bbc7ffb0e3208d">&#9670;&nbsp;</a></span>REG_NP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_NP_REG&#160;&#160;&#160;0x408 /* Reg 8 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b1b91284a232508579e4f33460b00c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1b91284a232508579e4f33460b00c0">&#9670;&nbsp;</a></span>REG_PA_AVG_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PA_AVG_TIME&#160;&#160;&#160;0x062 /* PDP Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf13ec5eb76bee2f5d729a234d51ec23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf13ec5eb76bee2f5d729a234d51ec23">&#9670;&nbsp;</a></span>REG_PA_POWER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PA_POWER0&#160;&#160;&#160;0x063 /* PDP Power */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf1b20d802c0bc9a0d368d92b5795e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf1b20d802c0bc9a0d368d92b5795e28">&#9670;&nbsp;</a></span>REG_PA_POWER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PA_POWER1&#160;&#160;&#160;0x064 /* PDP Power */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9455fb9b303561ade33fe50902da19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9455fb9b303561ade33fe50902da19f">&#9670;&nbsp;</a></span>REG_PA_THRES0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PA_THRES0&#160;&#160;&#160;0x060 /* PDP Threshold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36f5474aceaf62ae6f740498f3a26b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36f5474aceaf62ae6f740498f3a26b92">&#9670;&nbsp;</a></span>REG_PA_THRES1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PA_THRES1&#160;&#160;&#160;0x061 /* PDP Threshold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8458a2d4ff80fafab41a5bc529ffeb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8458a2d4ff80fafab41a5bc529ffeb1">&#9670;&nbsp;</a></span>REG_PD_DACLDO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PD_DACLDO&#160;&#160;&#160;0x048 /* Powerdown DAC LDOs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ed9574e021c9e6848fcff43d7f05043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ed9574e021c9e6848fcff43d7f05043">&#9670;&nbsp;</a></span>REG_PHY_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PHY_PD&#160;&#160;&#160;0x201 /* Power down for individual Receiver PHYx */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98dee79fd73f7bf2099aa7e3fe0f03c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98dee79fd73f7bf2099aa7e3fe0f03c8">&#9670;&nbsp;</a></span>REG_PHY_PRBS_TEST_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PHY_PRBS_TEST_CTRL&#160;&#160;&#160;0x316 /* Reg 20 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a24e3edede5cf87a3a45e4e89e9e30f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a24e3edede5cf87a3a45e4e89e9e30f">&#9670;&nbsp;</a></span>REG_PHY_PRBS_TEST_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PHY_PRBS_TEST_EN&#160;&#160;&#160;0x315 /* PHY <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> TEST <a class="el" href="ad9361__api_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a> FOR INDIVIDUAL LANES */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fb4e19297ecc906a3a18936ab39ddfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb4e19297ecc906a3a18936ab39ddfb">&#9670;&nbsp;</a></span>REG_PHY_PRBS_TEST_ERRCNT_HIBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PHY_PRBS_TEST_ERRCNT_HIBITS&#160;&#160;&#160;0x31C /* Reg 26 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacbacf253b6c171b01e81548fa88fa1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacbacf253b6c171b01e81548fa88fa1b">&#9670;&nbsp;</a></span>REG_PHY_PRBS_TEST_ERRCNT_LOBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PHY_PRBS_TEST_ERRCNT_LOBITS&#160;&#160;&#160;0x31A /* Reg 24 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4213fa5f9b6af82f6a9c96ded614df49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4213fa5f9b6af82f6a9c96ded614df49">&#9670;&nbsp;</a></span>REG_PHY_PRBS_TEST_ERRCNT_MIDBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PHY_PRBS_TEST_ERRCNT_MIDBITS&#160;&#160;&#160;0x31B /* Reg 25 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1e59c64e02a0e6888b381f260bd0792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1e59c64e02a0e6888b381f260bd0792">&#9670;&nbsp;</a></span>REG_PHY_PRBS_TEST_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PHY_PRBS_TEST_STATUS&#160;&#160;&#160;0x31D /* Reg 27 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56fdffbd1295f29634569931540c0e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56fdffbd1295f29634569931540c0e0a">&#9670;&nbsp;</a></span>REG_PHY_PRBS_TEST_THRESH_HIBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PHY_PRBS_TEST_THRESH_HIBITS&#160;&#160;&#160;0x319 /* Reg 23 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c2a906cd93093330313bd0b2601a8d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c2a906cd93093330313bd0b2601a8d9">&#9670;&nbsp;</a></span>REG_PHY_PRBS_TEST_THRESH_LOBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PHY_PRBS_TEST_THRESH_LOBITS&#160;&#160;&#160;0x317 /* Reg 21 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d17e74694f029d76291bca9b4fded89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d17e74694f029d76291bca9b4fded89">&#9670;&nbsp;</a></span>REG_PHY_PRBS_TEST_THRESH_MIDBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PHY_PRBS_TEST_THRESH_MIDBITS&#160;&#160;&#160;0x318 /* Reg 22 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56eb18473aca38f4d79497495e442f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56eb18473aca38f4d79497495e442f33">&#9670;&nbsp;</a></span>REG_PLL_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PLL_STATUS&#160;&#160;&#160;0x281 /* Rx PLL status readbacks */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20170f70be3b6b3674cf828582d206dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20170f70be3b6b3674cf828582d206dc">&#9670;&nbsp;</a></span>REG_PRBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PRBS&#160;&#160;&#160;0x14B /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> Input Data Checker */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b3590fe0d9f33962ed37f3b0cc0cd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3590fe0d9f33962ed37f3b0cc0cd3e">&#9670;&nbsp;</a></span>REG_PRBS_ERROR_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PRBS_ERROR_I&#160;&#160;&#160;0x14C /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> Error Counter Real */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a962b5046acf3d3e15c54f3c6acab2022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a962b5046acf3d3e15c54f3c6acab2022">&#9670;&nbsp;</a></span>REG_PRBS_ERROR_Q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PRBS_ERROR_Q&#160;&#160;&#160;0x14D /* <a class="el" href="t__ad9528_8h.html#af850825d215521d6ddd8ec6c0f064111ac4d674db5d0fd7ac4896b5c104ab1723">PRBS</a> Error Counter Imaginary */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c98c4ed4368b965164f8d42798b9073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c98c4ed4368b965164f8d42798b9073">&#9670;&nbsp;</a></span>REG_PWRCNTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWRCNTRL0&#160;&#160;&#160;0x011 /* Power Control Reg 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aac731506b7943018672ac77ec46cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aac731506b7943018672ac77ec46cdd">&#9670;&nbsp;</a></span>REG_PWRCNTRL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWRCNTRL3&#160;&#160;&#160;0x013 /* Power control register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87d0b77d72890326b77e094936ce5b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87d0b77d72890326b77e094936ce5b82">&#9670;&nbsp;</a></span>REG_QDAC_DIG_GAIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QDAC_DIG_GAIN0&#160;&#160;&#160;0x13E /* Q DAC Gain LSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaa7d0e86a391bf4ac1877c00fb6e11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaa7d0e86a391bf4ac1877c00fb6e11b">&#9670;&nbsp;</a></span>REG_QDAC_DIG_GAIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QDAC_DIG_GAIN1&#160;&#160;&#160;0x13F /* Q DAC Gain MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e142f0c100040557dd43f3004768d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e142f0c100040557dd43f3004768d26">&#9670;&nbsp;</a></span>REG_QPATH_DC_OFFSET_1PART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QPATH_DC_OFFSET_1PART0&#160;&#160;&#160;0x138 /* LSB of first part of DC Offset value for Q path */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69f59c7284aff92f561a380d39bb75ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f59c7284aff92f561a380d39bb75ed">&#9670;&nbsp;</a></span>REG_QPATH_DC_OFFSET_1PART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QPATH_DC_OFFSET_1PART1&#160;&#160;&#160;0x139 /* MSB of first part of DC Offset value for Q path */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8250fa1fa32e9478ba0029e952bef7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8250fa1fa32e9478ba0029e952bef7b6">&#9670;&nbsp;</a></span>REG_QPATH_DC_OFFSET_2PART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QPATH_DC_OFFSET_2PART&#160;&#160;&#160;0x13B /* Second part of DC Offset value for Q path */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6bf233e543849188846b28503f392db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6bf233e543849188846b28503f392db">&#9670;&nbsp;</a></span>REG_REF_CLK_DIVIDER_LDO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_REF_CLK_DIVIDER_LDO&#160;&#160;&#160;0x289 /* Rx PLL LDO control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cd02f04c1e5ef43755386e09f6eedef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd02f04c1e5ef43755386e09f6eedef">&#9670;&nbsp;</a></span>REG_RES1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RES1_REG&#160;&#160;&#160;0x40B /* Reg 11 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f88390f3e32944416bed8423ed93492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f88390f3e32944416bed8423ed93492">&#9670;&nbsp;</a></span>REG_RES2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RES2_REG&#160;&#160;&#160;0x40C /* Reg 12 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad43db32160eb52e479123523754f390f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad43db32160eb52e479123523754f390f">&#9670;&nbsp;</a></span>REG_S_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_S_REG&#160;&#160;&#160;0x409 /* Reg 9 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec9e67017bb73850e2411ddae8567e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec9e67017bb73850e2411ddae8567e94">&#9670;&nbsp;</a></span>REG_SCR_L_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SCR_L_REG&#160;&#160;&#160;0x403 /* Reg 3 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accd9a9589b0f6b3bcb23a03da63dc14b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accd9a9589b0f6b3bcb23a03da63dc14b">&#9670;&nbsp;</a></span>REG_SERDES_PLL_CP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SERDES_PLL_CP3&#160;&#160;&#160;0x29c /* Serdes PLL charge pump */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36e060aac2f0c7c2afaccecd4f38b115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36e060aac2f0c7c2afaccecd4f38b115">&#9670;&nbsp;</a></span>REG_SERDES_PLL_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SERDES_PLL_CTRL&#160;&#160;&#160;0x291 /* Serdes PLL control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a896839765ddf851f66ce36698327b2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a896839765ddf851f66ce36698327b2c7">&#9670;&nbsp;</a></span>REG_SERDES_PLL_VAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SERDES_PLL_VAR3&#160;&#160;&#160;0x29f /* Serdes PLL VCO varactor */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0370a18fbf20108d5a99887931012012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0370a18fbf20108d5a99887931012012">&#9670;&nbsp;</a></span>REG_SERDES_SPI_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SERDES_SPI_REG&#160;&#160;&#160;0x314 /* SERDES <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> configuration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d57f4089ab4dca239e271dc8768ef1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d57f4089ab4dca239e271dc8768ef1e">&#9670;&nbsp;</a></span>REG_SHORT_TPL_TEST_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SHORT_TPL_TEST_0&#160;&#160;&#160;0x32C /* Reg 46 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa179f291044677c4e2eeec60d326b08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa179f291044677c4e2eeec60d326b08b">&#9670;&nbsp;</a></span>REG_SHORT_TPL_TEST_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SHORT_TPL_TEST_1&#160;&#160;&#160;0x32D /* Reg 47 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad31b0ebfd81c4a406b63b6846663ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad31b0ebfd81c4a406b63b6846663ea1">&#9670;&nbsp;</a></span>REG_SHORT_TPL_TEST_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SHORT_TPL_TEST_2&#160;&#160;&#160;0x32E /* Reg 48 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabb0b74170e468c04a09b0651e1eb56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb0b74170e468c04a09b0651e1eb56a">&#9670;&nbsp;</a></span>REG_SHORT_TPL_TEST_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SHORT_TPL_TEST_3&#160;&#160;&#160;0x32F /* Reg 49 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad24f1273853239c8cd078ec08d85cc4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad24f1273853239c8cd078ec08d85cc4a">&#9670;&nbsp;</a></span>REG_SPI_CHIPGRADE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI_CHIPGRADE&#160;&#160;&#160;0x006 /* Chip Grade */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15f9c6976447b3f679860358ae16ec24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15f9c6976447b3f679860358ae16ec24">&#9670;&nbsp;</a></span>REG_SPI_DEVCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI_DEVCONF&#160;&#160;&#160;0x002 /* Device Configuration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5517ab3f7d840595fd06923b088c0d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5517ab3f7d840595fd06923b088c0d4c">&#9670;&nbsp;</a></span>REG_SPI_DEVINDX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI_DEVINDX2&#160;&#160;&#160;0x009 /* Secondary Device Index */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2d3acca30a2d858c8665d44013ee1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2d3acca30a2d858c8665d44013ee1e9">&#9670;&nbsp;</a></span>REG_SPI_INTFCONFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI_INTFCONFA&#160;&#160;&#160;0x000 /* Interface configuration A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f331707b5d72f230a5984d4bdc6f0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f331707b5d72f230a5984d4bdc6f0e5">&#9670;&nbsp;</a></span>REG_SPI_INTFCONFB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI_INTFCONFB&#160;&#160;&#160;0x001 /* Interface configuration B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6755ee7c6a9865cba879744f776055be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6755ee7c6a9865cba879744f776055be">&#9670;&nbsp;</a></span>REG_SPI_MS_UPDATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI_MS_UPDATE&#160;&#160;&#160;0x00F /* Master/Slave Update Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46257911f3c7467d6f8860dfab9331f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46257911f3c7467d6f8860dfab9331f3">&#9670;&nbsp;</a></span>REG_SPI_PAGEINDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI_PAGEINDX&#160;&#160;&#160;0x008 /* Page Pointer or Device Index */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9157256496a0863bc02bbe5d6e8810f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9157256496a0863bc02bbe5d6e8810f7">&#9670;&nbsp;</a></span>REG_SPI_PRODIDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI_PRODIDH&#160;&#160;&#160;0x005 /* Product Identification High Byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f6e806d875ec9896f94095251061212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f6e806d875ec9896f94095251061212">&#9670;&nbsp;</a></span>REG_SPI_PRODIDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI_PRODIDL&#160;&#160;&#160;0x004 /* Product Identification Low Byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9f03ac58a651cdd752b5dd7090c4ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f03ac58a651cdd752b5dd7090c4ec6">&#9670;&nbsp;</a></span>REG_SPI_SCRATCHPAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI_SCRATCHPAD&#160;&#160;&#160;0x00A /* Scratch Pad */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac910aaed6d4824dce0e26e772e1df3a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac910aaed6d4824dce0e26e772e1df3a7">&#9670;&nbsp;</a></span>REG_SPISTRENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPISTRENGTH&#160;&#160;&#160;0x1DF /* Reg 70 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f41c247b159c3d05e7f41aa0bf68ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f41c247b159c3d05e7f41aa0bf68ea1">&#9670;&nbsp;</a></span>REG_STAT_DACLDO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_STAT_DACLDO&#160;&#160;&#160;0x049 /* DAC LDO Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31c45e77c561b433ac4bda56a70b193d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c45e77c561b433ac4bda56a70b193d">&#9670;&nbsp;</a></span>REG_SYNC_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNC_CTRL&#160;&#160;&#160;0x03A /* Sync Mode Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfbecb2f9c4bfd80c2574967a3202d82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfbecb2f9c4bfd80c2574967a3202d82">&#9670;&nbsp;</a></span>REG_SYNC_CURRERR_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNC_CURRERR_H&#160;&#160;&#160;0x03D /* Sync Alignment Error[8] */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa99be627ad015de88623fca4d87ff78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa99be627ad015de88623fca4d87ff78">&#9670;&nbsp;</a></span>REG_SYNC_CURRERR_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNC_CURRERR_L&#160;&#160;&#160;0x03C /* Sync Alignment Error[7:0] */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39a48233d836287605dba3514794ae95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a48233d836287605dba3514794ae95">&#9670;&nbsp;</a></span>REG_SYNC_DACDELAY_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNC_DACDELAY_H&#160;&#160;&#160;0x033 /* Sync Logic DacDelay [8] */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a638815dba5b4ea4cc88d6c6f16ba1897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a638815dba5b4ea4cc88d6c6f16ba1897">&#9670;&nbsp;</a></span>REG_SYNC_DACDELAY_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNC_DACDELAY_L&#160;&#160;&#160;0x032 /* Sync Logic DacDelay [7:0] */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0b6aec570754568b8ee0992886377f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b6aec570754568b8ee0992886377f0">&#9670;&nbsp;</a></span>REG_SYNC_DLYCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNC_DLYCOUNT&#160;&#160;&#160;0x035 /* Sync Control Ref Delay Count */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60d39a2fe2a9c38c419bafa78d8c4020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d39a2fe2a9c38c419bafa78d8c4020">&#9670;&nbsp;</a></span>REG_SYNC_ERRWINDOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNC_ERRWINDOW&#160;&#160;&#160;0x034 /* Sync Error Window */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af914c656616e92b2501625fb25c23c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af914c656616e92b2501625fb25c23c74">&#9670;&nbsp;</a></span>REG_SYNC_LASTERR_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNC_LASTERR_H&#160;&#160;&#160;0x039 /* SyncLASTerror_H */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4f6f43315217a25981ae2e14fcc350b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f6f43315217a25981ae2e14fcc350b">&#9670;&nbsp;</a></span>REG_SYNC_LASTERR_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNC_LASTERR_L&#160;&#160;&#160;0x038 /* SyncLASTerror_L */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34208ad8e6a48ed0c9826ec4dc647c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34208ad8e6a48ed0c9826ec4dc647c30">&#9670;&nbsp;</a></span>REG_SYNC_REFCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNC_REFCOUNT&#160;&#160;&#160;0x036 /* Sync SysRef InActive Interval */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1293d3efb9c3565f7c0bf00e52c3a57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1293d3efb9c3565f7c0bf00e52c3a57a">&#9670;&nbsp;</a></span>REG_SYNC_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNC_STATUS&#160;&#160;&#160;0x03B /* Sync Alignment Flags */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2a936f439a3e40dfa6dde1cfb6c3002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a936f439a3e40dfa6dde1cfb6c3002">&#9670;&nbsp;</a></span>REG_SYNC_TESTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNC_TESTCTRL&#160;&#160;&#160;0x031 /* Sync Control Reg0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba1c8d3f6a00ce20acea4935a06031c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1c8d3f6a00ce20acea4935a06031c9">&#9670;&nbsp;</a></span>REG_SYNCASSERTIONMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNCASSERTIONMASK&#160;&#160;&#160;0x47B /* Reg 123 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00241f9a18f396c5c716dc43915d044b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00241f9a18f396c5c716dc43915d044b">&#9670;&nbsp;</a></span>REG_SYNCB_GEN_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNCB_GEN_0&#160;&#160;&#160;0x311 /* Register 16 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a809932c4b3edfbb77c8c86069b681482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a809932c4b3edfbb77c8c86069b681482">&#9670;&nbsp;</a></span>REG_SYNCB_GEN_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNCB_GEN_1&#160;&#160;&#160;0x312 /* Register 17 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08a69915e1221a691f2a02d12eb8109d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a69915e1221a691f2a02d12eb8109d">&#9670;&nbsp;</a></span>REG_SYNCB_GEN_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNCB_GEN_3&#160;&#160;&#160;0x313 /* Register 18 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24029c2c13b38b320e11dc7c14c04384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24029c2c13b38b320e11dc7c14c04384">&#9670;&nbsp;</a></span>REG_SYNTH_ENABLE_CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYNTH_ENABLE_CNTRL&#160;&#160;&#160;0x280 /* Rx PLL enable controls */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b15790005684965803ebfd9290cf996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b15790005684965803ebfd9290cf996">&#9670;&nbsp;</a></span>REG_SYSREF_ACTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYSREF_ACTRL0&#160;&#160;&#160;0x081 /* <a class="el" href="t__ad9528_8h.html#acdc723dfce0e71ec519692c8256d9025af2edc19cf35e085cd843d7df37987b08">SYSREF</a> Analog Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab16d2012b72d5f6597cbc100cdb6299f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16d2012b72d5f6597cbc100cdb6299f">&#9670;&nbsp;</a></span>REG_SYSREF_ACTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SYSREF_ACTRL1&#160;&#160;&#160;0x082 /* <a class="el" href="t__ad9528_8h.html#acdc723dfce0e71ec519692c8256d9025af2edc19cf35e085cd843d7df37987b08">SYSREF</a> Analog Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add1a5bfc63ad028f2580e49d2e025efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1a5bfc63ad028f2580e49d2e025efa">&#9670;&nbsp;</a></span>REG_TERM_BLK1_CTRLREG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TERM_BLK1_CTRLREG0&#160;&#160;&#160;0x2A7 /* Termination controls for PHYs 0, 1, 6, and 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11fa7e2b89db97128637b905c03f06b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11fa7e2b89db97128637b905c03f06b6">&#9670;&nbsp;</a></span>REG_TERM_BLK1_CTRLREG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TERM_BLK1_CTRLREG1&#160;&#160;&#160;0x2A8 /* Termination controls for PHYs 0, 1, 6, and 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13fc891867249986bedb8c255685f392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13fc891867249986bedb8c255685f392">&#9670;&nbsp;</a></span>REG_TERM_BLK2_CTRLREG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TERM_BLK2_CTRLREG0&#160;&#160;&#160;0x2AE /* Termination controls for PHYs 2, 3, 4, and 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb720218ad603b190b26ee824d9b3c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb720218ad603b190b26ee824d9b3c56">&#9670;&nbsp;</a></span>REG_TERM_BLK2_CTRLREG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TERM_BLK2_CTRLREG1&#160;&#160;&#160;0x2AF /* Termination controls for PHYs 2, 3, 4, and 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea175bd0621749e76667c533c55024a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea175bd0621749e76667c533c55024a6">&#9670;&nbsp;</a></span>REG_TXEN_FUNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TXEN_FUNC&#160;&#160;&#160;0x11E /* Transmit Enable function */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac216f5d3b66a8bc78423e9c07b6461c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac216f5d3b66a8bc78423e9c07b6461c7">&#9670;&nbsp;</a></span>REG_TXEN_SM_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TXEN_SM_0&#160;&#160;&#160;0x11F /* Transmit enable power control state machine */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adce5fdda321e27490943eab835b7b71d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce5fdda321e27490943eab835b7b71d">&#9670;&nbsp;</a></span>REG_TXEN_SM_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TXEN_SM_1&#160;&#160;&#160;0x120 /* Rise and fall */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a957e8b7c5d00041c9465ef9e3531b167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957e8b7c5d00041c9465ef9e3531b167">&#9670;&nbsp;</a></span>REG_TXEN_SM_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TXEN_SM_2&#160;&#160;&#160;0x121 /* Transmit enable maximum A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14097b5cd4cbe084df0d7fe9918d5913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14097b5cd4cbe084df0d7fe9918d5913">&#9670;&nbsp;</a></span>REG_TXEN_SM_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TXEN_SM_3&#160;&#160;&#160;0x122 /* Transmit enable maximum B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a940795cc4f35a37d0524f23fcaab5e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a940795cc4f35a37d0524f23fcaab5e7d">&#9670;&nbsp;</a></span>REG_TXEN_SM_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TXEN_SM_4&#160;&#160;&#160;0x123 /* Transmit enable maximum C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad95a874b116d37e4bb246382cdce3ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad95a874b116d37e4bb246382cdce3ec5">&#9670;&nbsp;</a></span>REG_TXEN_SM_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TXEN_SM_5&#160;&#160;&#160;0x124 /* Transmit enable maximum D */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a016d4336e25924ea9920ea297c11fff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016d4336e25924ea9920ea297c11fff1">&#9670;&nbsp;</a></span>REG_TXENMASK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TXENMASK1&#160;&#160;&#160;0x012 /* TXenable masks */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfc50613854516c9b29f8e3d1713a5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc50613854516c9b29f8e3d1713a5b5">&#9670;&nbsp;</a></span>REG_UNEXPECTEDKCHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UNEXPECTEDKCHAR&#160;&#160;&#160;0x46F /* Reg 111 Description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3aacd5cc1397d9f1109f9b4141d47cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aacd5cc1397d9f1109f9b4141d47cdc">&#9670;&nbsp;</a></span>REG_XBAR_LN_0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XBAR_LN_0_1&#160;&#160;&#160;0x308 /* Register 7 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89352f82536cd6dcf2f2acc022a91426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89352f82536cd6dcf2f2acc022a91426">&#9670;&nbsp;</a></span>REG_XBAR_LN_2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XBAR_LN_2_3&#160;&#160;&#160;0x309 /* Register 8 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bab0df86fb8122984796c554595f969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bab0df86fb8122984796c554595f969">&#9670;&nbsp;</a></span>REG_XBAR_LN_4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XBAR_LN_4_5&#160;&#160;&#160;0x30A /* Register 9 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a8d0b666a9a3447902936e136193244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a8d0b666a9a3447902936e136193244">&#9670;&nbsp;</a></span>REG_XBAR_LN_6_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XBAR_LN_6_7&#160;&#160;&#160;0x30B /* Register 10 description */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd9720567fcd5a0b8a3a01e3ebd5bf6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9720567fcd5a0b8a3a01e3ebd5bf6c">&#9670;&nbsp;</a></span>REPDATATEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REPDATATEST&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eb2dd1b6311eb2e3d0d353e6bf0c370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb2dd1b6311eb2e3d0d353e6bf0c370">&#9670;&nbsp;</a></span>RESET_BLSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RESET_BLSM&#160;&#160;&#160;(1 &lt;&lt; 7) /* Soft rest to the new Blanking SM */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcc8e2d0b88b200544f40f4abe0a0ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc8e2d0b88b200544f40f4abe0a0ac8">&#9670;&nbsp;</a></span>RFPLL_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RFPLL_LOCK&#160;&#160;&#160;(1 &lt;&lt; 1) /* PLL Lock bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a998741cc46e3d713328d5cac6a659569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a998741cc46e3d713328d5cac6a659569">&#9670;&nbsp;</a></span>RST_ERR_CNTR_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_ERR_CNTR_DIS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1a2b315e11cb0680db2aff7562e5262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a2b315e11cb0680db2aff7562e5262">&#9670;&nbsp;</a></span>RST_ERR_CNTR_K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_ERR_CNTR_K&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6255af96ae1b386705991f90c875426e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6255af96ae1b386705991f90c875426e">&#9670;&nbsp;</a></span>RST_ERR_CNTR_NIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_ERR_CNTR_NIT&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8c7bf846863b810f98003e2ab5e5f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8c7bf846863b810f98003e2ab5e5f60">&#9670;&nbsp;</a></span>RST_IRQ_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_IRQ_DIS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9749c9d1228cc85d3dc2f093290bd25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9749c9d1228cc85d3dc2f093290bd25">&#9670;&nbsp;</a></span>RST_IRQ_K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_IRQ_K&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce978e4a67ac29c87dad3bb01beda08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce978e4a67ac29c87dad3bb01beda08">&#9670;&nbsp;</a></span>RST_IRQ_NIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_IRQ_NIT&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4a3ed3432929804c708f7760fb79e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a3ed3432929804c708f7760fb79e28">&#9670;&nbsp;</a></span>S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1483af8e6173a200fb8ac4788de339cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1483af8e6173a200fb8ac4788de339cf">&#9670;&nbsp;</a></span>S_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d51b965f892c1c63477e98cf45d2ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d51b965f892c1c63477e98cf45d2ee1">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCR&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93a7d441a4f8392bf55902f5a8116f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a7d441a4f8392bf55902f5a8116f3e">&#9670;&nbsp;</a></span>SCR_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCR_RD&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eb5f8d4e0eeca56f8a87b7182e03bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eb5f8d4e0eeca56f8a87b7182e03bbb">&#9670;&nbsp;</a></span>SDOACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDOACTIVE&#160;&#160;&#160;(1 &lt;&lt; 3) /* SDO Active */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5674e97322dcd70615a0498c029de91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5674e97322dcd70615a0498c029de91b">&#9670;&nbsp;</a></span>SDOACTIVE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDOACTIVE_M&#160;&#160;&#160;(1 &lt;&lt; 4) /* SDO Active (Mirror) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2984adb0595e8b200fe4a62a7f757b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2984adb0595e8b200fe4a62a7f757b33">&#9670;&nbsp;</a></span>SEL_REG_MAP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEL_REG_MAP_1&#160;&#160;&#160;(1 &lt;&lt; 2) /* Link register map selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51de3c13b4f8d8fe89d2b27cce646854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51de3c13b4f8d8fe89d2b27cce646854">&#9670;&nbsp;</a></span>SEL_SIDEBAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEL_SIDEBAND&#160;&#160;&#160;(1 &lt;&lt; 1) /* 1 = Select upper or lower sideband from modulation result */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a738de09beb598c94766aa15458b54a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a738de09beb598c94766aa15458b54a76">&#9670;&nbsp;</a></span>SELECT_CLKDIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELECT_CLKDIG&#160;&#160;&#160;(1 &lt;&lt; 3) /* SELECT_CLKDIG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a153ee166a940f5219b0fce268aa2f68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a153ee166a940f5219b0fce268aa2f68a">&#9670;&nbsp;</a></span>SHORT_TPL_FAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHORT_TPL_FAIL&#160;&#160;&#160;(1 &lt;&lt; 0) /* Short transport layer test fail */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb25bd680434a69531b618834935152f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb25bd680434a69531b618834935152f">&#9670;&nbsp;</a></span>SHORT_TPL_M_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHORT_TPL_M_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Short transport layer test DAC select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd8e6ffcfe59de0e80f4921d41e5a730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd8e6ffcfe59de0e80f4921d41e5a730">&#9670;&nbsp;</a></span>SHORT_TPL_SP_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHORT_TPL_SP_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Short transport layer sample select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a170072bf74d3f4f277ea500e07beacea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170072bf74d3f4f277ea500e07beacea">&#9670;&nbsp;</a></span>SHORT_TPL_TEST_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHORT_TPL_TEST_EN&#160;&#160;&#160;(1 &lt;&lt; 0) /* Short transport layer test enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0f2be7184b65dd0b27630f1c9d5d0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0f2be7184b65dd0b27630f1c9d5d0a5">&#9670;&nbsp;</a></span>SHORT_TPL_TEST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHORT_TPL_TEST_RESET&#160;&#160;&#160;(1 &lt;&lt; 1) /* Short transport layer test reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d4c2aaa27246f983bfb9fe776d1037e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d4c2aaa27246f983bfb9fe776d1037e">&#9670;&nbsp;</a></span>SHUFFLE_ISB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHUFFLE_ISB0&#160;&#160;&#160;(1 &lt;&lt; 1) /* ISB shuffling mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2e6fe05928c1f5a67aa5f385e5667b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e6fe05928c1f5a67aa5f385e5667b4">&#9670;&nbsp;</a></span>SHUFFLE_ISB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHUFFLE_ISB1&#160;&#160;&#160;(1 &lt;&lt; 1) /* ISB shuffling mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac84621af2de8684f7fef455577f3b799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac84621af2de8684f7fef455577f3b799">&#9670;&nbsp;</a></span>SHUFFLE_ISB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHUFFLE_ISB2&#160;&#160;&#160;(1 &lt;&lt; 1) /* ISB shuffling mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31440554b7dfdad104b3709952a851fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31440554b7dfdad104b3709952a851fc">&#9670;&nbsp;</a></span>SHUFFLE_ISB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHUFFLE_ISB3&#160;&#160;&#160;(1 &lt;&lt; 1) /* ISB shuffling mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a289816a345c5e9ef20b4cc51800daf47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a289816a345c5e9ef20b4cc51800daf47">&#9670;&nbsp;</a></span>SHUFFLE_MSB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHUFFLE_MSB0&#160;&#160;&#160;(1 &lt;&lt; 2) /* MSB shuffling mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c5ae2fe7cf04881daf478af7e0c0de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5ae2fe7cf04881daf478af7e0c0de5">&#9670;&nbsp;</a></span>SHUFFLE_MSB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHUFFLE_MSB1&#160;&#160;&#160;(1 &lt;&lt; 2) /* MSB shuffling mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc93ba75518c5a77bb2174358fcb8975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc93ba75518c5a77bb2174358fcb8975">&#9670;&nbsp;</a></span>SHUFFLE_MSB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHUFFLE_MSB2&#160;&#160;&#160;(1 &lt;&lt; 2) /* MSB shuffling mod */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5ab94ea69277123899a442b5b25ad8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ab94ea69277123899a442b5b25ad8a">&#9670;&nbsp;</a></span>SHUFFLE_MSB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHUFFLE_MSB3&#160;&#160;&#160;(1 &lt;&lt; 2) /* MSB shuffling mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe26d7526d24efa225e4cf20422061ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe26d7526d24efa225e4cf20422061ec">&#9670;&nbsp;</a></span>SINGLEINS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SINGLEINS&#160;&#160;&#160;(1 &lt;&lt; 7) /* Single Instruction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55a0a2fbb93261284d0cdc64fd4617c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55a0a2fbb93261284d0cdc64fd4617c1">&#9670;&nbsp;</a></span>SLAVEUPDATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLAVEUPDATE&#160;&#160;&#160;(1 &lt;&lt; 0) /* M/<a class="el" href="ad9152_8h.html#ac4a3ed3432929804c708f7760fb79e28">S</a> Update Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d5f03a03cf8ad247e1587b70046c9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d5f03a03cf8ad247e1587b70046c9eb">&#9670;&nbsp;</a></span>SOFT_OFF_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOFT_OFF_DONE&#160;&#160;&#160;(1 &lt;&lt; 5) /* Blanking SoftOff Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5492f56bd61d04606e9a37b71b28cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5492f56bd61d04606e9a37b71b28cef">&#9670;&nbsp;</a></span>SOFT_OFF_EN_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOFT_OFF_EN_RB&#160;&#160;&#160;(1 &lt;&lt; 1) /* Blanking SM soft Off read back */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c9be0830d3a385a6a7be5674813a90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9be0830d3a385a6a7be5674813a90f">&#9670;&nbsp;</a></span>SOFT_ON_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOFT_ON_DONE&#160;&#160;&#160;(1 &lt;&lt; 4) /* Blanking SoftOn Done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade1978448f798d848a72a625876d86f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade1978448f798d848a72a625876d86f6">&#9670;&nbsp;</a></span>SOFT_ON_EN_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOFT_ON_EN_RB&#160;&#160;&#160;(1 &lt;&lt; 0) /* Blanking SM soft On read back */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8fb7aef193ce00cccafff05cc6b8bb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8fb7aef193ce00cccafff05cc6b8bb9">&#9670;&nbsp;</a></span>SOFTBLANKRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOFTBLANKRB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Blanking State */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f1e19a96edc95c89342b63605aaaf30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1e19a96edc95c89342b63605aaaf30">&#9670;&nbsp;</a></span>SOFTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOFTRESET&#160;&#160;&#160;(1 &lt;&lt; 0) /* Soft Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3c6a7387f19a7eb0bb6023bd47193d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c6a7387f19a7eb0bb6023bd47193d5">&#9670;&nbsp;</a></span>SOFTRESET_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOFTRESET_M&#160;&#160;&#160;(1 &lt;&lt; 7) /* Soft Reset (Mirror) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1afcb4946d5429c91ebc33c8269201ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1afcb4946d5429c91ebc33c8269201ac">&#9670;&nbsp;</a></span>SPI_CDR_OVERSAMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CDR_OVERSAMP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10e2303b015fe5e070b6b90840472134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e2303b015fe5e070b6b90840472134">&#9670;&nbsp;</a></span>SPI_CP_CAL_VALID_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CP_CAL_VALID_RB&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb0af8d4fbdf50de54acedfb99ab5e07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb0af8d4fbdf50de54acedfb99ab5e07">&#9670;&nbsp;</a></span>SPI_DIVISION_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DIVISION_RATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abff4c874547e666ad797849b82a94b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abff4c874547e666ad797849b82a94b03">&#9670;&nbsp;</a></span>SPI_ENABLE_SYNTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_SYNTH&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adec1d6fed88094aebce8fc11648bc28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec1d6fed88094aebce8fc11648bc28f">&#9670;&nbsp;</a></span>SPI_ENHALFRATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENHALFRATE&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af97f2f63165b3122529ce802818354e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af97f2f63165b3122529ce802818354e5">&#9670;&nbsp;</a></span>SPI_EQ_BIASPLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_EQ_BIASPLY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97d948b64a02587dc60a3552a704035e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d948b64a02587dc60a3552a704035e">&#9670;&nbsp;</a></span>SPI_EQ_BIASPTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_EQ_BIASPTAT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab71298fd156783d335ebe7d8951d05ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71298fd156783d335ebe7d8951d05ce">&#9670;&nbsp;</a></span>SPI_EQ_CONFIG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_EQ_CONFIG0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3496fc2b5d6847dce70437089c8aa484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3496fc2b5d6847dce70437089c8aa484">&#9670;&nbsp;</a></span>SPI_EQ_CONFIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_EQ_CONFIG1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1caaebea8fb2e476c63d54a3a1f5e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1caaebea8fb2e476c63d54a3a1f5e51">&#9670;&nbsp;</a></span>SPI_EQ_CONFIG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_EQ_CONFIG2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94c7c361def3c25ddc9309936bc596fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94c7c361def3c25ddc9309936bc596fd">&#9670;&nbsp;</a></span>SPI_EQ_CONFIG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_EQ_CONFIG3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5c8be90f61e2a5f6301995378849f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c8be90f61e2a5f6301995378849f86">&#9670;&nbsp;</a></span>SPI_EQ_CONFIG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_EQ_CONFIG4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaad399024392f9615f0167a0ebe461e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad399024392f9615f0167a0ebe461e9">&#9670;&nbsp;</a></span>SPI_EQ_CONFIG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_EQ_CONFIG5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e28ce214b415bd099f94cd02e7290e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e28ce214b415bd099f94cd02e7290e2">&#9670;&nbsp;</a></span>SPI_EQ_CONFIG6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_EQ_CONFIG6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2761b7c19d7be66cc9383e1d0c0f116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2761b7c19d7be66cc9383e1d0c0f116">&#9670;&nbsp;</a></span>SPI_EQ_CONFIG7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_EQ_CONFIG7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb177f19470329ba6f34e5aed5b97de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb177f19470329ba6f34e5aed5b97de5">&#9670;&nbsp;</a></span>SPI_EQ_EXTRA_SPI_LSBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_EQ_EXTRA_SPI_LSBITS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38fedb12e7a69df78b5859301336e8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38fedb12e7a69df78b5859301336e8ae">&#9670;&nbsp;</a></span>SPI_I_TUNE_R_CAL_TERMBLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I_TUNE_R_CAL_TERMBLK1&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27dc7aa0fbe3065a43deba16b750f326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27dc7aa0fbe3065a43deba16b750f326">&#9670;&nbsp;</a></span>SPI_I_TUNE_R_CAL_TERMBLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I_TUNE_R_CAL_TERMBLK2&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48e97277d9f5f18b97df004075566045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e97277d9f5f18b97df004075566045">&#9670;&nbsp;</a></span>SPI_PA_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PA_CTRL&#160;&#160;&#160;(1 &lt;&lt; 2) /* PDP on/off via <a class="el" href="t__ad9528_8h.html#a07fa6f8cc5bd1d39b6501997f964e092aefea9eb0772378037221a3f1fe759a76">SPI</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad20120ed7a0b7e1a490caba97dd1b098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad20120ed7a0b7e1a490caba97dd1b098">&#9670;&nbsp;</a></span>SPI_PD_MASTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PD_MASTER&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ea923afe7500276def10235e04f4a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea923afe7500276def10235e04f4a6c">&#9670;&nbsp;</a></span>SPI_PLL_LOCK_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PLL_LOCK_RB&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a2d934f1e00728c66c382a6bdf440bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2d934f1e00728c66c382a6bdf440bd">&#9670;&nbsp;</a></span>SPI_RECAL_SYNTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RECAL_SYNTH&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e59ae0dae1b4ca95f597a82294f33b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e59ae0dae1b4ca95f597a82294f33b2">&#9670;&nbsp;</a></span>SPI_SYNC1_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SYNC1_PD&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a748d4242631715566804c7d377deca5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a748d4242631715566804c7d377deca5e">&#9670;&nbsp;</a></span>SPI_SYNC2_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SYNC2_PD&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5c61d702aa7900e958c9237af2b8bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5c61d702aa7900e958c9237af2b8bff">&#9670;&nbsp;</a></span>SPI_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXEN&#160;&#160;&#160;(1 &lt;&lt; 0) /* Spi TXEN */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1011c3d713c7588b29a5c53a2a385704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1011c3d713c7588b29a5c53a2a385704">&#9670;&nbsp;</a></span>SPIDRV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIDRV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Slew and drive strength for cmos interface */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abddf655682897ce07ad0146996f7b2db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abddf655682897ce07ad0146996f7b2db">&#9670;&nbsp;</a></span>SRC_LANE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC_LANE0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Logic Lane 0 source */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afca3a52d5c8be57ff74be493c6778001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afca3a52d5c8be57ff74be493c6778001">&#9670;&nbsp;</a></span>SRC_LANE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC_LANE1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* Logic Lane 1 source */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6042cafe71995fa5813e7ed0ba83a5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6042cafe71995fa5813e7ed0ba83a5f3">&#9670;&nbsp;</a></span>SRC_LANE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC_LANE2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Logic Lane 2 source */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa78da3ec9b920e5805300d4029503ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78da3ec9b920e5805300d4029503ae8">&#9670;&nbsp;</a></span>SRC_LANE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC_LANE3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* Logic Lane 3 source */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7bbf8a59cf0a5b7a5646c0632be249c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7bbf8a59cf0a5b7a5646c0632be249c">&#9670;&nbsp;</a></span>SRC_LANE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC_LANE4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Logic Lane 4 source */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a406b84ce278d86649702584fe572c6d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a406b84ce278d86649702584fe572c6d2">&#9670;&nbsp;</a></span>SRC_LANE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC_LANE5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* Logic Lane 5 source */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25bc0278689f3b0dcc41dc63fe14264d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25bc0278689f3b0dcc41dc63fe14264d">&#9670;&nbsp;</a></span>SRC_LANE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC_LANE6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Logic Lane 6 source */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc273cf57a4f3d2ac6c57de12a6ee0e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc273cf57a4f3d2ac6c57de12a6ee0e9">&#9670;&nbsp;</a></span>SRC_LANE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC_LANE7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* Logic Lane 7 source */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cc8c8cb072871ea1c44b93316741dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc8c8cb072871ea1c44b93316741dca">&#9670;&nbsp;</a></span>STAT_LDO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STAT_LDO0&#160;&#160;&#160;(1 &lt;&lt; 0) /* DAC0 LDO status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ac72618c17238be2378a8fea791d749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac72618c17238be2378a8fea791d749">&#9670;&nbsp;</a></span>STAT_LDO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STAT_LDO1&#160;&#160;&#160;(1 &lt;&lt; 1) /* DAC1 LDO status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7edf7c3c63daf6a5df834138cd8211a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7edf7c3c63daf6a5df834138cd8211a0">&#9670;&nbsp;</a></span>STAT_LDO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STAT_LDO2&#160;&#160;&#160;(1 &lt;&lt; 2) /* DAC2 LDO status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1eb455847dcdc00de49c57a1d81f3ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb455847dcdc00de49c57a1d81f3ef1">&#9670;&nbsp;</a></span>STAT_LDO3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STAT_LDO3&#160;&#160;&#160;(1 &lt;&lt; 3) /* DAC3 LDO status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fc0fb0c822e5e132b0c4682ce59dc3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc0fb0c822e5e132b0c4682ce59dc3e">&#9670;&nbsp;</a></span>SUBCLASSV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUBCLASSV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec3718608692cc733041c029feea2422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec3718608692cc733041c029feea2422">&#9670;&nbsp;</a></span>SUBCLASSV_LOCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUBCLASSV_LOCAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* JESD204B subclass */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2db13bfc1169962dbbc5efbf414f0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2db13bfc1169962dbbc5efbf414f0c6">&#9670;&nbsp;</a></span>SUBCLASSV_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUBCLASSV_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf7d82f3dc8b8ca6d1bab3036659d710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf7d82f3dc8b8ca6d1bab3036659d710">&#9670;&nbsp;</a></span>SYNCARM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNCARM&#160;&#160;&#160;(1 &lt;&lt; 6) /* Sync Arming Strobe */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b567d195028316a1816c8ef39306334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b567d195028316a1816c8ef39306334">&#9670;&nbsp;</a></span>SYNCB_ERR_DUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNCB_ERR_DUR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Duration of SYNCOUT low for the purpose of error reporting */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adabe354808ea8638cdad6b699f88b75e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabe354808ea8638cdad6b699f88b75e">&#9670;&nbsp;</a></span>SYNCB_SYNCREQ_DUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNCB_SYNCREQ_DUR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Duration of SYNCOUT low for purpose of synchronization request */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add2264c7e446d20cdceb0dae66869709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add2264c7e446d20cdceb0dae66869709">&#9670;&nbsp;</a></span>SYNCBYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNCBYPASS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Sync Bypass handshaking */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f8308efa49be8338e61de5e5420dcae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8308efa49be8338e61de5e5420dcae">&#9670;&nbsp;</a></span>SYNCCLRLAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNCCLRLAST&#160;&#160;&#160;(1 &lt;&lt; 4) /* Sync Clear LAST_ */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fe86d305df69f1c80e3bd942556dcd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe86d305df69f1c80e3bd942556dcd2">&#9670;&nbsp;</a></span>SYNCCLRSTKY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNCCLRSTKY&#160;&#160;&#160;(1 &lt;&lt; 5) /* Sync Sticky Bit Clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3e2834f471732a450a7472c6319cc80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e2834f471732a450a7472c6319cc80">&#9670;&nbsp;</a></span>SYNCENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNCENABLE&#160;&#160;&#160;(1 &lt;&lt; 7) /* SyncLogic Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad53ad7ff21f881d8c83bd2702bca3679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53ad7ff21f881d8c83bd2702bca3679">&#9670;&nbsp;</a></span>SYNCMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNCMODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Sync Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91791999e8efc179782495249c113e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91791999e8efc179782495249c113e28">&#9670;&nbsp;</a></span>SYNTH_RECAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNTH_RECAL&#160;&#160;&#160;(1 &lt;&lt; 7) /* Recalibrate VCO Band */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1096a3bcb1d33bab56e2746735bef164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1096a3bcb1d33bab56e2746735bef164">&#9670;&nbsp;</a></span>SYS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_MASK&#160;&#160;&#160;(1 &lt;&lt; 2) /* <a class="el" href="t__ad9528_8h.html#acdc723dfce0e71ec519692c8256d9025af2edc19cf35e085cd843d7df37987b08">SYSREF</a> Receiver TXen mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9095069b66af7b4a219540343bc9fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9095069b66af7b4a219540343bc9fab">&#9670;&nbsp;</a></span>SYSOPMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSOPMODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* System Operating Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9addc10e4698ceb43b6ed659d61a1b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9addc10e4698ceb43b6ed659d61a1b17">&#9670;&nbsp;</a></span>SYSREF_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSREF_RISE&#160;&#160;&#160;(1 &lt;&lt; 2) /* Use <a class="el" href="t__ad9528_8h.html#acdc723dfce0e71ec519692c8256d9025af2edc19cf35e085cd843d7df37987b08">SYSREF</a> rising edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91839a58195b9c2b4dbd104bd5dba91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91839a58195b9c2b4dbd104bd5dba91c">&#9670;&nbsp;</a></span>TARRFAPHAZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TARRFAPHAZ&#160;&#160;&#160;(1 &lt;&lt; 0) /* Target Polarity of Rf Divider */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c66bf9d9d00f2c3795265a18d1b61a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c66bf9d9d00f2c3795265a18d1b61a6">&#9670;&nbsp;</a></span>THRMNEG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THRMNEG&#160;&#160;&#160;(1 &lt;&lt; 1) /* Error &lt; 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14160f155589ef447b4ebac3e5851b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14160f155589ef447b4ebac3e5851b26">&#9670;&nbsp;</a></span>THRMOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THRMOLD&#160;&#160;&#160;(1 &lt;&lt; 7) /* Error is from a prior sample */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa7cf2d60db84fc346c695b1a0791aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa7cf2d60db84fc346c695b1a0791aa4">&#9670;&nbsp;</a></span>THRMOVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THRMOVER&#160;&#160;&#160;(1 &lt;&lt; 4) /* Error &gt; +WinLimit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a301fe2467f9a80c8c8590f48566c82a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301fe2467f9a80c8c8590f48566c82a7">&#9670;&nbsp;</a></span>THRMPOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THRMPOS&#160;&#160;&#160;(1 &lt;&lt; 3) /* Sync Current Error Under Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaf14ff304a252e0f64ebfabdbe74ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaf14ff304a252e0f64ebfabdbe74ed9">&#9670;&nbsp;</a></span>THRMUNDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THRMUNDER&#160;&#160;&#160;(1 &lt;&lt; 0) /* Error &lt; -WinLimit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06325878a48831b91adf2648e628a908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06325878a48831b91adf2648e628a908">&#9670;&nbsp;</a></span>THRMZERO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THRMZERO&#160;&#160;&#160;(1 &lt;&lt; 2) /* Error = 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af85fb5ed28d6881d2da22cae77944e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85fb5ed28d6881d2da22cae77944e91">&#9670;&nbsp;</a></span>TX_DIG_CLK_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_DIG_CLK_PD&#160;&#160;&#160;(1 &lt;&lt; 0) /* 1 = Digital clocks will be shut down when Tx_enable pin is low. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a569e072c31487fbcf490816d470ba68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a569e072c31487fbcf490816d470ba68f">&#9670;&nbsp;</a></span>TXEN_SM_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TXEN_SM_EN&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable TXEN state machine */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2287f424cea1541a4fe9b78e36b57dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2287f424cea1541a4fe9b78e36b57dbc">&#9670;&nbsp;</a></span>UEKC_FLAG_OR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UEKC_FLAG_OR_MASK&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4001c0faf83e78931951b727b4e6549b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4001c0faf83e78931951b727b4e6549b">&#9670;&nbsp;</a></span>UNEX_K_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UNEX_K_S&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc19f3a011c630d8e2791505a141db43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc19f3a011c630d8e2791505a141db43">&#9670;&nbsp;</a></span>VCO_BIAS_REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCO_BIAS_REF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* VCO Bias control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac101ba70ec23bc72004c96c63f6f4500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac101ba70ec23bc72004c96c63f6f4500">&#9670;&nbsp;</a></span>VCO_CAL_REF_MON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCO_CAL_REF_MON&#160;&#160;&#160;(1 &lt;&lt; 3) /* Sent control voltage to outside world */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a669ab765038ac81435ecabe92ef62ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669ab765038ac81435ecabe92ef62ae3">&#9670;&nbsp;</a></span>VCO_CAL_REF_TCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCO_CAL_REF_TCF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* TempCo for cal ref */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad87179744e0431c7095a23c5ceef0ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad87179744e0431c7095a23c5ceef0ee8">&#9670;&nbsp;</a></span>VCO_VAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCO_VAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Varactor KVO setting */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65c2d73fca1f4e118f00ac72189b64b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c2d73fca1f4e118f00ac72189b64b4">&#9670;&nbsp;</a></span>VCO_VAR_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCO_VAR_OFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Varactor Offset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41d6d619bdf57aae9f5b406aa8c52524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41d6d619bdf57aae9f5b406aa8c52524">&#9670;&nbsp;</a></span>VCO_VAR_REF_TCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCO_VAR_REF_TCF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* Varactor Reference TempCo */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a08ce45c8bcf99c7da3787d620cf2e55d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ce45c8bcf99c7da3787d620cf2e55d">&#9670;&nbsp;</a></span>ad9144_dac_calibrate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ad9144_dac_calibrate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *&#160;</td>
          <td class="paramname"><em>dev</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf06c22427ee662beb6ac3e5e502c636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf06c22427ee662beb6ac3e5e502c636">&#9670;&nbsp;</a></span>ad9144_datapath_prbs_test()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ad9144_datapath_prbs_test </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *&#160;</td>
          <td class="paramname"><em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structad9144__init__param.html">ad9144_init_param</a> *&#160;</td>
          <td class="paramname"><em>init_param</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ad9144_datapath_prbs_test </p>

</div>
</div>
<a id="a034a27da68f0586c24f1e2761ee0afe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a034a27da68f0586c24f1e2761ee0afe6">&#9670;&nbsp;</a></span>ad9144_remove()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ad9144_remove </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *&#160;</td>
          <td class="paramname"><em>dev</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Free the resources allocated by <a class="el" href="ad9144_8c.html#a204417b365a61839fff3dee300141b72" title="ad9144_setup">ad9144_setup()</a>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dev</td><td>- The device structure.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SUCCESS in case of success, negative error code otherwise. </dd></dl>

</div>
</div>
<a id="a37f9b383ea7e7bf5a39f3f9ba6ec260b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37f9b383ea7e7bf5a39f3f9ba6ec260b">&#9670;&nbsp;</a></span>ad9144_set_nco()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ad9144_set_nco </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *&#160;</td>
          <td class="paramname"><em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>f_carrier_khz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>phase</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a204417b365a61839fff3dee300141b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a204417b365a61839fff3dee300141b72">&#9670;&nbsp;</a></span>ad9144_setup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ad9144_setup </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> **&#160;</td>
          <td class="paramname"><em>device</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structad9144__init__param.html">ad9144_init_param</a> *&#160;</td>
          <td class="paramname"><em>init_param</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ad9144_setup </p>

</div>
</div>
<a id="a5c6deb37b6af03fcaef768811b00237e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6deb37b6af03fcaef768811b00237e">&#9670;&nbsp;</a></span>ad9144_short_pattern_test()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ad9144_short_pattern_test </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *&#160;</td>
          <td class="paramname"><em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structad9144__init__param.html">ad9144_init_param</a> *&#160;</td>
          <td class="paramname"><em>init_param</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ad9144_short_pattern_test </p>

</div>
</div>
<a id="ad50885c10f3b1a76854c59082ed1a5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad50885c10f3b1a76854c59082ed1a5cb">&#9670;&nbsp;</a></span>ad9144_spi_check_status()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ad9144_spi_check_status </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *&#160;</td>
          <td class="paramname"><em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>reg_mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>exp_reg_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ad9144_spi_check_status </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9144_8h_ad50885c10f3b1a76854c59082ed1a5cb_icgraph.png" border="0" usemap="#ad9144_8h_ad50885c10f3b1a76854c59082ed1a5cb_icgraph" alt=""/></div>
<map name="ad9144_8h_ad50885c10f3b1a76854c59082ed1a5cb_icgraph" id="ad9144_8h_ad50885c10f3b1a76854c59082ed1a5cb_icgraph">
<area shape="rect" title="ad9144_spi_check_status" alt="" coords="249,31,437,57"/>
<area shape="rect" href="ad9144_8h.html#a08ce45c8bcf99c7da3787d620cf2e55d" title=" " alt="" coords="21,5,185,32"/>
<area shape="rect" href="ad9144_8h.html#a5c6deb37b6af03fcaef768811b00237e" title="ad9144_short_pattern_test" alt="" coords="5,56,201,83"/>
</map>
</div>

</div>
</div>
<a id="a082dfb533c57677e5206d3979d4d2bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082dfb533c57677e5206d3979d4d2bff">&#9670;&nbsp;</a></span>ad9144_spi_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ad9144_spi_read </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *&#160;</td>
          <td class="paramname"><em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>reg_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ad9144_spi_read </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9144_8h_a082dfb533c57677e5206d3979d4d2bff_icgraph.png" border="0" usemap="#ad9144_8h_a082dfb533c57677e5206d3979d4d2bff_icgraph" alt=""/></div>
<map name="ad9144_8h_a082dfb533c57677e5206d3979d4d2bff_icgraph" id="ad9144_8h_a082dfb533c57677e5206d3979d4d2bff_icgraph">
<area shape="rect" title="ad9144_spi_read" alt="" coords="500,107,632,133"/>
<area shape="rect" href="ad9144_8h.html#aaf06c22427ee662beb6ac3e5e502c636" title="ad9144_datapath_prbs_test" alt="" coords="249,5,452,32"/>
<area shape="rect" href="ad9144_8h.html#a37f9b383ea7e7bf5a39f3f9ba6ec260b" title=" " alt="" coords="287,56,414,83"/>
<area shape="rect" href="ad9144_8h.html#a204417b365a61839fff3dee300141b72" title="ad9144_setup" alt="" coords="294,107,407,133"/>
<area shape="rect" href="ad9144_8h.html#ad50885c10f3b1a76854c59082ed1a5cb" title="ad9144_spi_check_status" alt="" coords="257,157,445,184"/>
<area shape="rect" href="ad9144_8h.html#a6110170d89a1e8340f07e4c044797cf1" title="ad9144_status &#45; return the status of the JESD interface" alt="" coords="292,208,409,235"/>
<area shape="rect" href="ad9144_8h.html#a08ce45c8bcf99c7da3787d620cf2e55d" title=" " alt="" coords="21,132,185,159"/>
<area shape="rect" href="ad9144_8h.html#a5c6deb37b6af03fcaef768811b00237e" title="ad9144_short_pattern_test" alt="" coords="5,183,201,209"/>
</map>
</div>

</div>
</div>
<a id="ab30f82fd5f7cd4144c017e1956a51e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab30f82fd5f7cd4144c017e1956a51e47">&#9670;&nbsp;</a></span>ad9144_spi_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ad9144_spi_write </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *&#160;</td>
          <td class="paramname"><em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>reg_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ad9144_spi_write </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9144_8h_ab30f82fd5f7cd4144c017e1956a51e47_icgraph.png" border="0" usemap="#ad9144_8h_ab30f82fd5f7cd4144c017e1956a51e47_icgraph" alt=""/></div>
<map name="ad9144_8h_ab30f82fd5f7cd4144c017e1956a51e47_icgraph" id="ad9144_8h_ab30f82fd5f7cd4144c017e1956a51e47_icgraph">
<area shape="rect" title="ad9144_spi_write" alt="" coords="417,132,553,159"/>
<area shape="rect" href="ad9144_8h.html#a08ce45c8bcf99c7da3787d620cf2e55d" title=" " alt="" coords="186,5,350,32"/>
<area shape="rect" href="ad9144_8h.html#aaf06c22427ee662beb6ac3e5e502c636" title="ad9144_datapath_prbs_test" alt="" coords="167,56,369,83"/>
<area shape="rect" href="ad9144_8h.html#a37f9b383ea7e7bf5a39f3f9ba6ec260b" title=" " alt="" coords="205,107,331,133"/>
<area shape="rect" href="ad9144_8h.html#a204417b365a61839fff3dee300141b72" title="ad9144_setup" alt="" coords="5,208,119,235"/>
<area shape="rect" href="ad9144_8h.html#a5c6deb37b6af03fcaef768811b00237e" title="ad9144_short_pattern_test" alt="" coords="170,208,366,235"/>
<area shape="rect" href="ad9144_8c.html#a1aa061ffd6111ad64ee00dd031753c69" title=" " alt="" coords="185,259,351,285"/>
</map>
</div>

</div>
</div>
<a id="a6110170d89a1e8340f07e4c044797cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6110170d89a1e8340f07e4c044797cf1">&#9670;&nbsp;</a></span>ad9144_status()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ad9144_status </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9144__dev.html">ad9144_dev</a> *&#160;</td>
          <td class="paramname"><em>dev</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ad9144_status - return the status of the JESD interface </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
