module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire c_temp;
    add16 ins1(
        .a(a[15:0]),
        .b(b[15:0]),
        .cin(0),
        .cout(c_temp),
        .sum(sum[15:0])
    );
    
    add16 ins2(
        .a(a[31:16]),
        .b(b[31:16]),
        .cin(c_temp),
        .sum(sum[31:16])
    );

endmodule
