Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Feb 28 12:55:57 2026
| Host         : LENOVO8302 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file suma4bitr_timing_summary_routed.rpt -pb suma4bitr_timing_summary_routed.pb -rpx suma4bitr_timing_summary_routed.rpx -warn_on_violation
| Design       : suma4bitr
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.044ns  (logic 5.161ns (42.850%)  route 6.883ns (57.150%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           3.828     4.776    a_IBUF[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I2_O)        0.152     4.928 r  sout_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.978     5.906    c1
    SLICE_X0Y14          LUT5 (Prop_lut5_I0_O)        0.354     6.260 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.077     8.337    cout_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.707    12.044 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000    12.044    cout
    U16                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.457ns  (logic 4.935ns (43.072%)  route 6.522ns (56.928%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           3.828     4.776    a_IBUF[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I2_O)        0.152     4.928 r  sout_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.971     5.899    c1
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.326     6.225 r  sout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.723     7.948    sout_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.457 r  sout_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.457    sout[2]
    V19                                                               r  sout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.450ns  (logic 4.935ns (43.096%)  route 6.516ns (56.904%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           3.828     4.776    a_IBUF[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I2_O)        0.152     4.928 r  sout_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.978     5.906    c1
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.326     6.232 r  sout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.709     7.942    sout_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.450 r  sout_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.450    sout[3]
    W18                                                               r  sout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.956ns  (logic 4.602ns (42.001%)  route 6.354ns (57.999%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           3.821     4.769    a_IBUF[0]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.124     4.893 r  sout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.533     7.426    sout_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.956 r  sout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.956    sout[0]
    E19                                                               r  sout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.111ns  (logic 4.573ns (45.229%)  route 5.538ns (54.771%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           3.828     4.776    a_IBUF[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.124     4.900 r  sout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.709     6.610    sout_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.111 r  sout_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.111    sout[1]
    U19                                                               r  sout[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            sout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.471ns (65.440%)  route 0.777ns (34.560%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.426     0.643    a_IBUF[2]
    SLICE_X0Y14          LUT5 (Prop_lut5_I0_O)        0.045     0.688 r  sout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.039    sout_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.248 r  sout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.248    sout[3]
    W18                                                               r  sout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            sout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.472ns (65.442%)  route 0.777ns (34.558%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.427     0.644    a_IBUF[2]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.045     0.689 r  sout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.039    sout_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.249 r  sout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.249    sout[2]
    V19                                                               r  sout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.468ns (63.495%)  route 0.844ns (36.505%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cin_IBUF_inst/O
                         net (fo=3, routed)           0.493     0.714    cin_IBUF
    SLICE_X0Y16          LUT5 (Prop_lut5_I2_O)        0.045     0.759 r  sout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.110    sout_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.312 r  sout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.312    sout[1]
    U19                                                               r  sout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.533ns (62.118%)  route 0.935ns (37.882%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.426     0.643    a_IBUF[2]
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.048     0.691 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.509     1.199    cout_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.467 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.467    cout
    U16                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.497ns (55.701%)  route 1.190ns (44.299%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cin_IBUF_inst/O
                         net (fo=3, routed)           0.482     0.703    cin_IBUF
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.748 r  sout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.708     1.456    sout_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.687 r  sout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.687    sout[0]
    E19                                                               r  sout[0] (OUT)
  -------------------------------------------------------------------    -------------------





