{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651798162728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651798162728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 06:19:22 2022 " "Processing started: Fri May 06 06:19:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651798162728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798162728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798162728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651798163025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651798163025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-desc " "Found design unit 1: ALU-desc" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170698 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-desc " "Found design unit 1: controller-desc" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170714 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 4 2 " "Found 4 design units, including 2 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp-desc " "Found design unit 1: temp-desc" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170729 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Datapath-desc " "Found design unit 2: Datapath-desc" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170729 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170729 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath " "Found entity 2: Datapath" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-desc " "Found design unit 1: demux-desc" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170729 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "devices.vhd 8 4 " "Found 8 design units, including 4 entities, in source file devices.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-behaviour " "Found design unit 1: mux_2x1-behaviour" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_4x1-desc " "Found design unit 2: mux_4x1-desc" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 demux_1x2-desc " "Found design unit 3: demux_1x2-desc" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 demux_1x4-desc " "Found design unit 4: demux_1x4-desc" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170745 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170745 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4x1 " "Found entity 2: mux_4x1" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170745 ""} { "Info" "ISGN_ENTITY_NAME" "3 demux_1x2 " "Found entity 3: demux_1x2" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170745 ""} { "Info" "ISGN_ENTITY_NAME" "4 demux_1x4 " "Found entity 4: demux_1x4" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-desc " "Found design unit 1: mem-desc" {  } { { "Memory.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170745 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "Memory.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170745 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Mux.vhd " "Entity \"mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1651798170761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-desc " "Found design unit 1: mux-desc" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170761 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-desc " "Found design unit 1: rf-desc" {  } { { "RegFile.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/RegFile.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170761 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "RegFile.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/RegFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-desc " "Found design unit 1: reg-desc" {  } { { "Register.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Register.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170776 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Register.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC-arc " "Found design unit 1: RISC-arc" {  } { { "RISC.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/RISC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170776 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC " "Found entity 1: RISC" {  } { { "RISC.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/RISC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se7-desc " "Found design unit 1: se7-desc" {  } { { "se7.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/se7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170792 ""} { "Info" "ISGN_ENTITY_NAME" "1 se7 " "Found entity 1: se7" {  } { { "se7.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/se7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se10-desc " "Found design unit 1: se10-desc" {  } { { "se10.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/se10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170807 ""} { "Info" "ISGN_ENTITY_NAME" "1 se10 " "Found entity 1: se10" {  } { { "se10.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/se10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShift1-desc " "Found design unit 1: LeftShift1-desc" {  } { { "Shift1.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Shift1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170807 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShift1 " "Found entity 1: LeftShift1" {  } { { "Shift1.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Shift1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShift7-desc " "Found design unit 1: LeftShift7-desc" {  } { { "Shift7.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Shift7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170823 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShift7 " "Found entity 1: LeftShift7" {  } { { "Shift7.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Shift7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16-desc " "Found design unit 1: Add16-desc" {  } { { "Add16.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Add16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "Add16.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Add16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg-anda " "Found design unit 1: andg-anda" {  } { { "andg.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/andg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170823 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg " "Found entity 1: andg" {  } { { "andg.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/andg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-OnebitFullAdd_arc " "Found design unit 1: Full_Adder-OnebitFullAdd_arc" {  } { { "Full_Adder.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Full_Adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170839 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Full_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-halfadder_arc " "Found design unit 1: halfadder-halfadder_arc" {  } { { "halfadder.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/halfadder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170854 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/halfadder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "org.vhd 2 1 " "Found 2 design units, including 1 entities, in source file org.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org-ora " "Found design unit 1: org-ora" {  } { { "org.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/org.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170854 ""} { "Info" "ISGN_ENTITY_NAME" "1 org " "Found entity 1: org" {  } { { "org.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/org.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xorg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg-xora " "Found design unit 1: xorg-xora" {  } { { "xorg.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/xorg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170870 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg " "Found entity 1: xorg" {  } { { "xorg.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/xorg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notg-nota " "Found design unit 1: notg-nota" {  } { { "notg.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/notg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170870 ""} { "Info" "ISGN_ENTITY_NAME" "1 notg " "Found entity 1: notg" {  } { { "notg.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/notg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651798170870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC " "Elaborating entity \"RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651798170933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t3_out_risc RISC.vhd(55) " "Verilog HDL or VHDL warning at RISC.vhd(55): object \"t3_out_risc\" assigned a value but never read" {  } { { "RISC.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/RISC.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651798170933 "|RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_out RISC.vhd(55) " "Verilog HDL or VHDL warning at RISC.vhd(55): object \"pc_out\" assigned a value but never read" {  } { { "RISC.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/RISC.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651798170933 "|RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_t2 RISC.vhd(55) " "Verilog HDL or VHDL warning at RISC.vhd(55): object \"pre_t2\" assigned a value but never read" {  } { { "RISC.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/RISC.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651798170933 "|RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2_val RISC.vhd(55) " "Verilog HDL or VHDL warning at RISC.vhd(55): object \"t2_val\" assigned a value but never read" {  } { { "RISC.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/RISC.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651798170933 "|RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_out RISC.vhd(59) " "Verilog HDL or VHDL warning at RISC.vhd(59): object \"state_out\" assigned a value but never read" {  } { { "RISC.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/RISC.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651798170933 "|RISC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:my_controller " "Elaborating entity \"controller\" for hierarchy \"controller:my_controller\"" {  } { { "RISC.vhd" "my_controller" { Text "//Mac/Home/Desktop/Project4thMay/RISC.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_in controller.vhd(16) " "VHDL Signal Declaration warning at controller.vhd(16): used implicit default value for signal \"pc_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(81) " "VHDL Process Statement warning at controller.vhd(81): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(84) " "VHDL Process Statement warning at controller.vhd(84): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_flag_actual controller.vhd(85) " "VHDL Process Statement warning at controller.vhd(85): signal \"carry_flag_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(91) " "VHDL Process Statement warning at controller.vhd(91): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_flag_actual controller.vhd(92) " "VHDL Process Statement warning at controller.vhd(92): signal \"zero_flag_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(98) " "VHDL Process Statement warning at controller.vhd(98): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(101) " "VHDL Process Statement warning at controller.vhd(101): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(104) " "VHDL Process Statement warning at controller.vhd(104): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(109) " "VHDL Process Statement warning at controller.vhd(109): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(112) " "VHDL Process Statement warning at controller.vhd(112): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(129) " "VHDL Process Statement warning at controller.vhd(129): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(132) " "VHDL Process Statement warning at controller.vhd(132): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(147) " "VHDL Process Statement warning at controller.vhd(147): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_c controller.vhd(150) " "VHDL Process Statement warning at controller.vhd(150): signal \"flag_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(151) " "VHDL Process Statement warning at controller.vhd(151): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(153) " "VHDL Process Statement warning at controller.vhd(153): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(156) " "VHDL Process Statement warning at controller.vhd(156): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(158) " "VHDL Process Statement warning at controller.vhd(158): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_c controller.vhd(165) " "VHDL Process Statement warning at controller.vhd(165): signal \"flag_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(166) " "VHDL Process Statement warning at controller.vhd(166): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(170) " "VHDL Process Statement warning at controller.vhd(170): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_t3 controller.vhd(171) " "VHDL Process Statement warning at controller.vhd(171): signal \"pre_t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(177) " "VHDL Process Statement warning at controller.vhd(177): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(218) " "VHDL Process Statement warning at controller.vhd(218): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_c controller.vhd(221) " "VHDL Process Statement warning at controller.vhd(221): signal \"flag_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(222) " "VHDL Process Statement warning at controller.vhd(222): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(224) " "VHDL Process Statement warning at controller.vhd(224): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(227) " "VHDL Process Statement warning at controller.vhd(227): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(274) " "VHDL Process Statement warning at controller.vhd(274): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_c controller.vhd(277) " "VHDL Process Statement warning at controller.vhd(277): signal \"flag_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(278) " "VHDL Process Statement warning at controller.vhd(278): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(280) " "VHDL Process Statement warning at controller.vhd(280): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "controller.vhd(281) " "VHDL Subtype or Type Declaration warning at controller.vhd(281): subtype or type has null range" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 281 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "controller.vhd(281) " "VHDL warning at controller.vhd(281): ignored assignment of value to null range" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 281 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(283) " "VHDL Process Statement warning at controller.vhd(283): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_c controller.vhd(319) " "VHDL Process Statement warning at controller.vhd(319): signal \"flag_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(320) " "VHDL Process Statement warning at controller.vhd(320): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_c controller.vhd(354) " "VHDL Process Statement warning at controller.vhd(354): signal \"flag_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(355) " "VHDL Process Statement warning at controller.vhd(355): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(426) " "VHDL Process Statement warning at controller.vhd(426): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(429) " "VHDL Process Statement warning at controller.vhd(429): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_t3 controller.vhd(444) " "VHDL Process Statement warning at controller.vhd(444): signal \"pre_t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(517) " "VHDL Process Statement warning at controller.vhd(517): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(520) " "VHDL Process Statement warning at controller.vhd(520): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 520 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctrl controller.vhd(50) " "VHDL Process Statement warning at controller.vhd(50): inferring latch(es) for signal or variable \"ctrl\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_bar controller.vhd(50) " "VHDL Process Statement warning at controller.vhd(50): inferring latch(es) for signal or variable \"rd_bar\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_bar controller.vhd(50) " "VHDL Process Statement warning at controller.vhd(50): inferring latch(es) for signal or variable \"wr_bar\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextstate controller.vhd(50) " "VHDL Process Statement warning at controller.vhd(50): inferring latch(es) for signal or variable \"nextstate\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_flag_actual controller.vhd(50) " "VHDL Process Statement warning at controller.vhd(50): inferring latch(es) for signal or variable \"carry_flag_actual\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_flag_actual controller.vhd(50) " "VHDL Process Statement warning at controller.vhd(50): inferring latch(es) for signal or variable \"zero_flag_actual\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798170948 "|RISC|controller:my_controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ctrl\[39..37\] controller.vhd(12) " "Using initial value X (don't care) for net \"ctrl\[39..37\]\" at controller.vhd(12)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[0\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[0\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[1\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[1\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[2\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[2\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[3\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[3\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[4\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[4\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[5\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[5\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[6\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[6\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[7\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[7\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[8\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[8\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[9\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[9\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[10\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[10\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[11\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[11\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[12\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[12\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[13\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[13\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[14\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[14\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag_actual\[15\] controller.vhd(50) " "Inferred latch for \"zero_flag_actual\[15\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[0\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[0\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[1\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[1\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[2\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[2\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[3\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[3\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[4\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[4\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[5\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[5\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[6\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[6\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[7\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[7\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[8\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[8\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[9\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[9\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[10\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[10\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[11\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[11\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[12\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[12\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[13\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[13\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[14\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[14\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag_actual\[15\] controller.vhd(50) " "Inferred latch for \"carry_flag_actual\[15\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] controller.vhd(50) " "Inferred latch for \"nextstate\[0\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] controller.vhd(50) " "Inferred latch for \"nextstate\[1\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] controller.vhd(50) " "Inferred latch for \"nextstate\[2\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[3\] controller.vhd(50) " "Inferred latch for \"nextstate\[3\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[4\] controller.vhd(50) " "Inferred latch for \"nextstate\[4\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[5\] controller.vhd(50) " "Inferred latch for \"nextstate\[5\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[6\] controller.vhd(50) " "Inferred latch for \"nextstate\[6\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[7\] controller.vhd(50) " "Inferred latch for \"nextstate\[7\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[8\] controller.vhd(50) " "Inferred latch for \"nextstate\[8\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[9\] controller.vhd(50) " "Inferred latch for \"nextstate\[9\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[10\] controller.vhd(50) " "Inferred latch for \"nextstate\[10\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[11\] controller.vhd(50) " "Inferred latch for \"nextstate\[11\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[12\] controller.vhd(50) " "Inferred latch for \"nextstate\[12\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[13\] controller.vhd(50) " "Inferred latch for \"nextstate\[13\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[14\] controller.vhd(50) " "Inferred latch for \"nextstate\[14\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[15\] controller.vhd(50) " "Inferred latch for \"nextstate\[15\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[16\] controller.vhd(50) " "Inferred latch for \"nextstate\[16\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[17\] controller.vhd(50) " "Inferred latch for \"nextstate\[17\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[18\] controller.vhd(50) " "Inferred latch for \"nextstate\[18\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[19\] controller.vhd(50) " "Inferred latch for \"nextstate\[19\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[20\] controller.vhd(50) " "Inferred latch for \"nextstate\[20\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170964 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[21\] controller.vhd(50) " "Inferred latch for \"nextstate\[21\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[22\] controller.vhd(50) " "Inferred latch for \"nextstate\[22\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[23\] controller.vhd(50) " "Inferred latch for \"nextstate\[23\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[24\] controller.vhd(50) " "Inferred latch for \"nextstate\[24\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[25\] controller.vhd(50) " "Inferred latch for \"nextstate\[25\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[26\] controller.vhd(50) " "Inferred latch for \"nextstate\[26\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[27\] controller.vhd(50) " "Inferred latch for \"nextstate\[27\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[28\] controller.vhd(50) " "Inferred latch for \"nextstate\[28\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[29\] controller.vhd(50) " "Inferred latch for \"nextstate\[29\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[30\] controller.vhd(50) " "Inferred latch for \"nextstate\[30\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[31\] controller.vhd(50) " "Inferred latch for \"nextstate\[31\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_bar controller.vhd(50) " "Inferred latch for \"wr_bar\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_bar controller.vhd(50) " "Inferred latch for \"rd_bar\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[0\] controller.vhd(50) " "Inferred latch for \"ctrl\[0\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[1\] controller.vhd(50) " "Inferred latch for \"ctrl\[1\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[2\] controller.vhd(50) " "Inferred latch for \"ctrl\[2\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[3\] controller.vhd(50) " "Inferred latch for \"ctrl\[3\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[4\] controller.vhd(50) " "Inferred latch for \"ctrl\[4\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[5\] controller.vhd(50) " "Inferred latch for \"ctrl\[5\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[6\] controller.vhd(50) " "Inferred latch for \"ctrl\[6\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[7\] controller.vhd(50) " "Inferred latch for \"ctrl\[7\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[8\] controller.vhd(50) " "Inferred latch for \"ctrl\[8\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[9\] controller.vhd(50) " "Inferred latch for \"ctrl\[9\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[10\] controller.vhd(50) " "Inferred latch for \"ctrl\[10\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[11\] controller.vhd(50) " "Inferred latch for \"ctrl\[11\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[12\] controller.vhd(50) " "Inferred latch for \"ctrl\[12\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[13\] controller.vhd(50) " "Inferred latch for \"ctrl\[13\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[14\] controller.vhd(50) " "Inferred latch for \"ctrl\[14\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[15\] controller.vhd(50) " "Inferred latch for \"ctrl\[15\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[16\] controller.vhd(50) " "Inferred latch for \"ctrl\[16\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[17\] controller.vhd(50) " "Inferred latch for \"ctrl\[17\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[18\] controller.vhd(50) " "Inferred latch for \"ctrl\[18\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[19\] controller.vhd(50) " "Inferred latch for \"ctrl\[19\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[20\] controller.vhd(50) " "Inferred latch for \"ctrl\[20\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[21\] controller.vhd(50) " "Inferred latch for \"ctrl\[21\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[22\] controller.vhd(50) " "Inferred latch for \"ctrl\[22\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[23\] controller.vhd(50) " "Inferred latch for \"ctrl\[23\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[24\] controller.vhd(50) " "Inferred latch for \"ctrl\[24\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[25\] controller.vhd(50) " "Inferred latch for \"ctrl\[25\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[26\] controller.vhd(50) " "Inferred latch for \"ctrl\[26\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[27\] controller.vhd(50) " "Inferred latch for \"ctrl\[27\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[28\] controller.vhd(50) " "Inferred latch for \"ctrl\[28\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[29\] controller.vhd(50) " "Inferred latch for \"ctrl\[29\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[30\] controller.vhd(50) " "Inferred latch for \"ctrl\[30\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[31\] controller.vhd(50) " "Inferred latch for \"ctrl\[31\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[32\] controller.vhd(50) " "Inferred latch for \"ctrl\[32\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[33\] controller.vhd(50) " "Inferred latch for \"ctrl\[33\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[34\] controller.vhd(50) " "Inferred latch for \"ctrl\[34\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[35\] controller.vhd(50) " "Inferred latch for \"ctrl\[35\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[36\] controller.vhd(50) " "Inferred latch for \"ctrl\[36\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[40\] controller.vhd(50) " "Inferred latch for \"ctrl\[40\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[41\] controller.vhd(50) " "Inferred latch for \"ctrl\[41\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[42\] controller.vhd(50) " "Inferred latch for \"ctrl\[42\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[43\] controller.vhd(50) " "Inferred latch for \"ctrl\[43\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[44\] controller.vhd(50) " "Inferred latch for \"ctrl\[44\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[45\] controller.vhd(50) " "Inferred latch for \"ctrl\[45\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[46\] controller.vhd(50) " "Inferred latch for \"ctrl\[46\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[47\] controller.vhd(50) " "Inferred latch for \"ctrl\[47\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[48\] controller.vhd(50) " "Inferred latch for \"ctrl\[48\]\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798170979 "|RISC|controller:my_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:my_datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:my_datapath\"" {  } { { "RISC.vhd" "my_datapath" { Text "//Mac/Home/Desktop/Project4thMay/RISC.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfd2 Datapath.vhd(47) " "Verilog HDL or VHDL warning at Datapath.vhd(47): object \"rfd2\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rfd2_t2 Datapath.vhd(48) " "VHDL Signal Declaration warning at Datapath.vhd(48): used implicit default value for signal \"rfd2_t2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_prev Datapath.vhd(291) " "VHDL Process Statement warning at Datapath.vhd(291): inferring latch(es) for signal or variable \"pc_prev\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[0\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[0\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[1\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[1\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[2\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[2\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[3\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[3\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[4\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[4\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[5\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[5\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[6\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[6\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[7\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[7\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[8\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[8\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[9\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[9\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[10\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[10\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[11\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[11\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[12\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[12\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[13\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[13\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[14\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[14\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_prev\[15\] Datapath.vhd(291) " "Inferred latch for \"pc_prev\[15\]\" at Datapath.vhd(291)" {  } { { "Datapath.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Datapath:my_datapath\|mux:dev1 " "Elaborating entity \"mux\" for hierarchy \"Datapath:my_datapath\|mux:dev1\"" {  } { { "Datapath.vhd" "dev1" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op Mux.vhd(20) " "VHDL Process Statement warning at Mux.vhd(20): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] Mux.vhd(20) " "Inferred latch for \"op\[0\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] Mux.vhd(20) " "Inferred latch for \"op\[1\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] Mux.vhd(20) " "Inferred latch for \"op\[2\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] Mux.vhd(20) " "Inferred latch for \"op\[3\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] Mux.vhd(20) " "Inferred latch for \"op\[4\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] Mux.vhd(20) " "Inferred latch for \"op\[5\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] Mux.vhd(20) " "Inferred latch for \"op\[6\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] Mux.vhd(20) " "Inferred latch for \"op\[7\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[8\] Mux.vhd(20) " "Inferred latch for \"op\[8\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[9\] Mux.vhd(20) " "Inferred latch for \"op\[9\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[10\] Mux.vhd(20) " "Inferred latch for \"op\[10\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[11\] Mux.vhd(20) " "Inferred latch for \"op\[11\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[12\] Mux.vhd(20) " "Inferred latch for \"op\[12\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[13\] Mux.vhd(20) " "Inferred latch for \"op\[13\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[14\] Mux.vhd(20) " "Inferred latch for \"op\[14\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[15\] Mux.vhd(20) " "Inferred latch for \"op\[15\]\" at Mux.vhd(20)" {  } { { "Mux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 "|RISC|Datapath:my_datapath|mux:dev1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:my_datapath\|ALU:dev3 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:my_datapath\|ALU:dev3\"" {  } { { "Datapath.vhd" "dev3" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171058 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t ALU.vhd(32) " "VHDL Process Statement warning at ALU.vhd(32): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry ALU.vhd(33) " "VHDL Process Statement warning at ALU.vhd(33): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out ALU.vhd(29) " "VHDL Process Statement warning at ALU.vhd(29): inferring latch(es) for signal or variable \"alu_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_out ALU.vhd(29) " "VHDL Process Statement warning at ALU.vhd(29): inferring latch(es) for signal or variable \"c_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_out ALU.vhd(29) " "VHDL Process Statement warning at ALU.vhd(29): inferring latch(es) for signal or variable \"z_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[0\] ALU.vhd(29) " "Inferred latch for \"z_out\[0\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[1\] ALU.vhd(29) " "Inferred latch for \"z_out\[1\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[2\] ALU.vhd(29) " "Inferred latch for \"z_out\[2\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[3\] ALU.vhd(29) " "Inferred latch for \"z_out\[3\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[4\] ALU.vhd(29) " "Inferred latch for \"z_out\[4\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[5\] ALU.vhd(29) " "Inferred latch for \"z_out\[5\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[6\] ALU.vhd(29) " "Inferred latch for \"z_out\[6\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[7\] ALU.vhd(29) " "Inferred latch for \"z_out\[7\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[8\] ALU.vhd(29) " "Inferred latch for \"z_out\[8\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[9\] ALU.vhd(29) " "Inferred latch for \"z_out\[9\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[10\] ALU.vhd(29) " "Inferred latch for \"z_out\[10\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[11\] ALU.vhd(29) " "Inferred latch for \"z_out\[11\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[12\] ALU.vhd(29) " "Inferred latch for \"z_out\[12\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[13\] ALU.vhd(29) " "Inferred latch for \"z_out\[13\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[14\] ALU.vhd(29) " "Inferred latch for \"z_out\[14\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[15\] ALU.vhd(29) " "Inferred latch for \"z_out\[15\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[0\] ALU.vhd(29) " "Inferred latch for \"c_out\[0\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[1\] ALU.vhd(29) " "Inferred latch for \"c_out\[1\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[2\] ALU.vhd(29) " "Inferred latch for \"c_out\[2\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[3\] ALU.vhd(29) " "Inferred latch for \"c_out\[3\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[4\] ALU.vhd(29) " "Inferred latch for \"c_out\[4\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[5\] ALU.vhd(29) " "Inferred latch for \"c_out\[5\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[6\] ALU.vhd(29) " "Inferred latch for \"c_out\[6\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[7\] ALU.vhd(29) " "Inferred latch for \"c_out\[7\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[8\] ALU.vhd(29) " "Inferred latch for \"c_out\[8\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[9\] ALU.vhd(29) " "Inferred latch for \"c_out\[9\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[10\] ALU.vhd(29) " "Inferred latch for \"c_out\[10\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[11\] ALU.vhd(29) " "Inferred latch for \"c_out\[11\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[12\] ALU.vhd(29) " "Inferred latch for \"c_out\[12\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[13\] ALU.vhd(29) " "Inferred latch for \"c_out\[13\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[14\] ALU.vhd(29) " "Inferred latch for \"c_out\[14\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[15\] ALU.vhd(29) " "Inferred latch for \"c_out\[15\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] ALU.vhd(29) " "Inferred latch for \"alu_out\[0\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] ALU.vhd(29) " "Inferred latch for \"alu_out\[1\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] ALU.vhd(29) " "Inferred latch for \"alu_out\[2\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] ALU.vhd(29) " "Inferred latch for \"alu_out\[3\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] ALU.vhd(29) " "Inferred latch for \"alu_out\[4\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] ALU.vhd(29) " "Inferred latch for \"alu_out\[5\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] ALU.vhd(29) " "Inferred latch for \"alu_out\[6\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] ALU.vhd(29) " "Inferred latch for \"alu_out\[7\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] ALU.vhd(29) " "Inferred latch for \"alu_out\[8\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] ALU.vhd(29) " "Inferred latch for \"alu_out\[9\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] ALU.vhd(29) " "Inferred latch for \"alu_out\[10\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] ALU.vhd(29) " "Inferred latch for \"alu_out\[11\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] ALU.vhd(29) " "Inferred latch for \"alu_out\[12\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] ALU.vhd(29) " "Inferred latch for \"alu_out\[13\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] ALU.vhd(29) " "Inferred latch for \"alu_out\[14\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] ALU.vhd(29) " "Inferred latch for \"alu_out\[15\]\" at ALU.vhd(29)" {  } { { "ALU.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 "|RISC|Datapath:my_datapath|ALU:dev3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 Datapath:my_datapath\|ALU:dev3\|Add16:add1 " "Elaborating entity \"Add16\" for hierarchy \"Datapath:my_datapath\|ALU:dev3\|Add16:add1\"" {  } { { "ALU.vhd" "add1" { Text "//Mac/Home/Desktop/Project4thMay/ALU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Datapath:my_datapath\|ALU:dev3\|Add16:add1\|Full_Adder:a1 " "Elaborating entity \"Full_Adder\" for hierarchy \"Datapath:my_datapath\|ALU:dev3\|Add16:add1\|Full_Adder:a1\"" {  } { { "Add16.vhd" "a1" { Text "//Mac/Home/Desktop/Project4thMay/Add16.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder Datapath:my_datapath\|ALU:dev3\|Add16:add1\|Full_Adder:a1\|halfadder:halfadder1 " "Elaborating entity \"halfadder\" for hierarchy \"Datapath:my_datapath\|ALU:dev3\|Add16:add1\|Full_Adder:a1\|halfadder:halfadder1\"" {  } { { "Full_Adder.vhd" "halfadder1" { Text "//Mac/Home/Desktop/Project4thMay/Full_Adder.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg Datapath:my_datapath\|ALU:dev3\|Add16:add1\|Full_Adder:a1\|halfadder:halfadder1\|xorg:xor1 " "Elaborating entity \"xorg\" for hierarchy \"Datapath:my_datapath\|ALU:dev3\|Add16:add1\|Full_Adder:a1\|halfadder:halfadder1\|xorg:xor1\"" {  } { { "halfadder.vhd" "xor1" { Text "//Mac/Home/Desktop/Project4thMay/halfadder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notg Datapath:my_datapath\|ALU:dev3\|Add16:add1\|Full_Adder:a1\|halfadder:halfadder1\|xorg:xor1\|notg:not1 " "Elaborating entity \"notg\" for hierarchy \"Datapath:my_datapath\|ALU:dev3\|Add16:add1\|Full_Adder:a1\|halfadder:halfadder1\|xorg:xor1\|notg:not1\"" {  } { { "xorg.vhd" "not1" { Text "//Mac/Home/Desktop/Project4thMay/xorg.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg Datapath:my_datapath\|ALU:dev3\|Add16:add1\|Full_Adder:a1\|halfadder:halfadder1\|xorg:xor1\|andg:and1 " "Elaborating entity \"andg\" for hierarchy \"Datapath:my_datapath\|ALU:dev3\|Add16:add1\|Full_Adder:a1\|halfadder:halfadder1\|xorg:xor1\|andg:and1\"" {  } { { "xorg.vhd" "and1" { Text "//Mac/Home/Desktop/Project4thMay/xorg.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org Datapath:my_datapath\|ALU:dev3\|Add16:add1\|Full_Adder:a1\|halfadder:halfadder1\|xorg:xor1\|org:or1 " "Elaborating entity \"org\" for hierarchy \"Datapath:my_datapath\|ALU:dev3\|Add16:add1\|Full_Adder:a1\|halfadder:halfadder1\|xorg:xor1\|org:or1\"" {  } { { "xorg.vhd" "or1" { Text "//Mac/Home/Desktop/Project4thMay/xorg.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x4 Datapath:my_datapath\|demux_1x4:dev4 " "Elaborating entity \"demux_1x4\" for hierarchy \"Datapath:my_datapath\|demux_1x4:dev4\"" {  } { { "Datapath.vhd" "dev4" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out0 Devices.vhd(88) " "VHDL Process Statement warning at Devices.vhd(88): inferring latch(es) for signal or variable \"out0\", which holds its previous value in one or more paths through the process" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out1 Devices.vhd(88) " "VHDL Process Statement warning at Devices.vhd(88): inferring latch(es) for signal or variable \"out1\", which holds its previous value in one or more paths through the process" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out2 Devices.vhd(88) " "VHDL Process Statement warning at Devices.vhd(88): inferring latch(es) for signal or variable \"out2\", which holds its previous value in one or more paths through the process" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out3 Devices.vhd(88) " "VHDL Process Statement warning at Devices.vhd(88): inferring latch(es) for signal or variable \"out3\", which holds its previous value in one or more paths through the process" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[0\] Devices.vhd(88) " "Inferred latch for \"out3\[0\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[1\] Devices.vhd(88) " "Inferred latch for \"out3\[1\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[2\] Devices.vhd(88) " "Inferred latch for \"out3\[2\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[3\] Devices.vhd(88) " "Inferred latch for \"out3\[3\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[4\] Devices.vhd(88) " "Inferred latch for \"out3\[4\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[5\] Devices.vhd(88) " "Inferred latch for \"out3\[5\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[6\] Devices.vhd(88) " "Inferred latch for \"out3\[6\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[7\] Devices.vhd(88) " "Inferred latch for \"out3\[7\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[8\] Devices.vhd(88) " "Inferred latch for \"out3\[8\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[9\] Devices.vhd(88) " "Inferred latch for \"out3\[9\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[10\] Devices.vhd(88) " "Inferred latch for \"out3\[10\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[11\] Devices.vhd(88) " "Inferred latch for \"out3\[11\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[12\] Devices.vhd(88) " "Inferred latch for \"out3\[12\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[13\] Devices.vhd(88) " "Inferred latch for \"out3\[13\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[14\] Devices.vhd(88) " "Inferred latch for \"out3\[14\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[15\] Devices.vhd(88) " "Inferred latch for \"out3\[15\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] Devices.vhd(88) " "Inferred latch for \"out2\[0\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] Devices.vhd(88) " "Inferred latch for \"out2\[1\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] Devices.vhd(88) " "Inferred latch for \"out2\[2\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] Devices.vhd(88) " "Inferred latch for \"out2\[3\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] Devices.vhd(88) " "Inferred latch for \"out2\[4\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] Devices.vhd(88) " "Inferred latch for \"out2\[5\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] Devices.vhd(88) " "Inferred latch for \"out2\[6\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] Devices.vhd(88) " "Inferred latch for \"out2\[7\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] Devices.vhd(88) " "Inferred latch for \"out2\[8\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] Devices.vhd(88) " "Inferred latch for \"out2\[9\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] Devices.vhd(88) " "Inferred latch for \"out2\[10\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] Devices.vhd(88) " "Inferred latch for \"out2\[11\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] Devices.vhd(88) " "Inferred latch for \"out2\[12\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] Devices.vhd(88) " "Inferred latch for \"out2\[13\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] Devices.vhd(88) " "Inferred latch for \"out2\[14\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] Devices.vhd(88) " "Inferred latch for \"out2\[15\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] Devices.vhd(88) " "Inferred latch for \"out1\[0\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] Devices.vhd(88) " "Inferred latch for \"out1\[1\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] Devices.vhd(88) " "Inferred latch for \"out1\[2\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] Devices.vhd(88) " "Inferred latch for \"out1\[3\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] Devices.vhd(88) " "Inferred latch for \"out1\[4\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] Devices.vhd(88) " "Inferred latch for \"out1\[5\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] Devices.vhd(88) " "Inferred latch for \"out1\[6\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] Devices.vhd(88) " "Inferred latch for \"out1\[7\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] Devices.vhd(88) " "Inferred latch for \"out1\[8\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[9\] Devices.vhd(88) " "Inferred latch for \"out1\[9\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[10\] Devices.vhd(88) " "Inferred latch for \"out1\[10\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[11\] Devices.vhd(88) " "Inferred latch for \"out1\[11\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[12\] Devices.vhd(88) " "Inferred latch for \"out1\[12\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[13\] Devices.vhd(88) " "Inferred latch for \"out1\[13\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[14\] Devices.vhd(88) " "Inferred latch for \"out1\[14\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[15\] Devices.vhd(88) " "Inferred latch for \"out1\[15\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] Devices.vhd(88) " "Inferred latch for \"out0\[0\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] Devices.vhd(88) " "Inferred latch for \"out0\[1\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] Devices.vhd(88) " "Inferred latch for \"out0\[2\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] Devices.vhd(88) " "Inferred latch for \"out0\[3\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[4\] Devices.vhd(88) " "Inferred latch for \"out0\[4\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[5\] Devices.vhd(88) " "Inferred latch for \"out0\[5\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[6\] Devices.vhd(88) " "Inferred latch for \"out0\[6\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[7\] Devices.vhd(88) " "Inferred latch for \"out0\[7\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[8\] Devices.vhd(88) " "Inferred latch for \"out0\[8\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[9\] Devices.vhd(88) " "Inferred latch for \"out0\[9\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[10\] Devices.vhd(88) " "Inferred latch for \"out0\[10\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[11\] Devices.vhd(88) " "Inferred latch for \"out0\[11\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[12\] Devices.vhd(88) " "Inferred latch for \"out0\[12\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[13\] Devices.vhd(88) " "Inferred latch for \"out0\[13\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[14\] Devices.vhd(88) " "Inferred latch for \"out0\[14\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[15\] Devices.vhd(88) " "Inferred latch for \"out0\[15\]\" at Devices.vhd(88)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 "|RISC|Datapath:my_datapath|demux_1x4:dev4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 Datapath:my_datapath\|mux_4x1:dev5 " "Elaborating entity \"mux_4x1\" for hierarchy \"Datapath:my_datapath\|mux_4x1:dev5\"" {  } { { "Datapath.vhd" "dev5" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171152 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op Devices.vhd(36) " "VHDL Process Statement warning at Devices.vhd(36): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] Devices.vhd(36) " "Inferred latch for \"op\[0\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] Devices.vhd(36) " "Inferred latch for \"op\[1\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] Devices.vhd(36) " "Inferred latch for \"op\[2\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] Devices.vhd(36) " "Inferred latch for \"op\[3\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] Devices.vhd(36) " "Inferred latch for \"op\[4\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] Devices.vhd(36) " "Inferred latch for \"op\[5\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] Devices.vhd(36) " "Inferred latch for \"op\[6\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] Devices.vhd(36) " "Inferred latch for \"op\[7\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[8\] Devices.vhd(36) " "Inferred latch for \"op\[8\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[9\] Devices.vhd(36) " "Inferred latch for \"op\[9\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[10\] Devices.vhd(36) " "Inferred latch for \"op\[10\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[11\] Devices.vhd(36) " "Inferred latch for \"op\[11\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[12\] Devices.vhd(36) " "Inferred latch for \"op\[12\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[13\] Devices.vhd(36) " "Inferred latch for \"op\[13\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[14\] Devices.vhd(36) " "Inferred latch for \"op\[14\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[15\] Devices.vhd(36) " "Inferred latch for \"op\[15\]\" at Devices.vhd(36)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|mux_4x1:dev5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp Datapath:my_datapath\|temp:dev6 " "Elaborating entity \"temp\" for hierarchy \"Datapath:my_datapath\|temp:dev6\"" {  } { { "Datapath.vhd" "dev6" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux Datapath:my_datapath\|demux:dev7 " "Elaborating entity \"demux\" for hierarchy \"Datapath:my_datapath\|demux:dev7\"" {  } { { "Datapath.vhd" "dev7" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out0 Demux.vhd(20) " "VHDL Process Statement warning at Demux.vhd(20): inferring latch(es) for signal or variable \"out0\", which holds its previous value in one or more paths through the process" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out1 Demux.vhd(20) " "VHDL Process Statement warning at Demux.vhd(20): inferring latch(es) for signal or variable \"out1\", which holds its previous value in one or more paths through the process" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out2 Demux.vhd(20) " "VHDL Process Statement warning at Demux.vhd(20): inferring latch(es) for signal or variable \"out2\", which holds its previous value in one or more paths through the process" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out3 Demux.vhd(20) " "VHDL Process Statement warning at Demux.vhd(20): inferring latch(es) for signal or variable \"out3\", which holds its previous value in one or more paths through the process" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out4 Demux.vhd(20) " "VHDL Process Statement warning at Demux.vhd(20): inferring latch(es) for signal or variable \"out4\", which holds its previous value in one or more paths through the process" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out5 Demux.vhd(20) " "VHDL Process Statement warning at Demux.vhd(20): inferring latch(es) for signal or variable \"out5\", which holds its previous value in one or more paths through the process" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out6 Demux.vhd(20) " "VHDL Process Statement warning at Demux.vhd(20): inferring latch(es) for signal or variable \"out6\", which holds its previous value in one or more paths through the process" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out7 Demux.vhd(20) " "VHDL Process Statement warning at Demux.vhd(20): inferring latch(es) for signal or variable \"out7\", which holds its previous value in one or more paths through the process" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[0\] Demux.vhd(20) " "Inferred latch for \"out7\[0\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[1\] Demux.vhd(20) " "Inferred latch for \"out7\[1\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[2\] Demux.vhd(20) " "Inferred latch for \"out7\[2\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[3\] Demux.vhd(20) " "Inferred latch for \"out7\[3\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[4\] Demux.vhd(20) " "Inferred latch for \"out7\[4\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[5\] Demux.vhd(20) " "Inferred latch for \"out7\[5\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[6\] Demux.vhd(20) " "Inferred latch for \"out7\[6\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[7\] Demux.vhd(20) " "Inferred latch for \"out7\[7\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[8\] Demux.vhd(20) " "Inferred latch for \"out7\[8\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[9\] Demux.vhd(20) " "Inferred latch for \"out7\[9\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[10\] Demux.vhd(20) " "Inferred latch for \"out7\[10\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[11\] Demux.vhd(20) " "Inferred latch for \"out7\[11\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[12\] Demux.vhd(20) " "Inferred latch for \"out7\[12\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[13\] Demux.vhd(20) " "Inferred latch for \"out7\[13\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[14\] Demux.vhd(20) " "Inferred latch for \"out7\[14\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[15\] Demux.vhd(20) " "Inferred latch for \"out7\[15\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[0\] Demux.vhd(20) " "Inferred latch for \"out6\[0\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[1\] Demux.vhd(20) " "Inferred latch for \"out6\[1\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[2\] Demux.vhd(20) " "Inferred latch for \"out6\[2\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[3\] Demux.vhd(20) " "Inferred latch for \"out6\[3\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[4\] Demux.vhd(20) " "Inferred latch for \"out6\[4\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[5\] Demux.vhd(20) " "Inferred latch for \"out6\[5\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[6\] Demux.vhd(20) " "Inferred latch for \"out6\[6\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[7\] Demux.vhd(20) " "Inferred latch for \"out6\[7\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[8\] Demux.vhd(20) " "Inferred latch for \"out6\[8\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[9\] Demux.vhd(20) " "Inferred latch for \"out6\[9\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[10\] Demux.vhd(20) " "Inferred latch for \"out6\[10\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[11\] Demux.vhd(20) " "Inferred latch for \"out6\[11\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[12\] Demux.vhd(20) " "Inferred latch for \"out6\[12\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[13\] Demux.vhd(20) " "Inferred latch for \"out6\[13\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[14\] Demux.vhd(20) " "Inferred latch for \"out6\[14\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out6\[15\] Demux.vhd(20) " "Inferred latch for \"out6\[15\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[0\] Demux.vhd(20) " "Inferred latch for \"out5\[0\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[1\] Demux.vhd(20) " "Inferred latch for \"out5\[1\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[2\] Demux.vhd(20) " "Inferred latch for \"out5\[2\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[3\] Demux.vhd(20) " "Inferred latch for \"out5\[3\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[4\] Demux.vhd(20) " "Inferred latch for \"out5\[4\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[5\] Demux.vhd(20) " "Inferred latch for \"out5\[5\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[6\] Demux.vhd(20) " "Inferred latch for \"out5\[6\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[7\] Demux.vhd(20) " "Inferred latch for \"out5\[7\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[8\] Demux.vhd(20) " "Inferred latch for \"out5\[8\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[9\] Demux.vhd(20) " "Inferred latch for \"out5\[9\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[10\] Demux.vhd(20) " "Inferred latch for \"out5\[10\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[11\] Demux.vhd(20) " "Inferred latch for \"out5\[11\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[12\] Demux.vhd(20) " "Inferred latch for \"out5\[12\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[13\] Demux.vhd(20) " "Inferred latch for \"out5\[13\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[14\] Demux.vhd(20) " "Inferred latch for \"out5\[14\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out5\[15\] Demux.vhd(20) " "Inferred latch for \"out5\[15\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[0\] Demux.vhd(20) " "Inferred latch for \"out4\[0\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[1\] Demux.vhd(20) " "Inferred latch for \"out4\[1\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[2\] Demux.vhd(20) " "Inferred latch for \"out4\[2\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[3\] Demux.vhd(20) " "Inferred latch for \"out4\[3\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[4\] Demux.vhd(20) " "Inferred latch for \"out4\[4\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[5\] Demux.vhd(20) " "Inferred latch for \"out4\[5\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[6\] Demux.vhd(20) " "Inferred latch for \"out4\[6\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[7\] Demux.vhd(20) " "Inferred latch for \"out4\[7\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[8\] Demux.vhd(20) " "Inferred latch for \"out4\[8\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[9\] Demux.vhd(20) " "Inferred latch for \"out4\[9\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[10\] Demux.vhd(20) " "Inferred latch for \"out4\[10\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[11\] Demux.vhd(20) " "Inferred latch for \"out4\[11\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[12\] Demux.vhd(20) " "Inferred latch for \"out4\[12\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[13\] Demux.vhd(20) " "Inferred latch for \"out4\[13\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[14\] Demux.vhd(20) " "Inferred latch for \"out4\[14\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[15\] Demux.vhd(20) " "Inferred latch for \"out4\[15\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[0\] Demux.vhd(20) " "Inferred latch for \"out3\[0\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[1\] Demux.vhd(20) " "Inferred latch for \"out3\[1\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[2\] Demux.vhd(20) " "Inferred latch for \"out3\[2\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[3\] Demux.vhd(20) " "Inferred latch for \"out3\[3\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[4\] Demux.vhd(20) " "Inferred latch for \"out3\[4\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[5\] Demux.vhd(20) " "Inferred latch for \"out3\[5\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[6\] Demux.vhd(20) " "Inferred latch for \"out3\[6\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[7\] Demux.vhd(20) " "Inferred latch for \"out3\[7\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[8\] Demux.vhd(20) " "Inferred latch for \"out3\[8\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[9\] Demux.vhd(20) " "Inferred latch for \"out3\[9\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[10\] Demux.vhd(20) " "Inferred latch for \"out3\[10\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[11\] Demux.vhd(20) " "Inferred latch for \"out3\[11\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[12\] Demux.vhd(20) " "Inferred latch for \"out3\[12\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[13\] Demux.vhd(20) " "Inferred latch for \"out3\[13\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[14\] Demux.vhd(20) " "Inferred latch for \"out3\[14\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[15\] Demux.vhd(20) " "Inferred latch for \"out3\[15\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] Demux.vhd(20) " "Inferred latch for \"out2\[0\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] Demux.vhd(20) " "Inferred latch for \"out2\[1\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] Demux.vhd(20) " "Inferred latch for \"out2\[2\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] Demux.vhd(20) " "Inferred latch for \"out2\[3\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] Demux.vhd(20) " "Inferred latch for \"out2\[4\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] Demux.vhd(20) " "Inferred latch for \"out2\[5\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] Demux.vhd(20) " "Inferred latch for \"out2\[6\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] Demux.vhd(20) " "Inferred latch for \"out2\[7\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] Demux.vhd(20) " "Inferred latch for \"out2\[8\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] Demux.vhd(20) " "Inferred latch for \"out2\[9\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] Demux.vhd(20) " "Inferred latch for \"out2\[10\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] Demux.vhd(20) " "Inferred latch for \"out2\[11\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] Demux.vhd(20) " "Inferred latch for \"out2\[12\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] Demux.vhd(20) " "Inferred latch for \"out2\[13\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] Demux.vhd(20) " "Inferred latch for \"out2\[14\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] Demux.vhd(20) " "Inferred latch for \"out2\[15\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] Demux.vhd(20) " "Inferred latch for \"out1\[0\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] Demux.vhd(20) " "Inferred latch for \"out1\[1\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] Demux.vhd(20) " "Inferred latch for \"out1\[2\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] Demux.vhd(20) " "Inferred latch for \"out1\[3\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] Demux.vhd(20) " "Inferred latch for \"out1\[4\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] Demux.vhd(20) " "Inferred latch for \"out1\[5\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] Demux.vhd(20) " "Inferred latch for \"out1\[6\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] Demux.vhd(20) " "Inferred latch for \"out1\[7\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] Demux.vhd(20) " "Inferred latch for \"out1\[8\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[9\] Demux.vhd(20) " "Inferred latch for \"out1\[9\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[10\] Demux.vhd(20) " "Inferred latch for \"out1\[10\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[11\] Demux.vhd(20) " "Inferred latch for \"out1\[11\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[12\] Demux.vhd(20) " "Inferred latch for \"out1\[12\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[13\] Demux.vhd(20) " "Inferred latch for \"out1\[13\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[14\] Demux.vhd(20) " "Inferred latch for \"out1\[14\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171167 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[15\] Demux.vhd(20) " "Inferred latch for \"out1\[15\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] Demux.vhd(20) " "Inferred latch for \"out0\[0\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] Demux.vhd(20) " "Inferred latch for \"out0\[1\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] Demux.vhd(20) " "Inferred latch for \"out0\[2\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] Demux.vhd(20) " "Inferred latch for \"out0\[3\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[4\] Demux.vhd(20) " "Inferred latch for \"out0\[4\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[5\] Demux.vhd(20) " "Inferred latch for \"out0\[5\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[6\] Demux.vhd(20) " "Inferred latch for \"out0\[6\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[7\] Demux.vhd(20) " "Inferred latch for \"out0\[7\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[8\] Demux.vhd(20) " "Inferred latch for \"out0\[8\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[9\] Demux.vhd(20) " "Inferred latch for \"out0\[9\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[10\] Demux.vhd(20) " "Inferred latch for \"out0\[10\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[11\] Demux.vhd(20) " "Inferred latch for \"out0\[11\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[12\] Demux.vhd(20) " "Inferred latch for \"out0\[12\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[13\] Demux.vhd(20) " "Inferred latch for \"out0\[13\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[14\] Demux.vhd(20) " "Inferred latch for \"out0\[14\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[15\] Demux.vhd(20) " "Inferred latch for \"out0\[15\]\" at Demux.vhd(20)" {  } { { "Demux.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Demux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux:dev7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 Datapath:my_datapath\|mux_2x1:dev15 " "Elaborating entity \"mux_2x1\" for hierarchy \"Datapath:my_datapath\|mux_2x1:dev15\"" {  } { { "Datapath.vhd" "dev15" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem Datapath:my_datapath\|mem:dev16 " "Elaborating entity \"mem\" for hierarchy \"Datapath:my_datapath\|mem:dev16\"" {  } { { "Datapath.vhd" "dev16" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM Memory.vhd(28) " "VHDL Process Statement warning at Memory.vhd(28): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Memory.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|mem:dev16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x2 Datapath:my_datapath\|demux_1x2:dev17 " "Elaborating entity \"demux_1x2\" for hierarchy \"Datapath:my_datapath\|demux_1x2:dev17\"" {  } { { "Datapath.vhd" "dev17" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out0 Devices.vhd(63) " "VHDL Process Statement warning at Devices.vhd(63): inferring latch(es) for signal or variable \"out0\", which holds its previous value in one or more paths through the process" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out1 Devices.vhd(63) " "VHDL Process Statement warning at Devices.vhd(63): inferring latch(es) for signal or variable \"out1\", which holds its previous value in one or more paths through the process" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] Devices.vhd(63) " "Inferred latch for \"out1\[0\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] Devices.vhd(63) " "Inferred latch for \"out1\[1\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] Devices.vhd(63) " "Inferred latch for \"out1\[2\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] Devices.vhd(63) " "Inferred latch for \"out1\[3\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] Devices.vhd(63) " "Inferred latch for \"out1\[4\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] Devices.vhd(63) " "Inferred latch for \"out1\[5\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] Devices.vhd(63) " "Inferred latch for \"out1\[6\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] Devices.vhd(63) " "Inferred latch for \"out1\[7\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] Devices.vhd(63) " "Inferred latch for \"out1\[8\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[9\] Devices.vhd(63) " "Inferred latch for \"out1\[9\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[10\] Devices.vhd(63) " "Inferred latch for \"out1\[10\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[11\] Devices.vhd(63) " "Inferred latch for \"out1\[11\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[12\] Devices.vhd(63) " "Inferred latch for \"out1\[12\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[13\] Devices.vhd(63) " "Inferred latch for \"out1\[13\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[14\] Devices.vhd(63) " "Inferred latch for \"out1\[14\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[15\] Devices.vhd(63) " "Inferred latch for \"out1\[15\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] Devices.vhd(63) " "Inferred latch for \"out0\[0\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] Devices.vhd(63) " "Inferred latch for \"out0\[1\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] Devices.vhd(63) " "Inferred latch for \"out0\[2\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] Devices.vhd(63) " "Inferred latch for \"out0\[3\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[4\] Devices.vhd(63) " "Inferred latch for \"out0\[4\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[5\] Devices.vhd(63) " "Inferred latch for \"out0\[5\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[6\] Devices.vhd(63) " "Inferred latch for \"out0\[6\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[7\] Devices.vhd(63) " "Inferred latch for \"out0\[7\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[8\] Devices.vhd(63) " "Inferred latch for \"out0\[8\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[9\] Devices.vhd(63) " "Inferred latch for \"out0\[9\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[10\] Devices.vhd(63) " "Inferred latch for \"out0\[10\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[11\] Devices.vhd(63) " "Inferred latch for \"out0\[11\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[12\] Devices.vhd(63) " "Inferred latch for \"out0\[12\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[13\] Devices.vhd(63) " "Inferred latch for \"out0\[13\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[14\] Devices.vhd(63) " "Inferred latch for \"out0\[14\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[15\] Devices.vhd(63) " "Inferred latch for \"out0\[15\]\" at Devices.vhd(63)" {  } { { "Devices.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/Devices.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 "|RISC|Datapath:my_datapath|demux_1x2:dev17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se7 Datapath:my_datapath\|se7:dev19 " "Elaborating entity \"se7\" for hierarchy \"Datapath:my_datapath\|se7:dev19\"" {  } { { "Datapath.vhd" "dev19" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se10 Datapath:my_datapath\|se10:dev22 " "Elaborating entity \"se10\" for hierarchy \"Datapath:my_datapath\|se10:dev22\"" {  } { { "Datapath.vhd" "dev22" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift1 Datapath:my_datapath\|LeftShift1:dev24 " "Elaborating entity \"LeftShift1\" for hierarchy \"Datapath:my_datapath\|LeftShift1:dev24\"" {  } { { "Datapath.vhd" "dev24" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift7 Datapath:my_datapath\|LeftShift7:dev25 " "Elaborating entity \"LeftShift7\" for hierarchy \"Datapath:my_datapath\|LeftShift7:dev25\"" {  } { { "Datapath.vhd" "dev25" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg Datapath:my_datapath\|reg:dev27 " "Elaborating entity \"reg\" for hierarchy \"Datapath:my_datapath\|reg:dev27\"" {  } { { "Datapath.vhd" "dev27" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf Datapath:my_datapath\|rf:dev34 " "Elaborating entity \"rf\" for hierarchy \"Datapath:my_datapath\|rf:dev34\"" {  } { { "Datapath.vhd" "dev34" { Text "//Mac/Home/Desktop/Project4thMay/Datapath.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651798171214 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "RISC.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/RISC.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651798171589 "|RISC|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISC.vhd" "" { Text "//Mac/Home/Desktop/Project4thMay/RISC.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651798171589 "|RISC|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651798171589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651798171589 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651798171589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651798171589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651798171667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 06:19:31 2022 " "Processing ended: Fri May 06 06:19:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651798171667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651798171667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651798171667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651798171667 ""}
