

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Sat May 11 22:35:39 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        UserDMA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 4 
3 --> 4 
4 --> 2 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.49>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%out_memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_memory"   --->   Operation 7 'read' 'out_memory_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_en_clrsts, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.40ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %in_en_clrsts"   --->   Operation 9 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_s2m_len, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.40ns)   --->   "%in_s2m_len_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %in_s2m_len"   --->   Operation 11 'read' 'in_s2m_len_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sts_clear, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.40ns)   --->   "%sts_clear_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %sts_clear"   --->   Operation 13 'read' 'sts_clear_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount47, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_16, i32 0, i32 0, void @empty_17, i32 10, i32 1024, void @empty_18, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 64, void @empty_17, void @empty_17"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %in_en_clrsts_read, void %.preheader.preheader, void" [UserDMA/userdma.cpp:12]   --->   Operation 17 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 18 'alloca' 'idx' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 0, i64 %idx" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 19 'store' 'store_ln0' <Predicate = (!in_en_clrsts_read)> <Delay = 1.29>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 20 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %sts_clear_read, void %._crit_edge1, void" [UserDMA/userdma.cpp:13]   --->   Operation 21 'br' 'br_ln13' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln14 = store i1 0, i1 %out_sts" [UserDMA/userdma.cpp:14]   --->   Operation 22 'store' 'store_ln14' <Predicate = (in_en_clrsts_read & sts_clear_read)> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln16 = store i32 0, i32 %final_s2m_len_V" [UserDMA/userdma.cpp:16]   --->   Operation 23 'store' 'store_ln16' <Predicate = (in_en_clrsts_read & sts_clear_read)> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln17 = br void %._crit_edge1" [UserDMA/userdma.cpp:17]   --->   Operation 24 'br' 'br_ln17' <Predicate = (in_en_clrsts_read & sts_clear_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.27>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.30ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %incount47" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'read' 'tmp_1' <Predicate = true> <Delay = 3.30> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.30> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i32 %tmp_1" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:154]   --->   Operation 27 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.96ns)   --->   "%icmp_ln23 = icmp_sgt  i32 %tmp_1, i32 0" [UserDMA/userdma.cpp:23]   --->   Operation 28 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %._crit_edge, void %.lr.ph" [UserDMA/userdma.cpp:23]   --->   Operation 29 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [UserDMA/userdma.cpp:23]   --->   Operation 30 'load' 'idx_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln23)   --->   "%shl_ln23 = shl i64 %idx_load, i64 2" [UserDMA/userdma.cpp:23]   --->   Operation 31 'shl' 'shl_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.69ns) (out node of the LUT)   --->   "%add_ln23 = add i64 %out_memory_read, i64 %shl_ln23" [UserDMA/userdma.cpp:23]   --->   Operation 32 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln23, i32 2, i32 63" [UserDMA/userdma.cpp:23]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%call_ln23 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2, i32 %gmem0, i62 %trunc_ln, i31 %trunc_ln154, i33 %inbuf, i31 %trunc_ln154" [UserDMA/userdma.cpp:23]   --->   Operation 35 'call' 'call_ln23' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.18>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln23 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2, i32 %gmem0, i62 %trunc_ln, i31 %trunc_ln154, i33 %inbuf, i31 %trunc_ln154" [UserDMA/userdma.cpp:23]   --->   Operation 36 'call' 'call_ln23' <Predicate = (!in_en_clrsts_read & icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%idx_load_1 = load i64 %idx" [UserDMA/userdma.cpp:28]   --->   Operation 38 'load' 'idx_load_1' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i32 %tmp_1" [UserDMA/userdma.cpp:28]   --->   Operation 39 'sext' 'sext_ln28' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.69ns)   --->   "%add_ln28 = add i64 %sext_ln28, i64 %idx_load_1" [UserDMA/userdma.cpp:28]   --->   Operation 40 'add' 'add_ln28' <Predicate = (!in_en_clrsts_read)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%final_s2m_len_V_load = load i32 %final_s2m_len_V"   --->   Operation 41 'load' 'final_s2m_len_V_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.89ns)   --->   "%add_ln885 = add i32 %final_s2m_len_V_load, i32 %tmp_1"   --->   Operation 42 'add' 'add_ln885' <Predicate = (!in_en_clrsts_read)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln885 = store i32 %add_ln885, i32 %final_s2m_len_V"   --->   Operation 43 'store' 'store_ln885' <Predicate = (!in_en_clrsts_read)> <Delay = 1.29>
ST_4 : Operation 44 [1/1] (1.96ns)   --->   "%icmp_ln1064 = icmp_eq  i32 %add_ln885, i32 %in_s2m_len_read"   --->   Operation 44 'icmp' 'icmp_ln1064' <Predicate = (!in_en_clrsts_read)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln1064, void %._crit_edge._crit_edge, void" [UserDMA/userdma.cpp:31]   --->   Operation 45 'br' 'br_ln31' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln32 = store i1 1, i1 %out_sts" [UserDMA/userdma.cpp:32]   --->   Operation 46 'store' 'store_ln32' <Predicate = (!in_en_clrsts_read & icmp_ln1064)> <Delay = 1.29>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge._crit_edge" [UserDMA/userdma.cpp:33]   --->   Operation 47 'br' 'br_ln33' <Predicate = (!in_en_clrsts_read & icmp_ln1064)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%out_sts_load_1 = load i1 %out_sts" [UserDMA/userdma.cpp:35]   --->   Operation 48 'load' 'out_sts_load_1' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln885, i32 6, i32 31"   --->   Operation 49 'partselect' 'tmp' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.98ns)   --->   "%icmp_ln1072 = icmp_eq  i26 %tmp, i26 0"   --->   Operation 50 'icmp' 'icmp_ln1072' <Predicate = (!in_en_clrsts_read)> <Delay = 1.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln1072, void %.loopexit.loopexit, void %._crit_edge._crit_edge..preheader_crit_edge" [UserDMA/userdma.cpp:36]   --->   Operation 51 'br' 'br_ln36' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln36 = store i64 %add_ln28, i64 %idx" [UserDMA/userdma.cpp:36]   --->   Operation 52 'store' 'store_ln36' <Predicate = (!in_en_clrsts_read & icmp_ln1072)> <Delay = 1.29>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln36 = br void %.preheader" [UserDMA/userdma.cpp:36]   --->   Operation 53 'br' 'br_ln36' <Predicate = (!in_en_clrsts_read & icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.29ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & !icmp_ln1072)> <Delay = 1.29>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%storemerge = phi i1 %out_sts_load, void %._crit_edge1, i1 %out_sts_load_1, void %.loopexit.loopexit" [UserDMA/userdma.cpp:18]   --->   Operation 55 'phi' 'storemerge' <Predicate = (!icmp_ln1072) | (in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_buf_sts, i1 %storemerge" [UserDMA/userdma.cpp:18]   --->   Operation 56 'write' 'write_ln18' <Predicate = (!icmp_ln1072) | (in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [UserDMA/userdma.cpp:38]   --->   Operation 57 'ret' 'ret_ln38' <Predicate = (!icmp_ln1072) | (in_en_clrsts_read)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%out_sts_load = load i1 %out_sts" [UserDMA/userdma.cpp:18]   --->   Operation 58 'load' 'out_sts_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.29ns)   --->   "%br_ln19 = br void %.loopexit" [UserDMA/userdma.cpp:19]   --->   Operation 59 'br' 'br_ln19' <Predicate = true> <Delay = 1.29>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.5ns
The critical path consists of the following:
	fifo read operation ('sts_clear_read') on port 'sts_clear' [18]  (3.4 ns)
	blocking operation 2.1 ns on control path)

 <State 2>: 5.27ns
The critical path consists of the following:
	fifo read operation ('tmp', X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'incount47' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [29]  (3.31 ns)
	'icmp' operation ('icmp_ln23', UserDMA/userdma.cpp:23) [31]  (1.97 ns)

 <State 3>: 3.26ns
The critical path consists of the following:
	'call' operation ('call_ln23', UserDMA/userdma.cpp:23) to 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2' [39]  (3.26 ns)

 <State 4>: 5.18ns
The critical path consists of the following:
	'load' operation ('idx_load_1', UserDMA/userdma.cpp:28) on local variable 'idx' [42]  (0 ns)
	'add' operation ('add_ln28', UserDMA/userdma.cpp:28) [44]  (2.69 ns)
	'store' operation ('store_ln36', UserDMA/userdma.cpp:36) of variable 'add_ln28', UserDMA/userdma.cpp:28 on local variable 'idx' [59]  (1.3 ns)
	blocking operation 1.19 ns on control path)

 <State 5>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge', UserDMA/userdma.cpp:18) with incoming values : ('out_sts_load_1', UserDMA/userdma.cpp:35) ('out_sts_load', UserDMA/userdma.cpp:18) [73]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
