[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of HCPL-0600-000E production of BROADCOM LIMITED from the text:CAUTION: It is advised that normal static precautions be taken in handling and assembly \nof this component to prevent damage and/or degradation which may be induced by ESD.Features\n\uf0b7\uf020 15 kV/μs minimum Common Mode Rejection (CMR) \nat VCM = 1KV for HCNW2611, HCPL-2611, HCPL-4661, \nHCPL-0611, HCPL-0661\n\uf0b7\uf020 High speed: 10 MBd typical\n\uf0b7\uf020 LSTTL/TTL compatible\n\uf0b7\uf020 Low input current capability: 5 mA\n\uf0b7\uf020 Guaranteed ac and dc performance over temper ature:  \n -40°C to +85°C\n\uf0b7\uf020 Available in 8-Pin DIP , SOIC-8, widebody packages\n\uf0b7\uf020 Strobable output (single channel products only)\n\uf0b7\uf020 Safety approval\nUL recognized - 3750 V rms for 1 minute and 5000  Vrms* for 1 minute per UL1577 CSA approvedIEC/EN/DIN EN 60747-5-2  approved with         V\nIORM = 560 V peak for 06xx Option 060   \n  VIORM = 630 V peak for 6N137/26xx Option 060        \n  VIORM = 1414 V peak for HCNW137/26X1\n\uf0b7\uf020 MIL-PRF-38534 hermetic version available \n(HCPL-56XX/66XX)\nApplications\n\uf0b7\uf020 Isolated line receiver\n\uf0b7\uf020 Computer-peripheral interfaces\n\uf0b7\uf020 Microprocessor system interfaces\n\uf0b7\uf020 Digital isolation for A/D, D/A conversion\n\uf0b7\uf020 Switching power supply\n\uf0b7\uf020 Instrument input/output isolation\n\uf0b7\uf020 Ground loop elimination\n\uf0b7\uf020 Pulse transformer replacement\n\uf0b7\uf020 Power transistor isolation in motor drives\n\uf0b7\uf020 Isolation of high speed logic systemsFunctional Diagram\n*5000 V rms/1 Minute rating is for HCNW137/26X1 and Option 020 \n(6N137, HCPL-2601/11/30/31, HCPL-4661) products only.A 0.1 \uf06dF bypass capacitor must be connected between pins 5 and 8.1\n2\n3\n48\n7\n6\n5CATHODEANODE\nGNDVVCC\nO1\n2\n3\n48\n7\n6\n5 ANODE 2CATHODE 2CATHODE 1ANODE 1\nGNDVVCC\nO2VEVO16N137, HCPL-2601/2611\nHCPL-0600/0601/0611HCPL-2630/2631/4661\nHCPL-0630/0631/0661\nNC\nNC\nLED\nON\nOFFONOFFONOFFENABLE\nH\nH\nLL\nNCNCOUTPUT\nL\nHHH\nL\nHTRUTH TABLE\n(POSITIVE LOGIC)\nLED\nON\nOFFOUTPUT\nL\nHTRUTH TABLE\n(POSITIVE LOGIC)SHIELD SHIELD6N137, HCNW137, HCNW2601, HCNW2611, HCPL-0600,\nHCPL-0601, HCPL-0611, HCPL-0630, HCPL-0631, HCPL-0661,HCPL-2601, HCPL-2611, HCPL-2630, HCPL-2631, HCPL-4661\nHigh CMR, High Speed TTL Compatible Optocouplers\nData Sheet  \nDescription\nThe 6N137, HCPL-26XX/06XX/4661, HCNW137/26X1 are \noptically coupled gates that combine a GaAsP light emit-ting diode and an integrated high gain photo detector. An enable input allows the detector to be strobed. The output of the detector IC is an open collector Schottky-clamped transistor. The internal shield provides a guar-anteed common mode transient immunity specifi  cation \nup to 15,000 V/μs  at Vcm=1000V.\nThis unique design provides maximum ac and dc circuit iso-\nlation while achieving TTL compatibility. The optocoupler ac and dc operational param e t ers are guaranteed from -\n40°C to +85°C allowing troublefree system performance.\nLead (Pb) Free\nRoHS 6 fully\ncompliant\nRoHS 6 fully co mpliant options available;\n-xxxE denotes a lead-f ree product\n2The 6N137, HCPL-26XX, HCPL-06XX, HCPL-4661, HCNW137, \nand HCNW26X1 are suitable for high speed logic interfac-ing, input/output buff  ering, as line receivers in environ-\nments that conventional line receivers cannot tolerate and are recom mended for use in extremely high ground or induced noise environments.\nSelection Guide\n   WidebodyMinimum CMR 8-Pin DIP (300 Mil) Small-Outline SO-8 (400 Mil) Hermetic\n   Input       Single\n   On-  Single Dual Single Dual Single and Dual dV/dt V\nCM Current Output Channel Channel Channel Channel Channel Channel\n (V/μs) (V) (mA) Enable Package Package Package Package Package Packages\n 1000 10 5 YES 6N137    \n 5,000 1,000 5 YES   HCPL-0600  HCNW137    NO  HCPL-2630  HCPL-0630 10,000 1,000  YES HCPL-2601  HCPL-0601  HCNW2601    NO  HCPL-2631  HCPL-0631 15,000 1,000  YES HCPL-2611  HCPL-0611  HCNW2611    NO  HCPL-4661  HCPL-0661 1,000 50  YES HCPL-2602\n[1]\n 3, 500 300  YES HCPL-2612[1]\n 1,000 50 3 YES HCPL-261A[1]  HCPL-061A[1]\n    NO  HCPL-263A[1]  HCPL-063A[1]\n 1,000[2] 1,000  YES HCPL-261N[1]  HCPL-061N[1]\n    NO  HCPL-263N[1]  HCPL-063N[1]\n 1,000 50 12.5 [3]      HCPL-193X[1] \n          HCPL-56XX[1]\n          HCPL-66XX[1]\nNotes:1.  Technical data are on separate Avago publications.2.  15 kV/μs with V\nCM = 1 kV can be achieved using Avago application circuit.\n3.  Enable is available for single channel products only, except for HCPL-193X devices.\n3Ordering Information\nHCPL-xxxx is UL Recognized with 3750 Vrms for 1 minute per UL1577.\nHCNWxxxx is UL Rcognized with 5000 Vrms for 1 minute per UL1577. \nPart\nNumberOption\nPackageSurface\nMountGull\nWingTape &\nReelUL 5000 Vrms/\n1 Minute\nRatingIEC/EN/DIN\nEN 60747-5-2 QuantityRoHS\nCompliantNon RoHS\nCompliant\n6N137-000E No option\n300mil \nDIP-850 per tube\n-300E #300 X X 50 per tube-500E #500 X X X 1000 per reel-020E #020 X 50 per tube-320E #320 X X X 50 per tube-520E #520 X X X X 1000 per reel\n-060E #060 X 50 per tube\n-560E -560 X X X X 1000 per reel\nHCPL-2601-000E No option\n300mil \nDIP-850 per tube\n-300E #300 X X 50 per tube-500E #500 X X X 1000 per reel-020E #020 X 50 per tube-320E #320 X X X 50 per tube\n-520E #520 X X X X 1000 per reel\n-060E #060 X 50 per tube-360E - X X X 50 per tube\nHCPL-2611-000E No option\n300mil \nDIP-850 per tube\n-300E #300 X X 50 per tube-500E #500 X X X 1000 per reel-020E #020 X 50 per tube-320E #320 X X X 50 per tube\n-520E #520 X X X X 1000 per reel\n-060E #060 X 50 per tube-360E #360 X X X 50 per tube-560E #560 X X X X 1000 per reel\nHCPL-2630-000E No option\n300mil \nDIP-850 per tube\n-300E #300 X X 50 per tube-500E #500 X X X 1000 per reel\n-020E #020 X 50 per tube\n-320E #320 X X X 50 per tube-520E -520 X X X X 1000 per reel\nHCPL-2631\nHCPL-4661-000E No option\n300mil \nDIP-850 per tube\n-300E #300 X X 50 per tube-500E #500 X X X 1000 per reel-020E #020 X 50 per tube\n-320E #320 X X X 50 per tube\n-520E #520 X X X X 1000 per reel\n4Schematic\nSHIELD8\n6\n52+\n3VF\nUSE OF A 0.1 µF BYPASS CAPACITOR CONNECTED\nBETWEEN PINS 5 AND 8 IS RECOMMENDED (SEE NOTE 5).–IF ICCVCC\nVO\nGNDIO\nVEIE 76N137, HCPL-2601/2611\nHCPL-0600/0601/0611\nHCNW137, HCNW2601/2611\nSHIELD8\n7+\n2VF1\n–IF1ICCVCC\nVO1IO11\nSHIELD6\n5–\n4VF2\n+IF2\nVO2\nGNDIO23HCPL-2630/2631/4661\nHCPL-0630/0631/0661Part\nNumberOption\nPackageSurface\nMountGull\nWingTape &\nReelUL 5000 Vrms/\n1 Minute\nRatingIEC/EN/DIN\nEN 60747-5-2 QuantityRoHS\nCompliantNon RoHS\nCompliant\nHCPL-0600HCPL-0601HCPL-0611-000E No option\nSO-8X 100 per tube\n-500E #500 X X 1500 per reel-060E #060 X X 100 per tube-560E #560 X X X 1500 per reel\nHCPL-0630\nHCPL-0631HCPL-0661-000E No option\nSO-8X 100 per tube\n-500E #500 X X 1500 per reel\nHCNW137\nHCNW2601HCNW2611-000E No option\n400 mil \nDIP-8   X X 42 per tube\n-300E #300 X X X X 42 per tube\n-500E #500 X X X X X 750 per reel\nTo order, choose a part number from the part number column and combine with the desired option from the option \ncolumn to form an order entry. Combination of Option 020 and Option 060 is not available.\nExample 1:  HCPL-2611-560E to order product of 300mil DIP Gull Wing Surface Mount package in Tape and Reel packag \n ing with IEC/EN/DIN EN 60747-5-2 Safety Approval in RoHS compliant.\nExample 2:  HCPL-2630 to order product of 300mil DIP package in tube packaging and non RoHS compliant.Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.\nNotes: \nThe notation ‘#XXX’ is used for existing products, while (new) products launched since 15th July 2001 and RoHS compliant option will use ‘-XXXE‘ .\n5Package Outline Drawings\n8-pin DIP Package** (6N137 , HCPL-2601/11/30/31, HCPL-4661)\n8-pin DIP Package with Gull Wing Surface Mount Option 300\n(6N137 , HCPL-2601/11/30/31, HCPL-4661)**JEDEC Registered Data (for 6N137 only).1.080 ± 0.320\n(0.043 ± 0.013)\n2.54 ± 0.25\n(0.100 ± 0.010)0.51 (0.020) MIN.\n0.65 (0.025) MAX.4.70 (0.185) MAX.\n2.92 (0.115) MIN.5° TYP.0.254+ 0.076\n- 0.051\n(0.010+ 0.003)\n- 0.002)7.62 ± 0.25\n(0.300 ± 0.010)\n6.35 ± 0.25\n(0.250 ± 0.010)9.65 ± 0.25\n(0.380 ± 0.010)\n1.78 (0.070) MAX.1.19 (0.047) MAX.A XXXXZ\nYYWWDATE CODE\nDIMENSIONS IN MILLIMETERS AND (INCHES).5 6 7 8\n4 3 2 1OPTION CODE*\nUL\nRECOGNITIONURTYPE NUMBER\n*MARKING CODE LETTER FOR OPTION NUMBERS\n"L" = OPTION 020"V" = OPTION 060OPTION NUMBERS 300 AND 500 NOT MARKED.\nNOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.3.56 ± 0.13\n(0.140 ± 0.005)\n0.635 ± 0.25\n(0.025 ± 0.010)\n12° NOM.9.65 ± 0.25\n(0.380 ± 0.010)\n0.635 ± 0.130\n(0.025 ± 0.005)7.62 ± 0.25\n(0.300 ± 0.010)5 6 7 8\n4 3 2 19.65 ± 0.25\n(0.380 ± 0.010)\n6.350 ± 0.25\n(0.250 ± 0.010)1.016 (0.040)\n1.27 (0.050)10.9 (0.430)\n2.0 (0.080)LAND PATTERN RECOMMENDATION\n1.080 ± 0.320\n(0.043 ± 0.013)1.780\n(0.070)\nMAX. 1.19\n(0.047)\nMAX.\n2.54\n(0.100)\nBSC\nDIMENSIONS IN MILLIMETERS (INCHES).\nLEAD COPLANARITY = 0.10 mm (0.004 INCHES).0.254+ 0.076\n- 0.051\n(0.010+ 0.003)\n- 0.002)\nNOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.3.56 ± 0.13\n(0.140 ± 0.005)\n6Small-Outline SO-8 Package (HCPL-0600/01/11/30/31/61)\n8-Pin Widebody DIP Package (HCNW137 , HCNW2601/11)XXX\nYWW8765\n4 3 2 15.994 ± 0.203\n(0.236 ± 0.008)\n3.937 ± 0.127\n(0.155 ± 0.005)\n0.406 ± 0.076\n(0.016 ± 0.003) 1.270\n(0.050)BSC\n5.080 ± 0.127\n(0.200 ± 0.005)\n3.175 ± 0.127\n(0.125 ± 0.005)1.524\n(0.060)45° X0.432\n(0.017)\n0.228 ± 0.025\n(0.009 ± 0.001)TYPE NUMBER\n(LAST 3 DIGITS)\nDATE CODE\n0.305\n(0.012)MIN.TOTAL PACKAGE LENGTH (INCLUSIVE OF MOLD FLASH)\n5.207 ± 0.254 (0.205 ± 0.010)\nDIMENSIONS IN MILLIMETERS (INCHES).\nLEAD COPLANARITY = 0.10 mm (0.004 INCHES) MAX.\nNOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.0.203 ± 0.102\n(0.008 ± 0.004)7°PIN ONE\n0 ~ 7°*\n*7.49 (0.295)\n1.9 (0.075)\n0.64 (0.025)LAND PATTERN RECOMMENDATION\n5 6 7 8\n4 3 2 111.23 ± 0.15\n(0.442 ± 0.006)\n1.80 ± 0.15\n(0.071 ± 0.006)5.10\n(0.201)MAX.1.55\n(0.061)\nMAX.\n2.54 (0.100)\nTYP.\nDIMENSIONS IN MILLIMETERS (INCHES).\nNOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.7° TYP.\n0.254+ 0.076\n- 0.0051\n(0.010+ 0.003)\n- 0.002)11.00\n(0.433)\n9.00 ± 0.15\n(0.354 ± 0.006)MAX.\n10.16 (0.400)\nTYP.A        \nHCNWXXXX\nYYWWDATE CODETYPE NUMBER\n0.51 (0.021) MIN.\n0.40 (0.016)\n0.56 (0.022)3.10 (0.122)3.90 (0.154)\n78-Pin Widebody DIP Package with Gull Wing Surface Mount Option 300 \n(HCNW137 , HCNW2601/11)\nSolder Refl  ow Temperature Profi  le1.00 ± 0.15\n(0.039 ± 0.006)\n7° NOM.12.30 ± 0.30\n(0.484 ± 0.012)\n0.75 ± 0.25\n(0.030 ± 0.010)11.00\n(0.433)5 6 7 8\n4 3 2 111.23 ± 0.15\n(0.442 ± 0.006)\n9.00 ± 0.15\n(0.354 ± 0.006)\n1.3\n(0.051)13.56\n(0.534)\n2.29\n(0.09)LAND PATTERN RECOMMENDATION\n1.80 ± 0.15\n(0.071 ± 0.006)4.00\n(0.158)MAX.1.55\n(0.061)\nMAX.\n2.54\n(0.100)\nBSC\nDIMENSIONS IN MILLIMETERS (INCHES).\nLEAD COPLANARITY = 0.10 mm (0.004 INCHES).NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.0.254+ 0.076\n- 0.0051\n(0.010+ 0.003)\n- 0.002)MAX.\n0\nTIME (SECONDS)TEMPERATURE ( °C)200\n100\n50 150 100 200 250300\n030\nSEC.\n50 SEC.30\nSEC.160 °C\n140 °C150 °CPEAK\nTEMP.\n245 °CPEAK\nTEMP.240 °CPEAK\nTEMP.\n230 °C\nSOLDERING\nTIME\n200 °C\nPREHEATING TIME\n150 °C, 90 + 30 SEC.2.5 C ± 0.5 °C/SEC.\n3 °C + 1 °C/–0.5 °C\nTIGHT\nTYPICALLOOSE ROOM\nTEMPERATUREPREHEATING RATE 3 °C + 1 °C/–0.5 °C/SEC.\nREFLOW HEATING RATE 2.5 °C ± 0.5 °C/SEC.\nNOTE: NON-HALIDE FLUX SHOULD BE USED.\n8Regulatory Information\nThe 6N137, HCPL-26XX/06XX/46XX, and HCNW137/26XX have been approved by the following organizations:Recommended Pb-free IR Profi  le\nInsulation and Safety Related Specifi  cations\n   8-pin DIP  Widebody\n    (300 Mil) SO-8 (400 Mil) Parameter  Symbol Value Value Value Units Conditions\n Minimum External L(101) 7.1 4.9 9.6 mm Measured from input terminals\n Air Gap (External      to output terminals, shortest Clearance)      distance through air.\n Minimum External L(102) 7.4 4.8 10.0 mm Measured from input terminals\n Tracking (External      to output terminals, shortest Creepage)      distance path along body.\n Minimum Internal  0.08 0.08 1.0 mm Through insulation distance,\n Plastic Gap      conductor to conductor, usually (Internal Clearance)      the direct distance between the       photoemitter and photodetector       inside the optocoupler cavity.\n Minimum Internal  NA NA 4.0 mm Measured from input terminals\n Tracking (Internal      to output terminals, along  Creepage)      internal cavity.\n Tracking Resistance CTI 200 200 200 Volts DIN IEC 112/VDE 0303 Part 1\n (Comparative Tracking Index)\n Isolation Group  IIIa IIIa IIIa  Material Group\n       (DIN VDE 0110, 1/89, Table 1)\nOption 300 - surface mount classifi  cation is Class A in accordance with CECC 00802.UL\nRecognized under UL 1577 , Component Recognition Program, File E55361.\nCSA\nApproved under CSA Component Acceptance Notice #5, File CA 88324.IEC/EN/DIN EN 60747-5-2\nApproved underIEC 60747-5-2:1997 + A1:2002EN 60747-5-2:2001 + A1:2002DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01  (Option 060 and HCNW only)217 °C\nRAMP-DOWN\n6 °C/SEC. MAX.RAMP-UP\n3 °C/SEC. MAX.\n150 - 200 °C* 260 +0/-5 °C\nt 25  °C to PEAK60 to 150 SEC.15 SEC.TIME WITHIN 5 °C of ACTUAL\nPEAK TEMPERATUREtp\nts\nPREHEAT\n60 to 180 SEC.tLTL\nTsmax\nTsmin\n25Tp\nTIMETEMPERATURENOTES:\nTHE TIME FROM 25 °C to PEAK\nTEMPERATURE = 8 MINUTES MAX.T\nsmax  = 200 °C,  Tsmin  = 150 °C\nNOTE: NON-HALIDE FLUX SHOULD BE USED.* RECOMMENDED PEAK TEMPERATURE FOR\n    WIDEBODY 400mils PACKAGE IS 245 °C\n9IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics\n(HCPL-06xx Option 060 Only)\n  Description Symbol Characteristic Units\n Installation classifi  cation per DIN VDE 0110/1.89, Table 1\n  for rated mains voltage ≤ 150 V rms  I-IV  \n  for rated mains voltage ≤ 300 V rms  I-III    for rated mains voltage ≤ 600 V rms  I-III   Climatic Classifi  cation  55/85/21  \n Pollution Degree (DIN VDE 0110/1.89)  2   Maximum Working Insulation Voltage V\nIORM 567 V peak\n Input to Output Test Voltage, Method b*\n  VIORM x 1.875 = VPR, 100% Production Test with tm = 1 sec, VPR 1063 V peak\n  Partial Discharge < 5 pC\n Input to Output Test Voltage, Method a*\n  VIORM x 1.5 = VPR, Type and Sample Test, VPR 851 V peak\n  tm = 60 sec, Partial Discharge < 5 pC\n Highest Allowable Overvoltage\n (Transient Overvoltage, tini = 10 sec) VIOTM 6000 V peak\n Safety Limiting Values  (Maximum values allowed in the event of a failure)   Case Temperature T\nS 150 °C\n   Input Current** IS,INPUT 150 mA\n   Output Power** PS,OUTPUT 600 mW\n Insulation Resistance at TS, VIO = 500 V RS ≥109 \uf057\n*Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section, IEC/EN/DIN EN 60747-5-2, for a \ndetailed description.\nNote: Isolation characteristics are guaranteed only within the saf ety maximum ratings which must be ensured by protective circu its in applica-\ntion.\n10IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics\n(HCPL-26xx; 46xx; 6N13x Option 060 Only)  Description Symbol Characteristic Units\n Installation classifi  cation per DIN VDE 0110/1.89, Table 1\n  for rated mains voltage ≤ 300 V rms  I-IV  \n  for rated mains voltage ≤ 450 V rms  I-III   Climatic Classifi  cation  55/85/21  \n Pollution Degree (DIN VDE 0110/1.89)  2   Maximum Working Insulation Voltage V\nIORM 630 V peak\n Input to Output Test Voltage, Method b*\n  VIORM x 1.875 = VPR, 100% Production Test with tm = 1 sec, VPR 1181 V peak\n  Partial Discharge < 5 pC\n Input to Output Test Voltage, Method a*\n  VIORM x 1.5 = VPR, Type and sample test, VPR 945 V peak\n  tm = 60 sec, Partial Discharge < 5 pC\n Highest Allowable Overvoltage*\n (Transient Overvoltage, tini = 10 sec) VIOTM 6000 V peak\n Safety Limiting Values  (Maximum values allowed in the event of a failure,  also see Figure 16, Thermal Derating curve.)   Case Temperature T\nS 175 °C\n   Input Current IS,INPUT 230 mA\n   Output Power PS,OUTPUT 600 mW\n Insulation Resistance at TS, VIO = 500 V RS ≥109 \uf057\n*Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section, IEC/EN/DIN EN 60747-5-2, for a \ndetailed description.Note: Isolation characteristics are guaranteed only within the saf ety maximum ratings which must be ensured by protective circu its in applica-\ntion.\nIEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics (HCNW137/2601/2611 Only)\n  Description Symbol Characteristic Units\n Installation classifi  cation per DIN VDE 0110/1.89, Table 1\n  for rated mains voltage ≤600 V rms  I-IV  \n  for rated mains voltage ≤1000 V rms  I-III   Climatic Classifi  cation (DIN IEC 68 part 1)  55/100/21  \n Pollution Degree (DIN VDE 0110/1.89)  2   Maximum Working Insulation Voltage V\nIORM 1414 V peak\n Input to Output Test Voltage, Method b*\n  VIORM x 1.875 = VPR, 100% Production Test with tm = 1 sec, VPR 2651 V peak\n  Partial Discharge < 5 pC\n Input to Output Test Voltage, Method a*\n  VIORM x 1.5 = VPR, Type and sample test, VPR 2121 V peak\n  tm = 60 sec, Partial Discharge < 5 pC\n Highest Allowable Overvoltage*\n (Transient Overvoltage, tini = 10 sec) VIOTM 8000 V peak\n Safety Limiting Values  (Maximum values allowed in the event of a failure,  also see Figure 16, Thermal Derating curve.)   Case Temperature T\nS 150 °C\n   Input Current IS,INPUT 400 mA\n   Output Power PS,OUTPUT 700 mW\n Insulation Resistance at TS, VIO = 500 V RS ≥109 \uf057\n*Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section, IEC/EN/DIN EN 60747-5-2, for a \ndetailed description.Note: Isolation characteristics are guaranteed only within the saf ety maximum ratings which must be ensured by protective circu its in applica-\ntion.\n11Absolute Maximum Ratings* (No Derating Required up to 85°C)\n Parameter Symbol Package** Min. Max. Units Note\n Storage Temperature TS  -55 125 °C\n Operating Temperature† TA  -40 85 °C\n Average Forward Input Current IF Single 8-Pin DIP  20 mA 2\n   Single SO-8   Widebody\n   Dual 8-Pin DIP  15  1, 3\n   Dual SO-8\n Reverse Input Voltage V\nR 8-Pin DIP , SO-8  5 V 1\n   Widebody  3 Input Power Dissipation P\nI Widebody  40 mW\n Supply Voltage VCC   7 V\n (1 Minute Maximum)\n Enable Input Voltage (Not to VE Single 8-Pin DIP  VCC + 0.5 V\n Exceed VCC by more than  Single SO-8\n 500 mV)  Widebody\n Enable Input Current IE   5 mA\n Output Collector Current IO   50 mA 1\n Output Collector Voltage VO   7 V 1\n Output Collector Power PO Single 8-Pin DIP  85 mW\n Dissipation  Single SO-8   Widebody\n   Dual 8-Pin DIP  60  1, 4\n   Dual SO-8\n Lead Solder Temperature T\nLS 8-Pin DIP  260°C for 10 sec.,\n (Through Hole Parts Only)               1.6 mm below seating plane\n   Widebody  260°C for 10 sec.,\n     up to seating plane\n Solder Refl  ow Temperature            SO-8 and  See Package Outline\n Profi  le (Surface Mount Parts Only)  Option 300  Drawings section \n*JEDEC Registered Data (for 6N137 only).\n**Ratings apply to all devices except otherwise noted in the Package column.†0°C to 70°C on JEDEC Registration.\nRecommended Operating Conditions\n Parameter  Symbol Min. Max. Units\n Input Current, Low Level  IFL* 0 250 μA\n Input Current, High Level[1]  IFH** 5 15 mA\n Power Supply Voltage  VCC 4.5 5.5 V\n Low Level Enable Voltage†  VEL 0 0.8 V\n High Level Enable Voltage†  VEH 2.0 VCC V\n Operating Temperature  TA -40 85 °C\n Fan Out (at RL = 1 kΩ)[1]  N  5 TTL Loads\n Output Pull-up Resistor  RL 330 4 k \uf057\n*The off   condition can also be guaranteed by ensuring that VFL ≤0.8 volts.\n**The initial switching threshold is 5 mA or less. It is recommended that 6.3 mA to 10 mA be used for best performance and to p ermit at least a 20% \nLED degradation guardband.†For single channel products only.\n12Electrical Specifi  cations\nOver recommended temperature (TA = -40°C to +85°C) unless otherwise specifi  ed. All Typicals at VCC = 5 V, TA = 25°C.\nAll enable test conditions apply to single channel products only. See note 5.\n Parameter Sym. Package Min. Typ. Max. Units   Test Conditions Fig.  Note\n High Level Output IOH* All  5.5 100 μA VCC = 5.5 V , VE = 2.0 V , 1 1, 6,\n Current       VO = 5.5 V, IF = 250 \uf06dA  19\n Input Threshold ITH Single Channel  2.0 5.0 mA VCC = 5.5 V , VE = 2.0 V , 2, 3 19\n Current  Widebody     VO = 0.6 V,\n   Dual Channel  2.5   IOL (Sinking) = 13 mA\n Low Level Output VOL* 8-Pin DIP  0.35 0.6 V VCC = 5.5 V, VE = 2.0 V, 2, 3, 1, 19\n Voltage  SO-8     IF = 5 mA, 4, 5\n   Widebody  0.4   IOL (Sinking) = 13 mA\n High Level Supply ICCH Single Channel  7.0 10.0* mA VE = 0.5 V    VCC = 5.5 V   7\n Current    6.5   VE = VCC      IF = 0 mA\n   Dual Channel  10 15  Both        Channels\n Low Level Supply I\nCCL Single Channel  9.0 13.0* mA VE = 0.5 V    VCC = 5.5 V   8\n Current    8.5   VE = VCC      IF = 10 mA\n   Dual Channel  13 21  Both        Channels\n High Level Enable I\nEH Single Channel  -0.7 -1.6 mA VCC = 5.5 V , VE = 2.0 V\n Current\n Low Level Enable IEL*   -0.9 -1.6 mA VCC = 5.5 V , VE = 0.5 V  9\n Current\n High Level Enable VEH  2.0   V   19\n Voltage\n Low Level Enable VEL    0.8 V\n Voltage\n Input Forward VF 8-Pin DIP 1.4 1.5 1.75* V TA = 25°C    IF = 10 mA 6, 7 1\n Voltage  SO-8 1.3  1.80   Widebody 1.25 1.64 1.85  T\nA = 25°C\n    1.2  2.05\n Input Reverse BVR* 8-Pin DIP 5   V IR = 10 μA  1\n Breakdown  SO-8 Voltage  Widebody 3    I\nR = 100 μA, TA = 25°C\n Input Diode DVF/ 8-Pin DIP  -1.6  mV/°C  IF = 10 mA 7 1 \n Temperature ΔTA SO-8\n Coeffi   cient  Widebody  -1.9\n Input Capacitance CIN 8-Pin DIP  60  pF f = 1 MHz, VF = 0 V  1\n   SO-8   Widebody  70\n*JEDEC registered data for the 6N137 . The JEDEC Registration specifi  es 0°C to +70°C. HP specifi  es -40°C to +85°C.\n13Switching Specifi  cations (AC)\nOver Recommended Temperature (TA = -40°C to +85°C), VCC = 5 V, IF = 7.5 mA unless otherwise specifi  ed.     \nAll Typicals at TA = 25°C, VCC = 5 V .\n Parameter Sym. Package** Min. Typ. Max. Units   Test Conditions Fig.  Note\n Propagation Delay tPLH  20 48 75* ns TA = 25°C    RL = 350 \uf057 8, 9, 1, 10,\n Time to High     100        CL = 15 pF 10 19\n Output Level\n Propagation Delay tPHL  25 50 75* ns TA = 25°C  1, 11,\n Time to Low     100    19 Output Level\n Pulse Width |t\nPHL - tPLH| 8-Pin DIP  3.5 35 ns  8, 9, 13, 19\n Distortion  SO-8      10,   Widebody   40   11\n Propagation Delay t\nPSK    40 ns   12, 13,\n Skew         19\n Output Rise tr   24  ns  12 1, 19\n Time (10-90%)\n Output Fall tf   10  ns  12 1, 19\n Time (90-10%)\n Propagation Delay tELH Single Channel  30  ns RL = 350 \uf057, 13, 14\n Time of Enable       CL = 15 pF, 14\n from VEH to VEL       VEL = 0 V, VEH = 3 V\n Propagation Delay tEHL Single Channel  20  ns   15\n Time of Enable from V\nEL to VEH\n*JEDEC registered data for the 6N137.\n**Ratings apply to all devices except otherwise noted in the Package column.\n Parameter Sym.    Device Min. Typ. Units        Test Conditions Fig. Note\n Logic High |CMH| 6N137 1,000 10,000 V/μs |VCM| = 10 V VCC = 5 V, IF = 0 mA, 15 1, 16,\n Common  HCPL-2630 5,000 10,000  |VCM| = 1 kV VO(MIN) = 2 V,  18, 19\n Mode  HCPL-0600/0630     RL = 350 \uf057, TA = 25°C\n Transient  HCNW137 Immunity  HCPL-2601/2631 10,000 15,000  |V\nCM| = 1 kV\n   HCPL-0601/0631   HCNW2601   HCPL-2611/4661 15,000 25,000  |V\nCM| = 1 kV\n   HCPL-0611/0661   HCNW2611\n Logic Low |CM\nL| 6N137 1,000 10,000 V/μs |VCM| = 10 V VCC = 5 V, IF = 7.5 mA, 15 1, 17,\n Common  HCPL-2630 5,000 10,000  |VCM| = 1 kV VO(MAX) = 0.8 V,  18, 19\n Mode  HCPL-0600/0630     RL = 350 \uf057, TA = 25°C\n Transient  HCNW137 Immunity  HCPL-2601/2631 10,000 15,000  |V\nCM| = 1 kV\n   HCPL-0601/0631   HCNW2601   HCPL-2611/4661 15,000 25,000  |V\nCM| = 1 kV\n   HCPL-0611/0661   HCNW2611\n14Package Characteristics\nAll Typicals at TA = 25°C.\n Parameter Sym.  Package Min. Typ. Max. Units     Test Conditions Fig. Note\n Input-Output II-O* Single 8-Pin DIP   1 \uf06dA 45% RH, t = 5 s,  20, 21\n Insulation  Single SO-8     VI-O = 3 kV dc, TA = 25°C\n Input-Output VISO 8-Pin DIP , SO-8 3750   V rms RH ≤ 50%, t = 1 min,  20, 21\n Momentary With-  Widebody 5000    TA = 25°C   20, 22\n stand Voltage**  OPT 020† 5000\n Input-Output RI-O 8-Pin DIP , SO-8  1012  \uf057  VI-O = 500 V dc  1, 20,\n Resistance  Widebody 1012 1013   TA = 25°C   23\n    1011    TA = 100°C\n Input-Output CI-O 8-Pin DIP , SO-8  0.6  pF f = 1 MHz, TA = 25°C  1, 20,\n Capacitance  Widebody  0.5 0.6     23\n Input-Input II-I Dual Channel  0.005  \uf06dA RH ≤ 45%, t = 5 s,  24\n Insulation       VI-I = 500 V\n Leakage Current\n Resistance RI-I Dual Channel  1011  \uf057    24\n (Input-Input)\n Capacitance CI-I Dual 8-Pin DIP  0.03  pF f = 1 MHz   24\n (Input-Input)  Dual SO-8  0.25\n \n*JEDEC registered data for the 6N137. The JEDEC Registration specifi  es 0°C to 70°C. Avago specifi  es -40°C to 85°C.\n**The Input-Output Momentary Withstand Voltage is a dielectric v oltage rating that should not be interpreted as an input-output  continuous volt-\nage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table (if applica ble), your equipment \nlevel safety specifi  cation or Avago Application Note 1074 entitled “Optocoupler Input-Output Endurance Voltage. ”\n†For 6N137, HCPL-2601/2611/2630/2631/4661 only.\nNotes:\n 1.  Each channel. 2.  Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current doe s not exceed 20 mA.\n 3.  Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current doe s not exceed 15 mA.\n 4.  Derate linearly above 80°C free-air temperature at a rate of 2.7 mW/°C for the SOIC-8 package. 5.  Bypassing of the power supply line is required, with a 0.1 μF ceramic disc capacitor adjacent to each optocoupler as illus trated in Figure 17. Total \nlead length between both ends of the capacitor and the isolator pins should not exceed 20 mm.\n 6.  The JEDEC registration for the 6N137 specifi  es a maximum I\nOH of 250 μA. Avago guarantees a maximum IOH of 100 \uf06dA.\n 7.  The JEDEC registration for the 6N137 specifi  es a maximum ICCH of 15 mA. Avago guarantees a maximum ICCH of 10 mA.\n 8.  The JEDEC registration for the 6N137 specifi  es a maximum ICCL of 18 mA. Avago guarantees a maximum ICCL of 13 mA.\n 9.  The JEDEC registration for the 6N137 specifi  es a maximum IEL of –2.0 mA. Avago guarantees a maximum IEL of -1.6 mA.\n10.  The tPLH propagation delay is measured from the 3.75 mA point on the falling edge of the input pulse to the 1.5 V point on the rising e dge of the \noutput pulse.\n11.  The tPHL propagation delay is measured from the 3.75 mA point on the rising edge of the input pulse to the 1.5 V point on the falling e dge of the \noutput pulse.\n12.  tPSK is equal to the worst case diff  erence in tPHL and/or tPLH that will be seen between units at any given temperature and specifi  ed test conditions.\n13.  See application section titled “Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew” for more information .\n14.  The tELH enable propagation delay is measured from the 1.5 V point on the falling edge of the enable input pulse to the 1.5 V point on the rising edge \nof the output pulse.\n15.  The tEHL enable propagation delay is measured from the 1.5 V point on the rising edge of the enable input pulse to the 1.5 V point on t he falling edge \nof the output pulse.\n16.  CMH is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state ( i.e., VO > 2.0 V).\n17.  CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state (i .e., VO < 0.8 V).\n18.  For sinusoidal voltages, (|dVCM | / dt)max = \uf070fCMVCM(p-p).\n19.  No external pull up is required for a high logic state on the enable input. If the VE pin is not used, tying VE to VCC will result in improved CMR \nperformance. For single channel products only.\n20.  Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.21.  In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 4500 V rms for one se cond (leakage detection \ncurrent limit, I\nI-O ≤ 5 \uf06dA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-\n5-2 Insulation Characteristics Table, if applicable.\n22.  In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 V rms for one s econd (leakage detection \ncurrent limit, II-O ≤ 5 \uf06dA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-\n5-2 Insulation Characteristics Table, if applicable.\n23.  Measured between the LED anode and cathode shorted together and pins 5 through 8 shorted together. For dual channel produc ts only.\n24.  Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together. For dual channel products only\n1516\n2345\n123 4 5 6\nIF – FORWARD INPUT CURRENT – mA RL = 350 Ω\nRL = 1 K Ω\nRL = 4 K Ω\n00VCC = 5 V\nTA = 25 °CVO – OUTPUT VOLTAGE – V8-PIN DIP, SO- 8\nVCC = 5.0 V\nVO = 0.6 V6\n3\n-60 -20 20 60 100\nTA – TEMPERATURE – °C2\n80 40 0 -400ITH – INPUT THRESHOLD CURRENT – mARL = 350 Ω\n145\nRL = 1 K Ω\nRL = 4 K Ω8-PIN DIP, SO- 8IOH – HIGH LEVEL OUTPUT CURRENT – µA\n-600\nTA – TEMPERATURE – °C1001015\n-205\n20VCC = 5.5 V\nVO = 5.5 V\nVE = 2.0 V*\nIF = 250 µA\n60 -40 0 40 80* FOR SINGLE\n  CHANNEL\n  PRODUCTS  ONLY\nVCC = 5.0 V\nVO = 0.6 V6\n3\n-60 -20 20 60 100\nTA – TEMPERATURE – °C2\n80 40 0 -400ITH – INPUT THRESHOLD CURRENT – mARL = 350 Ω \n145\nRL = 1 K Ω\nRL = 4 K ΩWIDEBODY16\n2345\n123 4 5 6\nIF – FORWARD INPUT CURRENT – mA RL = 350 Ω\nRL = 1 K Ω\nRL = 4 K Ω\n00VCC = 5 V\nTA = 25 °CVO – OUTPUT VOLTAGE – VWIDEBODY\nFigure 2. Typical output voltage vs. forward input current.\nFigure 3. Typical input threshold current vs. temperature.Figure 1. Typical high level output current vs. \ntemperature.\n160.8\n0.4\n-60 -20 20 60 100\nTA – TEMPERATURE – °C0.2\n80 40 0 -400VOL – LOW LEVEL OUTPUT VOLTAGE – VIO = 16 mA\n0.10.50.7\nIO = 6.4 mA8-PIN DIP, SO- 8\nVCC = 5.5 V\nVE = 2.0 V*\nIF = 5.0 mA\n0.30.6\nIO = 12. 8 mA\nIO = 9.6 mA* FOR SINGLE\n  CHANNEL  PRODUCTS ONLY0.8\n0.4\n-60 -20 20 60 100\nTA – TEMPERATURE – °C0.2\n80 40 0 -400VOL – LOW LEVEL OUTPUT VOLTAGE – VIO = 16 mA\n0.10.50.7\nIO = 6.4 mAWIDEBODY\nVCC = 5.5 V\nVE = 2.0 V\nIF = 5.0 mA\n0.30.6\nIO = 12. 8 mA\nIO = 9.6 mAVCC = 5.0 V\nVE = 2.0 V*\nVOL = 0.6 V70\n60\n-60 -20 20 60 100\nTA – TEMPERATURE – °C50\n80 40 0 -4020IOL – LOW LEVEL OUTPUT CURRENT – mA40IF = 10-15 mA\nIF = 5.0 mA* FOR SINGLE\n  CHANNEL  PRODUCTS ONLYIF – FORWARD CURRENT – mA\n1.10.001\nVF – FORWARD VOLTAGE – V1.01000\n1.30.01\n1.5 1.2 1.40.1TA = 25 °C\n101008-PIN DIP, SO- 8\nIF\n+\n–VF\n1.6\nIF -  FORWARD CURRENT -  mA\n1.20.001\nVF -  FORWARD VOLTAGE -  V1.01000\n1.40.01\n1.6 1.3 1.50.110100WIDEBODY\nIF\n+\n-VF\n1.7TA = 25 oCdVF/dT – FORWARD VOLTAGE \nTEMPERATURE COEFFICIENT – mV/°C0.1 1 10 100\nIF – PULSE INPUT CURRENT – mA-1.9-2.2\n-2.1\n-2.0\n-1.8-2.3WIDEBODYdVF/dT – FORWARD VOLTAGE \nTEMPERATURE COEFFICIENT – mV/°C0.1 1 10 100\nIF – PULSE INPUT CURRENT – mA-1.4-2.2\n-2.0\n-1.8\n-1.6\n-1.2-2.48-PIN DIP, SO- 8\nFigure 7. Typical temperature coeffi   cient of forward voltage vs. input current.Figure 4. Typical low level output voltage vs. temperature. Figure 5. Typical low level output current vs. \ntemperature.\nFigure 6. Typical input diode forward characteristic.\n17OUTPUT V    \nMONITORING \nNODEO+5 V\n7\n568\n2\n3\n41 PULSE GEN.\nZ    = 50 Ω\nt   = t   = 5 nsO \nfIF\nLR\nRMCCV\n0.1µF\nBYPASS\n*CL\nGNDINPUT\nMONITORING\nNODErSINGLE CHANNEL\nOUTPUT V    \nMONITORING \nNODEO+5 V\n7\n568\n2\n3\n41PULSE GEN.\nZ    = 50 Ω\nt   = t   = 5 nsO \nf\nIF\nLR\nRMCCV\n0.1µF\nBYPASS\nCL*\nGNDINPUT\nMONITORING\nNODEr\nDUAL CHANNEL\n1.5 VtPHL tPLHIFINPUT\nOVOUTPUTI    = 7.50 mA F\nI    = 3.75 mAF*CL IS APPROXIMATELY 15 pF WHICH INCLUDES \n       PROBE AND STRAY WIRING CAPACITANCE.\nVCC = 5.0 V\nTA = 25°C105\n90\n59 1 3\nIF – PULSE INPUT CURRENT – mA75\n15 11 730tP – PROPAGATION DELAY – ns60\n45tPLH , RL = 4 K Ω\ntPLH , RL = 1 K ΩtPLH , RL = 350 Ω \ntPHL , RL = 350 Ω\n1 KΩ\n4 KΩVCC = 5.0 V\nIF = 7.5 mA100\n80\n-60 -20 20 60 100\nTA – TEMPERATURE – °C60\n80 40 0 -400tP – PROPAGATION DELAY – ns40\n20tPLH , RL = 4 K Ω\ntPLH , RL = 1 K Ω\ntPLH , RL = 350 Ω tPHL , RL = 350 Ω\n1 KΩ\n4 KΩ\nVCC = 5.0 V\nIF = 7.5 mA40\n30\n-20 20 60 100\nTA -  TEMPERATURE -oC20\n80 40 0 -40PWD -  PULSE WIDTH DISTORTION -  ns10RL = 350 Ω\nRL = 1 k ΩRL = 4 k Ω\n0\n-60-10\ntr, tf  – RISE, FALL TIME – ns\n-600\nTA – TEMPERATURE – °C100300\n-2040\n20 60 -40 0 40 8060290\n20VCC = 5.0 V\nIF = 7.5 mA\nRL = 4 k Ω\nRL = 1 k Ω\nRL = 350 Ω, 1 kΩ, 4 k ΩtRISE\ntFALL\nRL = 350 ΩFigure 8. Test circuit for tPHL and tPLH.\nFigure 9. Typical propagation delay vs. tem-\nperature.Figure 10. Typical propagation delay vs. pulse \ninput current.\nFigure 11. Typical pulse width distortion vs. \ntemperature.Figure 12. Typical rise and fall time vs. tempera-\nture.\n18OUTPUT V    \nMONITORING \nNODEO\n1.5 VtEHL tELHVEINPUT\nOVOUTPUT3.0 V\n1.5 V+5 V\n7\n568\n2\n3\n41PULSE GEN.\nZ    = 50 Ω\nt   = t   = 5 nsO \nf\nIFLRCCV\n0.1 µF\nBYPASS\n*CL\n*C    IS APPROXIMATELY 15 pF WHICH INCLUDES \n        PROBE AND STRAY WIRING CAPACITANCE.LGNDr\n7.5 mAINPUT  V E\nMONITORING NODEtE – ENABLE PROPAGATION DELAY – ns\n-600\nTA – TEMPERATURE – °C10090120\n-2030\n20 60 -40 0 40 8060VCC = 5.0 V\nVEH = 3.0 V\nVEL = 0 V\nIF = 7.5 mA\ntELH, RL = 4 k Ω\ntELH, RL = 1 k Ω\ntEHL, RL = 350 Ω, 1 kΩ, 4 kΩtELH, RL = 350 Ω\n+5 V\n7\n568\n2\n3\n41 CCV\n0.1 µF\nBYPASS\nGNDOUTPUT V    \nMONITORING \nNODEO\nPULSE\nGENERATOR\nZ    = 50 Ω O+IF\nB\nA\nVFF\nCMV\n–RLSINGLE CHANNEL\n+5 V\n7\n568\n2\n3\n41 CCV\n0.1 µF\nBYPASS\nGNDOUTPUT V    \nMONITORING \nNODEO\nPULSE\nGENERATOR\nZ    = 50 Ω O+IF\nB\nA\nVFF\nCMV\n–RLDUAL CHANNEL\nVO0.5 VOV    (MIN.)5 V0 VSWITCH AT A:  I   = 0 mA F\nSWITCH AT B:  I   = 7.5 mA FCMV\nHCM\nCMLOV    (MAX.)CMV      (PEAK)\nVOFigure 13. Test circuit for tEHL and tELH.\nFigure 14. Typical enable propagation delay vs. \ntemperature.\nFigure 15. Test circuit for common mode transient immunity and typical waveforms.\n19\nOUTPUT POWER – P S, INPUT CURRENT – I S\n00\nTS – CASE TEMPERATURE – °C200 50400\n125 25 75 100 150600800\n200\n100300500700PS (mW)\nIS (mA)HCPL-2611 OPTION 060\n175\nOUTPUT POWER – P S, INPUT CURRENT – I S\n00\nTS – CASE TEMPERATURE – °C175 50400\n125 25 75 100 150600800\n200\n100300500700PS (mW)\nIS (mA)HCNWXXXX\nGND BUS (BACK)\nVCC BUS (FRONT)\nENABLE\n0.1µF\n10 mm MAX.\n(SEE NOTE 5)OUTPUTNC\nNC\nSINGLE CHANNEL\nDEVICE ILLUSTRATED.Figure 16. Thermal derating curve, dependence of safety limiting value with case temperature \nper IEC/EN/DIN EN 60747-5-2.\nFigure 17. Recommended printed circuit board layout.\n20Figure 18. Recommended TTL/LSTTL to TTL/LSTTL interface circuit.*DIODE D1 (1N916 OR EQUIVALENT) IS NOT REQUIRED FOR UNITS WITH OPEN COLLECTOR OUTPUT.VCC15 V\nGND 1D1*IF\nVF\nSHIELDSINGLE CHANNEL DEVICE\n8\n6\n5390 Ω\n0.1 µF\nBYPASS2\n3+\n–5 V\nGND 2VCC2\n2470 Ω\n17VE\nVCC15 V\nGND 1D1*\nSHIELDDUAL CHANNEL DEVICE\nCHANNEL 1 SHOWN\n8\n7\n5390 Ω\n0.1 µF\nBYPASS1\n2+\n–5 V\nGND 2VCC2\n2470 Ω\n1IF\nVF\n21Propagation Delay, Pulse-Width Distortion and Propagation \nDelay Skew\nPropagation delay is a fi  gure of merit which describes \nhow quickly a logic signal propagates through a sys-tem. The propaga tion delay from low to high (t\nPLH) is the \namount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low (t\nPHL) is the amount of time required for the input signal \nto propagate to the output causing the output to change from high to low (see Figure 8).\nPulse-width distortion (PWD) results when t\nPLH and tPHL \ndiff er in value. PWD is defi  ned as the diff  erence be-\ntween tPLH and tPHL and often determines the maximum \ndata rate capa bil ity of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typi-cally, PWD on the order of 20-30% of the minimum pulse width is tolerable; the exact fi  gure depends on the par-\nticular application (RS232, RS422, T-l, etc.).\nPropagation delay skew, t\nPSK, is an important parameter to \nconsider in parallel data appli ca tions where synchroniza-tion of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocou-plers, diff  er ences in propagation delays will cause the \ndata to arrive at the outputs of the optocouplers at diff  er-\nent times. If this diff  erence in propagation delays is large \nenough, it will determine the maximum rate at which parallel data can be sent through the optocouplers.\nPropagation delay skew is defi  ned as the diff  erence be-\ntween the minimum and maximum propagation delays, either t\nPLH or tPHL, for any given group of optocouplers \nwhich are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and op-erating tempera ture). As illustrated in Figure 19, if the in-puts of a group of optocouplers are switched either ON \nor OFF at the same time, t\nPSK is the diff  erence between \nthe shortest propagation delay, either tPLH or tPHL, and the \nlongest propagation delay, either tPLH or tPHL.\nAs mentioned earlier, tPSK can determine the maximum \nparallel data transmission rate. Figure 20 is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through opto-couplers. The fi  gure shows data and clock signals at the \ninputs and outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signal are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.\nPropagation delay skew repre sents the uncertainty of \nwhere an edge might be after being sent through an opto coupler. Figure 20 shows that there will be uncer-tainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap, other-wise the clock signal might arrive before all of the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considera tions, the absolute minimum pulse width that can be sent through optocouplers in a parallel appli-cation is twice t\nPSK. A cautious design should use a slightly \nlonger pulse width to ensure that any additional uncer-tainty in the rest of the circuit does not cause a problem.\nThe t\nPSK specifi  ed  optocouplers off  er the advantages of \nguaranteed specifi  cations for propagation delays, pulse-\nwidth distortion and propagation delay skew over the recom mended temper a ture, input current, and power supply ranges.\nFigure 19. Illustration of propagation delay skew - tPSK. Figure 20. Parallel data transmission example.50%\n1.5 VIF\nVO\n50% IF\nVO\ntPSK1.5 VDATA\ntPSKINPUTS\nCLOCK\nDATA\nOUTPUTS\nCLOCK\ntPSK\nFor product information and a complete list of distributors, please go to our website:         www.avagotech.com\nAvago, Avago Technologies, and the A logo are trademarks of Avago Technologies Limited in the United States and other countries .\nData subject to change. Cop yright © 2005-2012 Avago Technologies Limited. All rights reserved. Obsoletes AV02-0170EN \nAV02-0940EN  -  Februar y 16, 2012\n'}]
!==============================================================================!
### Component Summary: HCPL-0600-000E

#### Key Specifications:
- **Voltage Ratings:**
  - Maximum Operating Voltage (V_IORM): 630 V peak
  - Momentary Withstand Voltage: 5000 V rms for 1 minute
- **Current Ratings:**
  - Input Forward Current (I_F): 20 mA (max)
  - Output Collector Current (I_O): 50 mA (max)
- **Power Consumption:**
  - Supply Current (I_CC): 10 mA (typical)
  - Power Dissipation (P_I): 85 mW (max)
- **Operating Temperature Range:**
  - Storage Temperature (T_S): -55°C to +125°C
  - Operating Temperature (T_A): -40°C to +85°C
- **Package Type:**
  - SO-8 (Surface Mount)
- **Special Features:**
  - High-speed operation: 10 MBd typical
  - 15 kV/μs minimum Common Mode Rejection (CMR) at V_CM = 1 kV
  - Strobable output (single channel products only)
  - UL recognized with safety approval (3750 V rms for 1 minute)
  - RoHS compliant
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The HCPL-0600-000E is an optically coupled isolator (optocoupler) that integrates a Gallium Arsenide Phosphide (GaAsP) light-emitting diode and a high-gain photodetector. It is designed to provide electrical isolation between input and output while allowing for high-speed data transmission. The device features an open collector output, which is Schottky-clamped, ensuring fast switching times and compatibility with TTL and LSTTL logic levels.

#### Typical Applications:
The HCPL-0600-000E is commonly used in various applications that require electrical isolation and high-speed data transfer, including:
- Isolated line receivers
- Computer-peripheral interfaces
- Microprocessor system interfaces
- Digital isolation for Analog-to-Digital (A/D) and Digital-to-Analog (D/A) conversion
- Switching power supplies
- Instrument input/output isolation
- Ground loop elimination
- Pulse transformer replacement
- Power transistor isolation in motor drives
- Isolation of high-speed logic systems

This component is particularly suitable for environments with high noise levels, where conventional line receivers may fail to operate effectively. Its robust design and high common mode transient immunity make it ideal for critical applications in industrial and consumer electronics.