VCode_ShowWithRRU {{
  Entry block: 0
Block 0:
  (original IR block: block0)
  (successor: Block 1)
  (successor: Block 3)
  (instruction range: 0 .. 9)
  Inst 0:   pushq   %rbp
  Inst 1:   unwind PushFrameRegs { offset_upward_to_caller_sp: 16 }
  Inst 2:   movq    %rsp, %rbp
  Inst 3:   unwind DefineNewFrame { offset_upward_to_caller_sp: 16, offset_downward_to_clobbers: 0 }
  Inst 4:   movq    %rsi, %rdi
  Inst 5:   movq    %rdx, %rsi
  Inst 6:   movl    $1, %eax
  Inst 7:   cmpq    %rax, %rsi
  Inst 8:   jnz     label1; j label3
Block 1:
  (original IR block: block3)
  (successor: Block 2)
  (instruction range: 9 .. 18)
  Inst 9:   sarq    $1, %rdi
  Inst 10:   sarq    $1, %rsi
  Inst 11:   movq    %rdi, %rax
  Inst 12:   cqo
  Inst 13:   idiv    %rsi
  Inst 14:   movq    %rax, %rsi
  Inst 15:   addq    %rax, %rsi
  Inst 16:   addq    $1, %rsi
  Inst 17:   jmp     label2
Block 2:
  (original IR block: block1)
  (instruction range: 18 .. 23)
  Inst 18:   movq    %rsi, %rax
  Inst 19:   xorq    %rdx, %rdx
  Inst 20:   movq    %rbp, %rsp
  Inst 21:   popq    %rbp
  Inst 22:   ret
Block 3:
  (original IR block: block2)
  (instruction range: 23 .. 26)
  Inst 23:   load_ext_name u0:1+0, %rsi
      (safepoint: slots [] with EmitState EmitState { virtual_sp_offset: 0, nominal_sp_to_fp: 0, stack_map: None, cur_srcloc: SourceLoc(4294967295) })
  Inst 24:   call    *%rsi
      (safepoint: slots [] with EmitState EmitState { virtual_sp_offset: 0, nominal_sp_to_fp: 0, stack_map: None, cur_srcloc: SourceLoc(4294967295) })
  Inst 25:   ud2 unreachable
}}
