Analysis & Synthesis report for Project1
Tue Jan 28 12:48:25 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|state_reg
 11. State Machine - |DE2_115|top_level:Inst_top_level|KP_Controller:Inst_kp_controller|state
 12. State Machine - |DE2_115|top_level:Inst_top_level|statemachine:Inst_StateMachine|stateVAR
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for top_level:Inst_top_level|initRom:Inst_initRom|altsyncram:altsyncram_component|altsyncram_u291:auto_generated
 20. Parameter Settings for User Entity Instance: top_level:Inst_top_level
 21. Parameter Settings for User Entity Instance: top_level:Inst_top_level|btn_debounce_toggle:Inst_reset_debounce
 22. Parameter Settings for User Entity Instance: top_level:Inst_top_level|clk_enabler:Inst_clk_enabler60ns
 23. Parameter Settings for User Entity Instance: top_level:Inst_top_level|clk_enabler:Inst_clk_enabler1hz
 24. Parameter Settings for User Entity Instance: top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter
 25. Parameter Settings for User Entity Instance: top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentDATA
 26. Parameter Settings for User Entity Instance: top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR
 27. Parameter Settings for User Entity Instance: top_level:Inst_top_level|initRom:Inst_initRom|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters
 29. Parameter Settings for User Entity Instance: top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters
 30. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller"
 33. Port Connectivity Checks: "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter"
 34. Port Connectivity Checks: "top_level:Inst_top_level|btn_debounce_toggle:Inst_reset_debounce"
 35. SignalTap II Logic Analyzer Settings
 36. Elapsed Time Per Partition
 37. Connections to In-System Debugging Instance "auto_signaltap_0"
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 28 12:48:25 2025            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Project1                                         ;
; Top-level Entity Name              ; DE2_115                                          ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 2,843                                            ;
;     Total combinational functions  ; 1,168                                            ;
;     Dedicated logic registers      ; 2,395                                            ;
; Total registers                    ; 2395                                             ;
; Total pins                         ; 133                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 78,848                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; Project1           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; DE2_115.vhd                      ; yes             ; User VHDL File                         ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/DE2_115.vhd              ;         ;
; top_level.vhd                    ; yes             ; User VHDL File                         ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd            ;         ;
; SRAM_Controller.vhd              ; yes             ; User VHDL File                         ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SRAM_Controller.vhd      ;         ;
; kp_controller.vhd                ; yes             ; User VHDL File                         ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/kp_controller.vhd        ;         ;
; btn_debounce_toggle.vhd          ; yes             ; User VHDL File                         ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/btn_debounce_toggle.vhd  ;         ;
; reset_delay.vhd                  ; yes             ; User VHDL File                         ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/reset_delay.vhd          ;         ;
; initRom.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/initRom.vhd              ;         ;
; Statemachine.vhd                 ; yes             ; User VHDL File                         ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/Statemachine.vhd         ;         ;
; shift_registers.vhd              ; yes             ; User VHDL File                         ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/shift_registers.vhd      ;         ;
; univ_bin_counter.vhd             ; yes             ; User VHDL File                         ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/univ_bin_counter.vhd     ;         ;
; SevenSegment.vhd                 ; yes             ; User VHDL File                         ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SevenSegment.vhd         ;         ;
; clk_enabler.vhd                  ; yes             ; Auto-Found VHDL File                   ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/clk_enabler.vhd          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_u291.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/db/altsyncram_u291.tdf   ;         ;
; sine.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/sine.mif                 ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_q124.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/db/altsyncram_q124.tdf   ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_0tc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/db/mux_0tc.tdf           ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/db/decode_dvf.tdf        ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_dii.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/db/cntr_dii.tdf          ;         ;
; db/cmpr_ugc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/db/cmpr_ugc.tdf          ;         ;
; db/cntr_h6j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/db/cntr_h6j.tdf          ;         ;
; db/cntr_ngi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/db/cntr_ngi.tdf          ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/db/cmpr_rgc.tdf          ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/db/cntr_23j.tdf          ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/db/cmpr_ngc.tdf          ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,843          ;
;                                             ;                ;
; Total combinational functions               ; 1168           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 625            ;
;     -- 3 input functions                    ; 295            ;
;     -- <=2 input functions                  ; 248            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1030           ;
;     -- arithmetic mode                      ; 138            ;
;                                             ;                ;
; Total registers                             ; 2395           ;
;     -- Dedicated logic registers            ; 2395           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 133            ;
; Total memory bits                           ; 78848          ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1756           ;
; Total fan-out                               ; 14196          ;
; Average fan-out                             ; 3.50           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                                                                                ; 1168 (1)          ; 2395 (0)     ; 78848       ; 0            ; 0       ; 0         ; 133  ; 0            ; |DE2_115                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 117 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 116 (78)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 720 (1)           ; 2005 (292)   ; 74752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 719 (0)           ; 1713 (0)     ; 74752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 719 (20)          ; 1713 (614)   ; 74752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_0tc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 74752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_q124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 74752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q124:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 75 (75)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 343 (1)           ; 746 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 292 (0)           ; 730 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 438 (438)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 292 (0)           ; 292 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 50 (50)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 223 (10)          ; 207 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_dii:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dii:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_h6j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_ngi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ngi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 146 (146)         ; 146 (146)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |top_level:Inst_top_level|                                                                           ; 330 (56)          ; 304 (62)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level                                                                                                                                                                                                                                                                                                              ; work         ;
;       |KP_Controller:Inst_kp_controller|                                                                ; 72 (72)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|KP_Controller:Inst_kp_controller                                                                                                                                                                                                                                                                             ; work         ;
;       |Reset_Delay:Inst_clk_Reset_Delay|                                                                ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|Reset_Delay:Inst_clk_Reset_Delay                                                                                                                                                                                                                                                                             ; work         ;
;       |SRAM_Controller:Inst_SRAM_Controller|                                                            ; 6 (6)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller                                                                                                                                                                                                                                                                         ; work         ;
;       |SevenSegment:Inst_SevenSegmentADDR|                                                              ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR                                                                                                                                                                                                                                                                           ; work         ;
;       |SevenSegment:Inst_SevenSegmentDATA|                                                              ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentDATA                                                                                                                                                                                                                                                                           ; work         ;
;       |ShiftRegisters:Inst_AddrShifters|                                                                ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters                                                                                                                                                                                                                                                                             ; work         ;
;       |ShiftRegisters:Inst_dataShifters|                                                                ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters                                                                                                                                                                                                                                                                             ; work         ;
;       |btn_debounce_toggle:Inst_reset_debounce|                                                         ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|btn_debounce_toggle:Inst_reset_debounce                                                                                                                                                                                                                                                                      ; work         ;
;       |clk_enabler:Inst_clk_enabler1hz|                                                                 ; 47 (47)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|clk_enabler:Inst_clk_enabler1hz                                                                                                                                                                                                                                                                              ; work         ;
;       |clk_enabler:Inst_clk_enabler60ns|                                                                ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|clk_enabler:Inst_clk_enabler60ns                                                                                                                                                                                                                                                                             ; work         ;
;       |initRom:Inst_initRom|                                                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|initRom:Inst_initRom                                                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|initRom:Inst_initRom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_u291:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|initRom:Inst_initRom|altsyncram:altsyncram_component|altsyncram_u291:auto_generated                                                                                                                                                                                                                          ; work         ;
;       |statemachine:Inst_StateMachine|                                                                  ; 42 (42)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|statemachine:Inst_StateMachine                                                                                                                                                                                                                                                                               ; work         ;
;       |univ_bin_counter:Inst_univ_bin_counter|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter                                                                                                                                                                                                                                                                       ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 146          ; 512          ; 146          ; 74752 ; None     ;
; top_level:Inst_top_level|initRom:Inst_initRom|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096  ; sine.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File                                                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_115|top_level:Inst_top_level|initRom:Inst_initRom ; C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/initRom.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|state_reg ;
+----------------+--------------+--------------+--------------+--------------+---------------------+
; Name           ; state_reg.w2 ; state_reg.w1 ; state_reg.r2 ; state_reg.r1 ; state_reg.idle      ;
+----------------+--------------+--------------+--------------+--------------+---------------------+
; state_reg.idle ; 0            ; 0            ; 0            ; 0            ; 0                   ;
; state_reg.r1   ; 0            ; 0            ; 0            ; 1            ; 1                   ;
; state_reg.r2   ; 0            ; 0            ; 1            ; 0            ; 1                   ;
; state_reg.w1   ; 0            ; 1            ; 0            ; 0            ; 1                   ;
; state_reg.w2   ; 1            ; 0            ; 0            ; 0            ; 1                   ;
+----------------+--------------+--------------+--------------+--------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top_level:Inst_top_level|KP_Controller:Inst_kp_controller|state ;
+---------+---------+---------+---------+--------------------------------------------------+
; Name    ; state.D ; state.C ; state.B ; state.A                                          ;
+---------+---------+---------+---------+--------------------------------------------------+
; state.A ; 0       ; 0       ; 0       ; 0                                                ;
; state.B ; 0       ; 0       ; 1       ; 1                                                ;
; state.C ; 0       ; 1       ; 0       ; 1                                                ;
; state.D ; 1       ; 0       ; 0       ; 1                                                ;
+---------+---------+---------+---------+--------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top_level:Inst_top_level|statemachine:Inst_StateMachine|stateVAR                                                                         ;
+---------------------+--------------------+--------------------+-------------------+-------------------+---------------------+---------------------+---------------+
; Name                ; stateVAR.PROG_DATA ; stateVAR.PROG_ADDR ; stateVAR.OP_RUN_B ; stateVAR.OP_RUN_F ; stateVAR.OP_PAUSE_B ; stateVAR.OP_PAUSE_F ; stateVAR.INIT ;
+---------------------+--------------------+--------------------+-------------------+-------------------+---------------------+---------------------+---------------+
; stateVAR.INIT       ; 0                  ; 0                  ; 0                 ; 0                 ; 0                   ; 0                   ; 0             ;
; stateVAR.OP_PAUSE_F ; 0                  ; 0                  ; 0                 ; 0                 ; 0                   ; 1                   ; 1             ;
; stateVAR.OP_PAUSE_B ; 0                  ; 0                  ; 0                 ; 0                 ; 1                   ; 0                   ; 1             ;
; stateVAR.OP_RUN_F   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                   ; 0                   ; 1             ;
; stateVAR.OP_RUN_B   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                   ; 0                   ; 1             ;
; stateVAR.PROG_ADDR  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                   ; 0                   ; 1             ;
; stateVAR.PROG_DATA  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                   ; 0                   ; 1             ;
+---------------------+--------------------+--------------------+-------------------+-------------------+---------------------+---------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                             ;
+------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
; Latch Name                                                       ; Latch Enable Signal                                                 ; Free of Timing Hazards ;
+------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
; top_level:Inst_top_level|statemachine:Inst_StateMachine|state[1] ; top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[3] ; yes                    ;
; Number of user-specified and inferred latches = 1                ;                                                                     ;                        ;
+------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                     ;
+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; top_level:Inst_top_level|SramAddrIn[8,9,11..19]                                    ; Merged with top_level:Inst_top_level|SramAddrIn[10]                                    ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[8,9,11..19] ; Merged with top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[10] ;
; top_level:Inst_top_level|SramAddrIn[10]                                            ; Stuck at GND due to stuck port data_in                                                 ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[10]         ; Stuck at GND due to stuck port data_in                                                 ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|clk_cnt[0]               ; Merged with top_level:Inst_top_level|clk_enabler:Inst_clk_enabler1hz|clk_cnt[0]        ;
; Total Number of Removed Registers = 25                                             ;                                                                                        ;
+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+-----------------------------------------+---------------------------+----------------------------------------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+-----------------------------------------+---------------------------+----------------------------------------------------------------------------+
; top_level:Inst_top_level|SramAddrIn[10] ; Stuck at GND              ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[10] ;
;                                         ; due to stuck port data_in ;                                                                            ;
+-----------------------------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2395  ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 865   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 831   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|we_reg                                                                                                          ; 1       ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|oe_reg                                                                                                          ; 1       ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|tri_reg                                                                                                         ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 17                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|data2Sram[3]                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115|top_level:Inst_top_level|Addr2Seg[0]                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|data2Seg[11]                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115|top_level:Inst_top_level|SramAddrIn[0]                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|btn_debounce_toggle:Inst_reset_debounce|btn_cntr[12]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115|top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[0]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[4]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[2]                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|top_level:Inst_top_level|KP_Controller:Inst_kp_controller|state.D                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|state_next.r1                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level:Inst_top_level|initRom:Inst_initRom|altsyncram:altsyncram_component|altsyncram_u291:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|btn_debounce_toggle:Inst_reset_debounce ;
+----------------+------------------+---------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                                                           ;
+----------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|clk_enabler:Inst_clk_enabler60ns ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; cnt_max        ; 2     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|clk_enabler:Inst_clk_enabler1hz ;
+----------------+----------+---------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                      ;
+----------------+----------+---------------------------------------------------------------------------+
; cnt_max        ; 49999999 ; Signed Integer                                                            ;
+----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentDATA ;
+-----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------+
; num_seg_display ; 4     ; Signed Integer                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR ;
+-----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------+
; num_seg_display ; 2     ; Signed Integer                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|initRom:Inst_initRom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; sine.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_u291      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; num_data_regs  ; 2     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; num_data_regs  ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 146                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 146                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 19111                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 57159                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 461                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                             ;
; Entity Instance                           ; top_level:Inst_top_level|initRom:Inst_initRom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 16                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller"                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ready       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_s2f_ur ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter"                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; load     ; Input  ; Info     ; Stuck at GND                                                                        ;
; d        ; Input  ; Info     ; Stuck at GND                                                                        ;
; max_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; min_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|btn_debounce_toggle:Inst_reset_debounce"                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; toggle_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pulse_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 146                 ; 146              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------+---------+
; Name                                                                          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                              ; Details ;
+-------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------+---------+
; CLOCK_50                                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                       ; N/A     ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|kp_pulse20          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|kp_pulse20           ; N/A     ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|kp_pulse20          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|kp_pulse20           ; N/A     ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[0]             ; N/A     ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[0]             ; N/A     ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[1]             ; N/A     ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[1]             ; N/A     ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[2]             ; N/A     ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[2]             ; N/A     ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[3]             ; N/A     ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[3]             ; N/A     ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[4]             ; N/A     ;
; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|oData[4]             ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[0]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[0]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[16]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[16]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[17]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[17]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[18]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[18]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[19]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[19]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[1]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[1]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[2]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[2]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[3]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[3]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[4]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[4]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[5]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[5]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[6]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[6]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[7]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|addr_reg[7]      ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_ADDR[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[0]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[0]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[10]                                         ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[10]                                         ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[11]                                         ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[11]                                         ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[12]                                         ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[12]                                         ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[13]                                         ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[13]                                         ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[14]                                         ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[14]                                         ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[15]                                         ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[15]                                         ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[1]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[1]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[2]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[2]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[3]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[3]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[4]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[4]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[5]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[5]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[6]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[6]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[7]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[7]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[8]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[8]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[9]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_f2s[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|data2Sram[9]                                          ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[0]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[0]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[10] ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[10] ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[11] ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[11] ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[12] ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[12] ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[13] ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[13] ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[14] ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[14] ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[15] ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[15] ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[1]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[1]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[2]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[2]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[3]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[3]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[4]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[4]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[5]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[5]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[6]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[6]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[7]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[7]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[8]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[8]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[9]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_reg[9]  ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]                                                                    ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]                                                                    ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]                                                                    ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]                                                                    ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]                                                                    ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]                                                                    ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]                                                                    ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]                                                                    ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]                                                                    ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]                                                                    ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]                                                                    ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]                                                                    ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_ur[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]                                                                     ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|mem             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SramActive                                            ; N/A     ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|mem             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SramActive                                            ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[0]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[0]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[1]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[1]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[2]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[2]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[3]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[3]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[4]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[4]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[5]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[5]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[6]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[6]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[7]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_in[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|Addr2Seg[7]                                           ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[0]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[0]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[10]       ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[10]       ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[11]       ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[11]       ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[12]       ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[12]       ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[13]       ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[13]       ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[1]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[1]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[2]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[2]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[3]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[3]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[4]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[4]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[5]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[5]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[6]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[6]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[7]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[7]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[8]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[8]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[9]        ; N/A     ;
; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR|data_out[9]        ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[0]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[0]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[1]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[1]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[2]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[2]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[3]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[3]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[4]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[4]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[5]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[5]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[6]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[6]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[7]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[7]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[0]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[0]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[1]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[1]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[2]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[2]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[3]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[3]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[4]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[4]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[5]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[5]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[6]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[6]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[7]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_out[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters|data_buffer[7]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[0]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[0]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[10]      ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[10]      ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[11]      ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[11]      ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[12]      ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[12]      ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[13]      ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[13]      ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[14]      ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[14]      ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[15]      ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[15]      ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[1]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[1]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[2]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[2]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[3]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[3]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[4]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[4]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[5]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[5]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[6]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[6]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[7]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[7]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[8]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[8]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[9]       ; N/A     ;
; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_out[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters|data_buffer[9]       ; N/A     ;
; top_level:Inst_top_level|SramActive                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SramActive                                            ; N/A     ;
; top_level:Inst_top_level|SramActive                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|SramActive                                            ; N/A     ;
; top_level:Inst_top_level|clk_enabler:Inst_clk_enabler1hz|clk_en               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|clk_enabler:Inst_clk_enabler1hz|clk_en                ; N/A     ;
; top_level:Inst_top_level|clk_enabler:Inst_clk_enabler1hz|clk_en               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|clk_enabler:Inst_clk_enabler1hz|clk_en                ; N/A     ;
; top_level:Inst_top_level|clk_enabler:Inst_clk_enabler60ns|clk_en              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|clk_enabler:Inst_clk_enabler60ns|clk_en               ; N/A     ;
; top_level:Inst_top_level|clk_enabler:Inst_clk_enabler60ns|clk_en              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|clk_enabler:Inst_clk_enabler60ns|clk_en               ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[0]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[0]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[1]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[1]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[2]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[2]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[3]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[3]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[4]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[4]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[5]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[5]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[6]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[6]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[7]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|CountVal[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[7]       ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|kp_pulse              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|kp_pulse20           ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|kp_pulse              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|KP_Controller:Inst_kp_controller|kp_pulse20           ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|reset                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|counterReset                                          ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|reset                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|counterReset                                          ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|statemachine:Inst_StateMachine|WideOr3~_wirecell      ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|statemachine:Inst_StateMachine|WideOr3~_wirecell      ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|statemachine:Inst_StateMachine|state[1]               ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|statemachine:Inst_StateMachine|state[1]               ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|statemachine:Inst_StateMachine|state~0                ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|statemachine:Inst_StateMachine|state~0                ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[3]            ; N/A     ;
; top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[3]            ; N/A     ;
+-------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jan 28 12:48:12 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file de2_115.vhd
    Info (12022): Found design unit 1: DE2_115-structural
    Info (12023): Found entity 1: DE2_115
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-Structural
    Info (12023): Found entity 1: top_level
Info (12021): Found 2 design units, including 1 entities, in source file sram_controller.vhd
    Info (12022): Found design unit 1: SRAM_Controller-arch
    Info (12023): Found entity 1: SRAM_Controller
Info (12021): Found 2 design units, including 1 entities, in source file kp_controller.vhd
    Info (12022): Found design unit 1: KP_Controller-Behavioral
    Info (12023): Found entity 1: KP_Controller
Info (12021): Found 2 design units, including 1 entities, in source file btn_debounce_toggle.vhd
    Info (12022): Found design unit 1: btn_debounce_toggle-Behavioral
    Info (12023): Found entity 1: btn_debounce_toggle
Info (12021): Found 2 design units, including 1 entities, in source file reset_delay.vhd
    Info (12022): Found design unit 1: Reset_Delay-Arch
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 2 design units, including 1 entities, in source file initrom.vhd
    Info (12022): Found design unit 1: initrom-SYN
    Info (12023): Found entity 1: initRom
Info (12021): Found 2 design units, including 1 entities, in source file statemachine.vhd
    Info (12022): Found design unit 1: statemachine-struct
    Info (12023): Found entity 1: statemachine
Info (12021): Found 2 design units, including 1 entities, in source file shift_registers.vhd
    Info (12022): Found design unit 1: ShiftRegisters-Behavioral
    Info (12023): Found entity 1: ShiftRegisters
Info (12021): Found 2 design units, including 1 entities, in source file statemachine_tb.vhd
    Info (12022): Found design unit 1: statemachine_tb-behav
    Info (12023): Found entity 1: statemachine_tb
Info (12021): Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd
    Info (12022): Found design unit 1: univ_bin_counter-arch
    Info (12023): Found entity 1: univ_bin_counter
Info (12021): Found 2 design units, including 1 entities, in source file sevensegment.vhd
    Info (12022): Found design unit 1: SevenSegment-Behavioral
    Info (12023): Found entity 1: SevenSegment
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDG[8..1]" at DE2_115.vhd(25)
Info (12128): Elaborating entity "top_level" for hierarchy "top_level:Inst_top_level"
Warning (10541): VHDL Signal Declaration warning at top_level.vhd(11): used implicit default value for signal "SRAM_UB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top_level.vhd(12): used implicit default value for signal "SRAM_LB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(145): object "SramReady" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(149): object "data_outUR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(159): object "ErrorVal" assigned a value but never read
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "top_level:Inst_top_level|Reset_Delay:Inst_clk_Reset_Delay"
Info (12128): Elaborating entity "btn_debounce_toggle" for hierarchy "top_level:Inst_top_level|btn_debounce_toggle:Inst_reset_debounce"
Warning (12125): Using design file clk_enabler.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: clk_enabler-behv
    Info (12023): Found entity 1: clk_enabler
Info (12128): Elaborating entity "clk_enabler" for hierarchy "top_level:Inst_top_level|clk_enabler:Inst_clk_enabler60ns"
Info (12128): Elaborating entity "clk_enabler" for hierarchy "top_level:Inst_top_level|clk_enabler:Inst_clk_enabler1hz"
Info (12128): Elaborating entity "univ_bin_counter" for hierarchy "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter"
Warning (10492): VHDL Process Statement warning at univ_bin_counter.vhd(30): signal "clk_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "statemachine" for hierarchy "top_level:Inst_top_level|statemachine:Inst_StateMachine"
Warning (10540): VHDL Signal Declaration warning at Statemachine.vhd(22): used explicit default value for signal "Lcmd" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Statemachine.vhd(23): used explicit default value for signal "Hcmd" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Statemachine.vhd(24): used explicit default value for signal "Shiftcmd" because signal was never assigned a value
Warning (10631): VHDL Process Statement warning at Statemachine.vhd(111): inferring latch(es) for signal or variable "state", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "state[1]" at Statemachine.vhd(111)
Info (12128): Elaborating entity "KP_Controller" for hierarchy "top_level:Inst_top_level|KP_Controller:Inst_kp_controller"
Warning (10492): VHDL Process Statement warning at kp_controller.vhd(54): signal "clk_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kp_controller.vhd(129): signal "clk_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "SevenSegment" for hierarchy "top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentDATA"
Info (12128): Elaborating entity "SevenSegment" for hierarchy "top_level:Inst_top_level|SevenSegment:Inst_SevenSegmentADDR"
Info (12128): Elaborating entity "SRAM_Controller" for hierarchy "top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller"
Info (12128): Elaborating entity "initRom" for hierarchy "top_level:Inst_top_level|initRom:Inst_initRom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level:Inst_top_level|initRom:Inst_initRom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "top_level:Inst_top_level|initRom:Inst_initRom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "top_level:Inst_top_level|initRom:Inst_initRom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u291.tdf
    Info (12023): Found entity 1: altsyncram_u291
Info (12128): Elaborating entity "altsyncram_u291" for hierarchy "top_level:Inst_top_level|initRom:Inst_initRom|altsyncram:altsyncram_component|altsyncram_u291:auto_generated"
Info (12128): Elaborating entity "ShiftRegisters" for hierarchy "top_level:Inst_top_level|ShiftRegisters:Inst_AddrShifters"
Warning (10492): VHDL Process Statement warning at shift_registers.vhd(40): signal "data_buffer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ShiftRegisters" for hierarchy "top_level:Inst_top_level|ShiftRegisters:Inst_dataShifters"
Warning (10492): VHDL Process Statement warning at shift_registers.vhd(40): signal "data_buffer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q124.tdf
    Info (12023): Found entity 1: altsyncram_q124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dii.tdf
    Info (12023): Found entity 1: cntr_dii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ngi.tdf
    Info (12023): Found entity 1: cntr_ngi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[8]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[5]~synth"
    Warning (13010): Node "GPIO[6]~synth"
    Warning (13010): Node "GPIO[7]~synth"
    Warning (13010): Node "GPIO[8]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_0_" driven by bidirectional pin "SRAM_DQ[0]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_1_" driven by bidirectional pin "SRAM_DQ[1]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_2_" driven by bidirectional pin "SRAM_DQ[2]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_3_" driven by bidirectional pin "SRAM_DQ[3]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_4_" driven by bidirectional pin "SRAM_DQ[4]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_5_" driven by bidirectional pin "SRAM_DQ[5]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_6_" driven by bidirectional pin "SRAM_DQ[6]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_7_" driven by bidirectional pin "SRAM_DQ[7]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_8_" driven by bidirectional pin "SRAM_DQ[8]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_9_" driven by bidirectional pin "SRAM_DQ[9]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_10_" driven by bidirectional pin "SRAM_DQ[10]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_11_" driven by bidirectional pin "SRAM_DQ[11]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_12_" driven by bidirectional pin "SRAM_DQ[12]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_13_" driven by bidirectional pin "SRAM_DQ[13]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_14_" driven by bidirectional pin "SRAM_DQ[14]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.Inst_top_level_Inst_SRAM_Controller_data_s2f_ur_15_" driven by bidirectional pin "SRAM_DQ[15]" cannot be tri-stated
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 293 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 3168 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 77 output pins
    Info (21060): Implemented 52 bidirectional pins
    Info (21061): Implemented 2868 logic cells
    Info (21064): Implemented 162 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 4747 megabytes
    Info: Processing ended: Tue Jan 28 12:48:25 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


