-- dispatcher

LIBRARY ieee;
USE ieee.STD_LOGIC_1164.ALL;

entity dispatcher is port ( 
      dval : in std_logic;
	   din : in std_logic_vector (4 downto 0);
	   wrl : out std_logic;
	   dout : out std_logic_vector(4 downto 0);
		done : out std_logic
);
end dispatcher;


architecture arq of dispatcher is


type STATE_TYPE is (STATE_CLEAR, STATE_WHILE, STATE_VALUE, STATE_WAIT);


signal currentState, nextState: STATE_TYPE;


begin 

currentState <= STATE_CLEAR when reset = '1' else nextState when rising_edge(clk); 


generatenextState:
process(currentState, enRx, eq5, accept)
    begin
        case currentState is 
            when STATE_CLEAR   => if (enRx = '0') then 
													nextState <= STATE_WHILE;
                                  else
													nextState <= STATE_CLEAR;
                                  end if;
											 
											 
            when STATE_WHILE   => if (eq5 = '1' and enRx = '1') then
													nextState <= STATE_VALUE;
											 elsif(enRx='1' and eq5='0') then
													nextState <= STATE_CLEAR;
                                  else
                                       nextState <= STATE_WHILE;
                                     end if;
												 
												 
				when STATE_VALUE   => if (accept = '1') then 
				                           nextState <= STATE_WAIT;
										    else 
												   nextState <= STATE_VALUE;
											 end if;	  
											 
											 
				when STATE_WAIT    => if (accept = '0') then 
				                           nextState <= STATE_CLEAR;
											 else 
												   nextState <= STATE_WAIT;
										    end if;	 								 
												 
end case;
end process;


-- generate outputs
clr <= '1' when (currentState = STATE_CLEAR) else '0';

wr <= '1' when (currentState = STATE_WHILE and enRx = '0') else '0';
             
DXval <= '1' when (currentState = STATE_VALUE) else '0';




end arq;
