// Seed: 1380882515
module module_0 (
    input wor id_0,
    input wire id_1,
    output wire id_2,
    input supply0 id_3,
    output tri1 id_4,
    output wire id_5,
    input supply0 id_6,
    input supply0 id_7,
    output tri id_8,
    input supply1 id_9,
    output wand id_10,
    output tri0 id_11,
    input tri1 id_12,
    output tri1 id_13,
    output tri0 id_14,
    output tri id_15,
    input tri id_16,
    output wire id_17,
    input wire id_18,
    input supply1 id_19,
    input uwire id_20
);
  wire id_22;
  assign module_1.id_1 = 0;
  supply1 id_23 = 1 === 1;
  wire id_24;
  wire id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35, id_36, id_37;
endmodule
module module_0 (
    input supply1 module_1,
    input wand id_1,
    output wire id_2,
    input wand id_3,
    input tri id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_4,
      id_2,
      id_1,
      id_2,
      id_2,
      id_4,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_3,
      id_1,
      id_4
  );
  id_6(
      1, 1
  );
endmodule
