/dts-v1/;

#include "linux_autoconf.h"

#include "../../boot_rsvdmem.dtsi"
#include "../../bcm_thermal.dtsi"

/ {
	/* arch */
	#define PMU_CORE0_SPI	9
	#define PMU_CORE1_SPI	10
	#include "../../ip/bcm_b53_dual.dtsi"

	/* clocks */
	#define PERIPH_CLK		200000000
	#define HS_SPI_PLL_CLK	400000000
	#include "../../ip/bcm_clocks.dtsi"

	/* memory reservations */
	#include "../../bcm_rsvdmem.dtsi"

	/* memc */
	memory_controller {
		#define MEMC_REG_NAMES  "memc-int-clear-reg",   \
					"memc-int-mask-clear-reg", \
					"phyctl_idle_pad_ctl",  \
					"phyctl_idle_pad_en0",  \
					"phyctl_idle_pad_en1",  \
					"phybl0_idle_pad_ctl",  \
					"phybl1_idle_pad_ctl",  \
					"phybl2_idle_pad_ctl",  \
					"phybl3_idle_pad_ctl",  \
					"phybl0_clock_idle",    \
					"phybl1_clock_idle",    \
					"phybl2_clock_idle",    \
					"phybl3_clock_idle",    \
					"auto_self_refresh",    \
					"glb_gcfg"

		#define MEMC_REG    <0 0x80180E08 0 4>, \
					<0 0x80180E14 0 4>, \
					<0 0x801A0034 0 4>, \
					<0 0x801A0038 0 4>, \
					<0 0x801A003C 0 4>, \
					<0 0x801A04AC 0 4>, \
					<0 0x801A06AC 0 4>, \
					<0 0x801A08AC 0 4>, \
					<0 0x801A0AAC 0 4>, \
					<0 0x801A04E0 0 4>, \
					<0 0x801A06E0 0 4>, \
					<0 0x801A08E0 0 4>, \
					<0 0x801A0AE0 0 4>, \
					<0 0x8018025C 0 4>, \
					<0 0x80180004 0 4>


		#define MEMC_CPU_INT_LINE		18

		#include "../../ip/memc.dtsi"
	};

	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		spi1 = &hsspi; /* 0 = legacy, 1 = high speed */
		hs_serial0 = &hs_uart0;
		spinand0 = &spinand;
		nand0 = &nand;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		/* increase coherent_pool size */
		bootargs = "coherent_pool=4M cpuidle_sysfs_switch pci=pcie_bus_safe console=ttyS0,115200 earlyprintk  rootwait rng_core.default_quality=1024";
	};

	misc_io {
		compatible = "brcm,misc-io";
		misc-periph-chip-id-rev = <0x0 0xff800000 0x0 0x4>;
		misc-periph-chip-id-mask = <0xfffff000>;
		misc-periph-chip-id-shift = <12>;
		misc-periph-chip-rev-mask = <0xfff>;
	};

	/* PMC */
	pmc: pmc {
		#define PMC_REG_OFFSET              0x0 0xffb01018
		#define PMC_REG_SIZE                0x0 0x5080
		#define PROCMON_REG_OFFSET          0x0 0xffb20000
		#define PROCMON_REG_SIZE            0x0 0x240
		#define MAESTRO_REG_OFFSET          0x0 0xffb20400
		#define MAESTRO_REG_SIZE            0x0 0x5d0
		#include "../../ip/bcm_pmc_3_1.dtsi"
	};

	cci: cci {
		#define CCI_OFFSET					0x0 0x81090000 
		#define CCI_SIZE					0x0 0x6000
		#define SLAVEINTF_CPU_NUM			3
		#include "../../ip/bcm_arm_cci400.dtsi"
	};

	/* wan type auto detect */
	wantype_detect {
		#define GPON_GENERAL_CONFIG_ADDR	0x0 0x82db1000
		#define GPON_GENERAL_CONFIG_SIZE	0x0 0x10
		#define EPON_TOP_ADDR			0x0 0x82dac000
		#define EPON_TOP_SIZE			0x0 0x1C
		#define EPON_LIF_ADDR			0x0 0x82dad800
		#define EPON_LIF_SIZE			0x0 0x110
		#define EPON_XPCSR_ADDR			0x0 0x82daf000
		#define EPON_XPCSR_SIZE			0x0 0x124
		#define NGPON_RXGEN_ADDR		0x0 0x82db4000
		#define NGPON_RXGEN_SIZE		0x0 0x80
		#include "../../ip/bcm_wantype_detect.dtsi"
	};

	/* pcie common */
	pcie: pcie {
		compatible = "brcm,bcm-pcie";
		device_type = "cpci";
		brcm,pllclkid = <0x210>;
	};

	/* pcie core 0 */
	pcie0: pcie@0 {
		/* pcie core 0*/
		#define PCIE_ID				0
		#define PCIE_SPI			60
		#define PCIE_ADDR			0x80040000
		#define PCIE_SIZE			0x0000A000
		#define PCIE_RANGE_ADDR		0x90000000
		#define PCIE_RANGE_SIZE		0x10000000
		#include "../../ip/bcm_pcie_core.dtsi"
	};

	/* pcie core 1*/
	pcie1: pcie@1 {
		#define PCIE_ID				1
		#define PCIE_SPI			61
		#define PCIE_ADDR			0x80050000
		#define PCIE_SIZE			0x0000A000
		#define PCIE_RANGE_ADDR		0xA0000000
		#define PCIE_RANGE_SIZE		0x10000000
		#include "../../ip/bcm_pcie_core.dtsi"
	};

	/* pcie core 2*/
	pcie2: pcie@2 {
		#define PCIE_ID				2
		#define PCIE_SPI			62
		#define PCIE_ADDR			0x80060000
		#define PCIE_SIZE			0x0000A000
		#define PCIE_RANGE_ADDR		0xB0000000
		#define PCIE_RANGE_SIZE		0x10000000
		#include "../../ip/bcm_pcie_core.dtsi"
	};

	/* usb */
	usb_ctrl: usb_ctrl {
		#define USB_CTRL_ADDR       0x0 0x8000c200
		#define USB_CTRL_SIZE       0x0 0x100
		#include "../../ip/bcm_usb_ctrl.dtsi"
    };

	usb0_xhci: usb0_xhci {
		#define USB_ADDR            0x0 0x8000d000
		#define USB_SIZE            0x0 0x1000
		#define USB_IRQ             121
		#include "../../ip/bcm_usb_xhci.dtsi"

		xhci_port: port@1{
			reg = <1>;
			#trigger-source-cells = <0>;
		};
	};

	usb0_ehci: usb0_ehci {
		#define USB_ADDR			0x0 0x8000c300
		#define USB_SIZE			0x0 0x100
		#define USB_IRQ             125
		#include "../../ip/bcm_usb_ehci.dtsi"

 		ehci0_port: port@1{
			reg = <1>;
			#trigger-source-cells = <0>;
		};
	};

	usb1_ehci: usb1_ehci {
		#define USB_ADDR			0x0 0x8000c500
		#define USB_SIZE			0x0 0x100
		#define USB_IRQ             123
		#include "../../ip/bcm_usb_ehci.dtsi"

		ehci1_port: port@1{
			reg = <1>;
			#trigger-source-cells = <0>;
		};
	};

	usb0_ohci: usb0_ohci {
		#define USB_ADDR			0x0 0x8000c400
		#define USB_SIZE			0x0 0x100
		#define USB_IRQ             124
		#include "../../ip/bcm_usb_ohci.dtsi"

 		ohci0_port: port@1{
			reg = <1>;
			#trigger-source-cells = <0>;
		};
	};

	usb1_ohci: usb1_ohci {
		#define USB_ADDR			0x0 0x8000c600
		#define USB_SIZE			0x0 0x100
		#define USB_IRQ             122
		#include "../../ip/bcm_usb_ohci.dtsi"

 		ohci1_port: port@1{
			reg = <1>;
			#trigger-source-cells = <0>;
		};
	};

	/* UBUS */
	ubus: ubus {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		ubus_sys: ubus_sys {
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			#define UBUS_SYSTOP_OFFSET         0x0 0x83000000
			#define UBUS_SYSTOP_SIZE           0x0 0x80
			#define UBUS_REGISTRATION_OFFSET   0x0 0x83000200
			#define UBUS_REGISTRATION_SIZE     0x0 0x80
			#define UBUS_COHERENCY_PORT_OFFSET 0x0 0x810A0400
			#define UBUS_COHERENCY_PORT_SIZE   0x0 0x400
			#define UBUS_MODULE_XRDP           0x0
			#include "../../ip/bcm_ubus4.dtsi"
			ubus_mst_sys: ubus_mst {
				reg-names = "BIU", "PER", "USB", "PCIE0",
					"PCIE2", "QM", "DQM", "DMA0",
					"DMA1", "NATC", "RQ0", "RQ1";
				reg = <0x0 0x83020000 0x0 0x1000>,
					<0x0 0x83058000 0x0 0x1000>,
					<0x0 0x83038000 0x0 0x1000>,
					<0x0 0x8300C000 0x0 0x1000>,
					<0x0 0x83028000 0x0 0x1000>,
					<0x0 0x830AC000 0x0 0x1000>,
					<0x0 0x830A4000 0x0 0x1000>,
					<0x0 0x83064000 0x0 0x1000>,
					<0x0 0x83068000 0x0 0x1000>,
					<0x0 0x830A0000 0x0 0x1000>,
					<0x0 0x83080000 0x0 0x1000>,
					<0x0 0x83088000 0x0 0x1000>;
			};
		};

		ubus_dcm_sys: ubus_dcm_sys {
			#define UBUS_DCM_CLK_OFFSET  0x0 0x83000080
			#define UBUS_DCM_CLK_SIZE    0x0 0x80
			#define UBUS_MODULE_XRDP     0x0
			#include "../../ip/bcm_ubus4_dcm.dtsi"
		};
	};

	periph {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges = <0x0 0x0 0x0 0xff800000 0x0 0x62000>;

		strap: strap {
			#define STRAP_REG_OFFSET            0x0 0x2600
			#define STRAP_REG_SIZE              0x0 0x4
			#include "../../ip/bcm_strap.dtsi"
			boot-select-0=<5 1>;
			boot-select-1=<6 1>;
			boot-select-2=<7 1>;
			boot-select-3=<8 1>;
			boot-select-4=<9 1>;
			boot-select-5=<10 1>;
			bootrom-boot=<11 0>;
		};

		dying_gasp: dying_gasp {
			#define DG_PERIPH_REG_OFFSET	0x0 0x5A024
			#define DG_PERIPH_REG_SIZE	0x0 0x4
			#define DG_UART_DR_OFFSET	0x0 0x654
			#define DG_UART_DR_SIZE		0x0 0x4
			#include "../../ip/bcm_dgasp_periph.dtsi"
			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
		};

		otp: otp {
			#define OTP_REG_OFFSET            0x0 0x2800 
			#define OTP_REG_SIZE              0x0 0x54
			#include "../../ip/bcm_otp.dtsi"
			sec-additional-validation;
		};

		/* boot state */
		boot_state: boot_state {
			#define RESET_REASON_OFFSET  0x0 0x263c
			#define RESET_REASON_SIZE    0x0 0x4
			#define RESET_STATUS_OFFSET  0x0 0x5a03c
			#define RESET_STATUS_SIZE    0x0 0x4
			#include "../../ip/bcm_boot_state_v2.dtsi"
		};

		/* NAND controller */
		nand: nand {
			pinctrl-0 = <&data_pins &nand_ctrl_pins>;
			pinctrl-names = "default";
			#define NAND_CTRL_OFFSET		0x0 0x1800
			#define NAND_CTRL_SIZE			0x0 0x400
			#define NAND_INTR_OFFSET		0x0 0x2000
			#define NAND_INTR_SIZE			0x0 0x10
			#define NAND_CACHE_OFFSET		0x0 0x1C00
			#define NAND_CACHE_SIZE			0x0 0x200
			#include "../../ip/bcm_nand7_1.dtsi"
		};

		/* EMMC */
		sdhci: sdhci {
			pinctrl-0 = <&emmc_ctrl_pins>;
			pinctrl-names="default";
			#define SDHCI_OFFSET			0x00000000 0x58000
			#define SDHCI_SIZE			0x00000000 0x100
			#define SDHCI_TOPCFG_OFFSET		0x00000000 0x58100
			#define SDHCI_TOPCFG_SIZE		0x00000000 0x100
			#define SDHCI_BOOT_OFFSET		0x00000000 0x58200
			#define SDHCI_BOOT_SIZE			0x00000000 0x40
			#define SDHCI_AHBSS_CTRL_OFFSET		0x00000000 0x58300
			#define SDHCI_AHBSS_CTRL_SIZE		0x00000000 0x100
			#define SDIO_EMMC_SPI			95
			#include "../../ip/bcm_sdhci.dtsi"
		};

#if defined (CONFIG_MMC_OOPS) || (CONFIG_MMC_OOPS_MODULE)
		mmcoops {
			#define MMC_OOPS_DUMP_OFFSET    1536 /* 768KB */
			#define MMC_OOPS_DUMP_SIZE      512  /* 256KB */	
			#define MMC_OOPS_DUMP_RECSIZE   128  /* 64KB  */
			#include "../../ip/bcm_mmc_oops.dtsi"
		};
#endif

		hs_uart0: hs_serial0 {
			#define UART_OFFSET			0x0 0x58400
			#define UART_SIZE			0x0 0x1E0
			#define UART_SPI 			93
			#include "../../ip/bcm_hs_uart.dtsi"
		};

		/* UART */
		uart0: serial0 {
			#define UART_OFFSET			0x0 0x640
			#define UART_SIZE			0x0 0x18
			#define UART_SPI 			32
			#include "../../ip/bcm_uart.dtsi"
		};

		/* UART 2*/
		uart1: serial1 {
			#define UART_OFFSET			0x0 0x660
			#define UART_SIZE			0x0 0x18
			#define UART_SPI 			33
			#include "../../ip/bcm_uart.dtsi"
		};

		rng: rng {
			#define RNG200_OFFSET			0x0 0xb80
			#define RNG200_SIZE			0x0 0x28
			#include "../../ip/bcm_rng200.dtsi"
		};

		i2c0: i2c0 {
			#define I2C_OFFSET			0x0 0x2100
			#define I2C_SIZE			0x0 0x60
			#include "../../ip/bcm_i2c_bus.dtsi"
		};

		/* periph timers */
		timers: timers {
			#define TIMERS_OFFSET		0x0 0x400
			#define TIMERS__SIZE		0x0 0x48
			#define TIMER0_SPI			11
			#define TIMER1_SPI			12
			#define TIMER2_SPI			13
			#define TIMER3_SPI			14
			#include "../../ip/bcm_timer.dtsi"
		};

		/* watchdog */
		wdt: watchdog {
			#define WATCHDOG_OFFSET			0x0 0x480
			#define WATCHDOG_SIZE			0x0 0x10
			#define WATCHDOG_TIMEOUT		80
			#include "../../ip/bcm_wdt.dtsi"
			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
		};

		/* watchdog reboot */
		wdt-reboot {
			compatible = "wdt-reboot";
			wdt = <&wdt>;
		};
		
		/* sotp */
		sotp {
			#define SOTP_OFFSET			0x0 0xc00
			#define SOTP_SIZE			0x0 0x84
			#include "../../ip/bcm_sotp.dtsi"
		};
		
		/* pinctrl */
		pincontroller: pinctrl {
			#define PINCTRL_OFFSET			0x0 0x554
			#define PINCTRL_SIZE			0x0 0xc
			#define PINCTRL_NUM_PINS		84
			#define PINCTRL_NUM_FUNC		8
			#define PINCTRL_GPIO_FUNC		4
			#include "../../ip/bcm_bca_pinctrl.dtsi"
			#include "6856_pinctrl.dtsi"
		};

		/* gpio */
		gpioc: gpioc {
			#define GPIO_DIR_OFFSET      0x0 0x500
			#define GPIO_DIR_SIZE        0x0 0x20
			#define GPIO_DATA_OFFSET     0x0 0x520
			#define GPIO_DATA_SIZE       0x0 0x20
			#define NUM_OF_GPIOS         84 
			#include "../../ip/bcm_bca_gpio.dtsi"
		};

		/* external interrups */
		bca_extintr: bca_extintr0 {
			#define EXTINTR_OFFSET       0x0 0x4
			#define EXTINTR_SIZE         0x0 0x48
			#define MAX_EXT_INTR         8
			#include "../../ip/bcm_bca_extintr.dtsi"
			external_interrupts = <181 182 183 184 185 186 187 188>;
		};

		/* Led Controller */
		led_ctrl: led_ctrl {
			#define LED_GLBL_CTRL_OFFSET     0x0 0x800
			#define LED_GLBL_CTRL_SIZE       0x0 0x4 
			#define LED_HW_EN_OFFSET         0x0 0x808
			#define LED_HW_EN_SIZE           0x0 0x4
			#define LED_SER_SHIFT_OFFSET     0x0 0x80c
			#define LED_SER_SHIFT_SIZE       0x0 0x4
			#define LED_FLASH_RATE_OFFSET    0x0 0x810
			#define LED_FLASH_RATE_SIZE      0x0 0x10
			#define LED_BRIGHTNESS_OFFSET    0x0 0x820
			#define LED_BRIGHTNESS_SIZE      0x0 0x10
			#define LED_POWER_LED_CFG_OFFSET 0x0 0x830
			#define LED_POWER_LED_CFG_SIZE   0x0 0x4
			#define LED_POWER_LUT_OFFSET     0x0 0x834
			#define LED_POWER_LUT_SIZE       0x0 0x80
			#define LED_HW_POLARITY_OFFSET   0x0 0x8b4
			#define LED_HW_POLARITY_SIZE     0x0 0x4
			#define LED_SW_DATA_OFFSET       0x0 0x8b8
			#define LED_SW_DATA_SIZE         0x0 0x4
			#define LED_SW_POLARITY_OFFSET   0x0 0x8bc
			#define LED_SW_POLARITY_SIZE     0x0 0x4
			#define LED_PAR_POLARITY_OFFSET  0x0 0x8c0
			#define LED_PAR_POLARITY_SIZE    0x0 0x4
			#define LED_SER_POLARITY_OFFSET  0x0 0x8c4
			#define LED_SER_POLARITY_SIZE    0x0 0x4
			#define LED_MASK_OFFSET          0x0 0x804
			#define LED_MASK_SIZE            0x0 0x4
			#define MAX_SUPPORTED_LEDS       32

			hw-polarity-quirk = <0xc0000000>;
			status = "okay";
			#include "../../ip/bcm_led_ctrl.dtsi"
			#include "6856_leds.dtsi"
		};

		i2s: bcm63xx-i2s {
			pinctrl-0 = <&i2s_sdata_pin_0 &i2s_sclk_pin_1 &i2s_lrck_pin_2>;
			pinctrl-names = "default";
			compatible = "brcm,bcm63xx-i2s";
			reg = <0 0x2080 0 0x21>; 
			clocks = <&i2sclk>, <&osc>;
			clock-names = "i2sclk","i2sosc";
		};

		/* HS SPI */
		hsspi: spi {
			pinctrl-0 = <&spim_group_pins>;
			pinctrl-names = "default";
			#define HS_SPI_OFFSET			0x0 0x1000
			#define HS_SPI_SIZE			0x0 0x600
			#define HS_SPI_MAX_FREQ			100000000
			#include "../../ip/bcm_hsspi.dtsi"
			spinand: spi-nand@0 {
				#define SPINAND_MAX_FREQ	100000000
				#include "../../ip/bcm_spinand.dtsi"
			};

			voice7 {
				pinctrl-0 = <&pcm_sdin_pin_45 &pcm_sdout_pin_46 &pcm_clk_pin_47 &pcm_fs_pin_75>;
				pinctrl-names = "default";
				compatible = "bcm-spi-voice";
				reg = <7>; /* chip select 7 */
				spi-index = <7>;/* ZSI/ISI header position index */
				spi-max-frequency = <1024000>;
			};
		};

		bcm63xx-apm-pcm {
			compatible = "brcm,bcm63xx-apm-pcm";
			reg = <0x0 0x60000 0x0 0x1c60>;
			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
		};		
	};

	legacy_leds: legacy_leds {
		compatible = "brcm,legacy-led";
	};

	/* i2s */
	clocks {
		i2s_clkmclk_syscon: i2s_clkmclk_syscon@0xFF802080 {
			compatible = "brcm,i2s-audio-clkmclk-syscon", "syscon";
			reg = <0x0 0xFF802080 0x0 0x4>;
		};

		osc: oscillator {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <50000000>; /* xpon 50MHz output */
		};

		i2sclk: i2sclk@0x80158000 {
			#clock-cells = <0>;
			compatible = "brcm,i2s-clock";
			clocks = <&osc>;
			clk-mclk-syscon        = <&i2s_clkmclk_syscon>;
			clock-output-names     = "i2s_clk";
		};
	};

	/* pcm */
	pcm5100 {
		compatible = "brcm,pcm5100";
	};

	bcm63xx-pcm-audio {
		compatible = "brcm,bcm63xx-pcm-audio";
		interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
	};

    unimac {
		compatible = "brcm,unimac";
        reg = <0x0 0x82da0000 0x0 0x6000>,
              <0x0 0x82da8000 0x0 0x1800>,
              <0x0 0x82daa000 0x0 0x1800>;
        conf_offset = <0x1000>;
        mib_offset = <0x400>;
        top_offset = <0x400>;
    };

    egphy {
		compatible = "brcm,egphy";
        reg = <0x0 0x82db2204 0x0 0x0c>;
    };

    sgmii {
		compatible = "brcm,sgmii";
        reg = <0x0 0x82db2280 0x0 0x14>;
    };

    mdio1 {
		compatible = "brcm,mdio1";
        reg = <0x0 0xff802060 0x0 0x10>;
    };

	rgmii: rgmii {
        compatible = "brcm,rgmii1";
        reg = <0x0 0x82d98300 0x0 0x44>,
              <0x0 0xff800500 0x0 0x78>,
              <0x0 0xff85a004 0x0 0x04>;
        status = "disabled";
	};

	mdio: mdio {
		compatible = "simple-bus";
		bus-type = "MDIO_V1";
		#address-cells = <1>;
		#size-cells = <0>;

		phy1:1 {
			compatible = "brcm,bcaphy";
			phy-type = "EGPHY";
			reg = <1>;
			status = "disabled";
		};

		phy2:2 {
			compatible = "brcm,bcaphy";
			phy-type = "EGPHY";
			reg = <2>;
			status = "disabled";
		};

		phy3:3 {
			compatible = "brcm,bcaphy";
			phy-type = "EGPHY";
			reg = <3>;
			status = "disabled";
		};

		phy4:4 {
			compatible = "brcm,bcaphy";
			phy-type = "EGPHY";
			reg = <4>;
			status = "disabled";
		};

		phy_rgmii:rgmii {
			compatible = "brcm,bcaphy";
			phy-type = "EXT1";
			status = "disabled";
		};

		phy_detect:detect {
			compatible = "brcm,bcaphy";
			phy-type = "EXT3";
			status = "disabled";
		};

		phy_ext_serdes:ext_serdes {
			compatible = "brcm,bcaphy";
            caps-no-hdx;
            caps-no-10000;
            caps-no-5000;
            phy-type = "EXT3";
			status = "disabled";
		};

		phy_serdes:serdes {
			compatible = "brcm,bcaphy";
			phy-type = "SGMII";
			reg = <6>;
			status = "disabled";
		};
	};

    wan_serdes_bus {
        compatible = "simple-bus";

        #address-cells = <1>;
        #size-cells = <0>;

        phy_wan_serdes: phy_wan_serdes {
            compatible = "brcm,bcaphy";
            phy-type = "PON";
            reg = <0>;
            status = "disabled";
        };
    };

	switch0: switch0 {
		compatible = "brcm,enet";
		label = "bcmsw";
		sw-type = "RUNNER_SW";

        pinctrl-0 = <&per_mdc_pin_60 &per_mdio_pin_61 &rgmii1_pins>;
        pinctrl-names = "default";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port_gphy0 {
				reg = <0>;
				mac-type = "UNIMAC";
				phy-handle = <&phy1>;
				phy-mode = "gmii";
				gmii-direct;
				status = "disabled";
			};

			port_gphy1 {
				reg = <1>;
				mac-type = "UNIMAC";
				phy-handle = <&phy2>;
				phy-mode = "gmii";
				gmii-direct;
				status = "disabled";
			};

			port_gphy2 {
				reg = <2>;
				mac-type = "UNIMAC";
				phy-handle = <&phy3>;
				phy-mode = "gmii";
				gmii-direct;
				status = "disabled";
			};

			port_gphy3 {
				reg = <3>;
				mac-type = "UNIMAC";
				phy-handle = <&phy4>;
				phy-mode = "gmii";
				gmii-direct;
				status = "disabled";
			};

			port_rgmii {
				reg = <4>;
				mac-type = "UNIMAC";
				phy-handle = <&phy_rgmii>;
				phy-mode = "rgmii";
				gmii-direct;
				status = "disabled";
			};

			port_hsgmii {
				reg = <5>;
				mac-type = "UNIMAC";
				phy-handle = <&phy_serdes>;
				phy-mode = "hsgmii";
				gmii-direct;
				status = "disabled";
			};

			port_wan {
				reg = <6>;
				phy-handle = <&phy_wan_serdes>;
				phy-mode = "serdes";
				detect;
				is-wan;
 				is-wanconf-mux-ae;
 				is-wanconf-mux-pon;
				status = "disabled";
			};
		};
	};

	gpon_drv {
		compatible = "brcm,gpon-drv";
		reg = <0x0 0x82db0000 0x0 0x2000>;
                interrupts = <GIC_SPI 99  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_WAN_GPON_RX */
                             <GIC_SPI 98  IRQ_TYPE_LEVEL_HIGH>; /* INTERRUPT_WAN_GPON_TX */
                interrupt-names = "gpon_rx", "gpon_tx";
	};
	ngpon_drv {
		compatible = "brcm,ngpon-drv";
		reg = <0x0 0x82db4000 0x0 0x9080>;
                interrupts = <GIC_SPI 107  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_WAN_XGRX */
                             <GIC_SPI 105  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_WAN_XGTX_INTR0 */
                             <GIC_SPI 106  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_WAN_XGTX_INTR1 */
                             <GIC_SPI 108  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_WAN_XGTX_INTR2 */
                             <GIC_SPI 109  IRQ_TYPE_LEVEL_HIGH>; /* INTERRUPT_WAN_XGTX_INTR3 */
                interrupt-names = "ngpon_rx", "ngpon_tx0", "ngpon_tx1", "ngpon_tx2", "ngpon_tx3";
	};
	rdpa_drv {
		compatible = "brcm,rdpa";
		reg = <0x0 0x82000000 0x0 0x1000000>;
                interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_FPM */
                     <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_0 */
                     <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_1 */
                     <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_2 */
                     <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_3 */
                     <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_4 */
                     <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_5 */
                     <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_6 */
                     <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_7 */
                     <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_8 */
                     <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_9 */
                     <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_10 */
                     <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_11 */
                     <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_12 */
                     <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_13 */
                     <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_14 */
                     <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_15 */
                     <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_16 */
                     <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_17 */
                     <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_18 */
                     <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_19 */
                     <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_20 */
                     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_21 */
                     <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_22 */
                     <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_23 */
                     <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_24 */
                     <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_25 */
                     <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_26 */
                     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_27 */
                     <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_28 */
                     <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_29 */
                     <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_30 */
                     <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>; /* INTERRUPT_XRDP_QUEUE_31 */
                interrupt-names = "fpm", "queue0", "queue1", "queue2", "queue3", "queue4", "queue5",
                          "queue6", "queue7", "queue8", "queue9", "queue10", "queue11", 
                          "queue12", "queue13", "queue14", "queue15", "queue16", "queue17",
                          "queue18", "queue19", "queue20", "queue21", "queue22", "queue23",
                          "queue24", "queue25", "queue26", "queue27", "queue28", "queue29",
                          "queue30", "queue31";
	};
	wan_serdes {
		compatible = "brcm,pon-drv";
		status = "disabled";
		reg = <0x0 0x82db2000 0x0 0x0100>;
	};
	epon_drv {
		compatible = "brcm,epon-drv";
		reg = <0x0 0x82dac000 0x0 0x4000>;
	};

#if defined(CONFIG_BCM_CPUIDLE_CLK_DIVIDER)
	biucfg {
		compatible = "brcm,bcm-biucfg";
		reg-names = "cluster_clk_ctrl0",
				"cluster_clk_pattern0";
		reg = <0x0 0x81060710 0x0 0x4>,
				<0x0 0x81060718 0x0 0x4>;
	};
#endif
};

