#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Oct 19 20:29:31 2025
# Process ID: 1215516
# Current directory: /home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/synth_1
# Command line: vivado -log uniform_dist.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uniform_dist.tcl
# Log file: /home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/synth_1/uniform_dist.vds
# Journal file: /home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/synth_1/vivado.jou
# Running On: dis-lab-SYS-7049GP-TRT, OS: Linux, CPU Frequency: 2114.182 MHz, CPU Physical cores: 16, Host memory: 134797 MB
#-----------------------------------------------------------
source uniform_dist.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1339.871 ; gain = 35.840 ; free physical = 114610 ; free virtual = 133119
Command: synth_design -top uniform_dist -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1215554
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2684.891 ; gain = 321.777 ; free physical = 112823 ; free virtual = 131462
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uniform_dist' [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/uniform_dist.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'uniform_dist' (0#1) [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/uniform_dist.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2758.859 ; gain = 395.746 ; free physical = 112729 ; free virtual = 131371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2770.734 ; gain = 407.621 ; free physical = 112729 ; free virtual = 131371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2770.734 ; gain = 407.621 ; free physical = 112729 ; free virtual = 131371
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.734 ; gain = 0.000 ; free physical = 112729 ; free virtual = 131371
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.516 ; gain = 0.000 ; free physical = 112691 ; free virtual = 131347
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.551 ; gain = 0.000 ; free physical = 112690 ; free virtual = 131346
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2889.551 ; gain = 526.438 ; free physical = 112690 ; free virtual = 131347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2889.551 ; gain = 526.438 ; free physical = 112690 ; free virtual = 131347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2889.551 ; gain = 526.438 ; free physical = 112690 ; free virtual = 131347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2889.551 ; gain = 526.438 ; free physical = 112689 ; free virtual = 131346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
	   3 Input   48 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	              64x64  Multipliers := 2     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mult_full, operation Mode is: A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: PCIN+A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: PCIN+A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: PCIN+A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: PCIN+A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: PCIN+A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: PCIN+A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP mult_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: operator mult_full is absorbed into DSP mult_full.
DSP Report: Generating DSP sub_val0, operation Mode is: A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: PCIN+A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: PCIN+A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: PCIN+A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: PCIN+A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: PCIN+A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: PCIN+A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: Generating DSP sub_val0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
DSP Report: operator sub_val0 is absorbed into DSP sub_val0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2889.551 ; gain = 526.438 ; free physical = 112673 ; free virtual = 131336
---------------------------------------------------------------------------------
 Sort Area is  mult_full_0 : 0 0 : 3101 12442 : Used 1 time 0
 Sort Area is  mult_full_0 : 0 1 : 3120 12442 : Used 1 time 0
 Sort Area is  mult_full_0 : 0 2 : 3101 12442 : Used 1 time 0
 Sort Area is  mult_full_0 : 0 3 : 3120 12442 : Used 1 time 0
 Sort Area is  sub_val0_b : 0 0 : 3101 12442 : Used 1 time 0
 Sort Area is  sub_val0_b : 0 1 : 3120 12442 : Used 1 time 0
 Sort Area is  sub_val0_b : 0 2 : 3101 12442 : Used 1 time 0
 Sort Area is  sub_val0_b : 0 3 : 3120 12442 : Used 1 time 0
 Sort Area is  mult_full_4 : 0 0 : 3101 11782 : Used 1 time 0
 Sort Area is  mult_full_4 : 0 1 : 3101 11782 : Used 1 time 0
 Sort Area is  mult_full_4 : 0 2 : 2479 11782 : Used 1 time 0
 Sort Area is  mult_full_4 : 0 3 : 3101 11782 : Used 1 time 0
 Sort Area is  sub_val0_c : 0 0 : 3101 11782 : Used 1 time 0
 Sort Area is  sub_val0_c : 0 1 : 3101 11782 : Used 1 time 0
 Sort Area is  sub_val0_c : 0 2 : 2479 11782 : Used 1 time 0
 Sort Area is  sub_val0_c : 0 3 : 3101 11782 : Used 1 time 0
 Sort Area is  mult_full_6 : 0 0 : 3101 11141 : Used 1 time 0
 Sort Area is  mult_full_6 : 0 1 : 2460 11141 : Used 1 time 0
 Sort Area is  mult_full_6 : 0 2 : 2479 11141 : Used 1 time 0
 Sort Area is  mult_full_6 : 0 3 : 3101 11141 : Used 1 time 0
 Sort Area is  sub_val0_d : 0 0 : 3101 11141 : Used 1 time 0
 Sort Area is  sub_val0_d : 0 1 : 2460 11141 : Used 1 time 0
 Sort Area is  sub_val0_d : 0 2 : 2479 11141 : Used 1 time 0
 Sort Area is  sub_val0_d : 0 3 : 3101 11141 : Used 1 time 0
 Sort Area is  mult_full_8 : 0 0 : 2460 9675 : Used 1 time 0
 Sort Area is  mult_full_8 : 0 1 : 2479 9675 : Used 1 time 0
 Sort Area is  mult_full_8 : 0 2 : 2460 9675 : Used 1 time 0
 Sort Area is  mult_full_8 : 0 3 : 2276 9675 : Used 1 time 0
 Sort Area is  sub_val0_e : 0 0 : 2460 9675 : Used 1 time 0
 Sort Area is  sub_val0_e : 0 1 : 2479 9675 : Used 1 time 0
 Sort Area is  sub_val0_e : 0 2 : 2460 9675 : Used 1 time 0
 Sort Area is  sub_val0_e : 0 3 : 2276 9675 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|uniform_dist | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3265.020 ; gain = 901.906 ; free physical = 112261 ; free virtual = 130987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3273.027 ; gain = 909.914 ; free physical = 112245 ; free virtual = 130971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3273.027 ; gain = 909.914 ; free physical = 112237 ; free virtual = 130963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3286.902 ; gain = 923.789 ; free physical = 112237 ; free virtual = 130963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3286.902 ; gain = 923.789 ; free physical = 112237 ; free virtual = 130963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3286.902 ; gain = 923.789 ; free physical = 112237 ; free virtual = 130963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3286.902 ; gain = 923.789 ; free physical = 112237 ; free virtual = 130963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3286.902 ; gain = 923.789 ; free physical = 112237 ; free virtual = 130963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3286.902 ; gain = 923.789 ; free physical = 112237 ; free virtual = 130963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|uniform_dist | A*B          | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN>>17+A*B | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B     | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN>>17+A*B | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B     | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN>>17+A*B | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN>>17+A*B | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B     | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN>>17+A*B | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B     | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uniform_dist | PCIN>>17+A*B | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |    34|
|3     |DSP_ALU         |    26|
|4     |DSP_A_B_DATA    |    26|
|5     |DSP_C_DATA      |    26|
|6     |DSP_MULTIPLIER  |    26|
|7     |DSP_M_DATA      |    26|
|8     |DSP_OUTPUT      |    26|
|9     |DSP_PREADD      |    26|
|10    |DSP_PREADD_DATA |    26|
|11    |LUT1            |     1|
|12    |LUT2            |   191|
|13    |LUT3            |    91|
|14    |LUT4            |    66|
|15    |LUT5            |    63|
|16    |LUT6            |    76|
|17    |FDCE            |   225|
|18    |IBUF            |   179|
|19    |OBUF            |    49|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3286.902 ; gain = 923.789 ; free physical = 112237 ; free virtual = 130963
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3286.902 ; gain = 804.973 ; free physical = 112237 ; free virtual = 130963
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3286.910 ; gain = 923.789 ; free physical = 112237 ; free virtual = 130963
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3297.871 ; gain = 0.000 ; free physical = 112522 ; free virtual = 131248
INFO: [Netlist 29-17] Analyzing 240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'uniform_dist' is not ideal for floorplanning, since the cellview 'uniform_dist' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3354.668 ; gain = 0.000 ; free physical = 112486 ; free virtual = 131213
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 26 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 179 instances

Synth Design complete | Checksum: 6e6acf80
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 3354.703 ; gain = 2014.832 ; free physical = 112486 ; free virtual = 131213
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2572.227; main = 2567.737; forked = 382.116
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3917.934; main = 3354.672; forked = 993.453
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3378.680 ; gain = 0.000 ; free physical = 112486 ; free virtual = 131213
INFO: [Common 17-1381] The checkpoint '/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/synth_1/uniform_dist.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uniform_dist_utilization_synth.rpt -pb uniform_dist_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 20:30:14 2025...
