Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 18 22:21:19 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.905        0.000                      0                 1368        0.037        0.000                      0                 1368        2.000        0.000                       0                   499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.905        0.000                      0                 1368        0.037        0.000                      0                 1368        8.750        0.000                       0                   495  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.913        0.000                      0                 1368        0.037        0.000                      0                 1368        8.750        0.000                       0                   495  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.390ns  (logic 4.333ns (32.360%)  route 9.057ns (67.640%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.086    11.241    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -11.241    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.390ns  (logic 4.333ns (32.360%)  route 9.057ns (67.640%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.086    11.241    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -11.241    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 4.333ns (32.416%)  route 9.034ns (67.584%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.063    11.218    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.355ns  (logic 4.333ns (32.444%)  route 9.022ns (67.556%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.051    11.206    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.294ns  (logic 4.333ns (32.595%)  route 8.961ns (67.405%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.989    11.144    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.294ns  (logic 4.333ns (32.595%)  route 8.961ns (67.405%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.989    11.144    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.271ns  (logic 4.333ns (32.651%)  route 8.938ns (67.349%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.966    11.121    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.259ns  (logic 4.333ns (32.679%)  route 8.926ns (67.321%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.955    11.110    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.128ns  (logic 4.299ns (32.746%)  route 8.829ns (67.254%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.894     6.409    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.118     6.527 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_340/O
                         net (fo=6, routed)           0.714     7.241    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_340_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I3_O)        0.326     7.567 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_265/O
                         net (fo=1, routed)           0.670     8.237    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_265_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.361 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_129/O
                         net (fo=1, routed)           1.661    10.022    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_129_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I2_O)        0.124    10.146 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_23/O
                         net (fo=2, routed)           0.833    10.979    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[5]
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.241    17.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.437    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.030ns  (logic 4.333ns (33.254%)  route 8.697ns (66.746%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.088     8.853    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.977 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_4/O
                         net (fo=1, routed)           0.403     9.380    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_4_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.504 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.377    10.881    u_fwrisc_fpga_top/u_core/u_regfile_n_138
    SLICE_X22Y3          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.498    18.148    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X22Y3          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[6]/C
                         clock pessimism             -0.402    17.746    
                         clock uncertainty           -0.149    17.598    
    SLICE_X22Y3          FDRE (Setup_fdre_C_CE)      -0.205    17.393    u_fwrisc_fpga_top/u_core/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         17.393    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  6.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X17Y18         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.254    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/DIA0
    SLICE_X16Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.824    -0.218    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X16Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.220    -0.438    
    SLICE_X16Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.291    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/ram_1_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.489%)  route 0.137ns (45.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X8Y3           FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.277 r  u_fwrisc_fpga_top/u_core/dwdata_reg[15]/Q
                         net (fo=2, routed)           0.137    -0.140    u_fwrisc_fpga_top/p_3_in[7]
    RAMB36_X0Y0          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_1_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.878    -0.164    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
                         clock pessimism             -0.200    -0.363    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.208    u_fwrisc_fpga_top/ram_1_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0     u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.390ns  (logic 4.333ns (32.360%)  route 9.057ns (67.640%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.086    11.241    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -11.241    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.390ns  (logic 4.333ns (32.360%)  route 9.057ns (67.640%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.086    11.241    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -11.241    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 4.333ns (32.416%)  route 9.034ns (67.584%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.063    11.218    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.355ns  (logic 4.333ns (32.444%)  route 9.022ns (67.556%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.051    11.206    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.294ns  (logic 4.333ns (32.595%)  route 8.961ns (67.405%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.989    11.144    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.294ns  (logic 4.333ns (32.595%)  route 8.961ns (67.405%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.989    11.144    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.271ns  (logic 4.333ns (32.651%)  route 8.938ns (67.349%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.966    11.121    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.259ns  (logic 4.333ns (32.679%)  route 8.926ns (67.321%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.014     8.779    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           1.128    10.031    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.155 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.955    11.110    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.128ns  (logic 4.299ns (32.746%)  route 8.829ns (67.254%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.894     6.409    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.118     6.527 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_340/O
                         net (fo=6, routed)           0.714     7.241    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_340_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I3_O)        0.326     7.567 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_265/O
                         net (fo=1, routed)           0.670     8.237    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_265_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.361 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_129/O
                         net (fo=1, routed)           1.661    10.022    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_129_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I2_O)        0.124    10.146 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_23/O
                         net (fo=2, routed)           0.833    10.979    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[5]
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.241    17.445    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.445    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.030ns  (logic 4.333ns (33.254%)  route 8.697ns (66.746%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[0]
                         net (fo=6, routed)           1.866     2.171    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[0]
    SLICE_X16Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.295 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=3, routed)           0.854     3.149    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_1/O
                         net (fo=3, routed)           0.536     3.809    u_fwrisc_fpga_top/u_core/u_alu/alu_op_a[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.291 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[0]
                         net (fo=1, routed)           0.308     4.599    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[31]_1[0]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.299     4.898 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288/O
                         net (fo=1, routed)           0.493     5.391    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_288_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.515 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=12, routed)          0.927     6.443    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     6.593 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71/O
                         net (fo=3, routed)           0.845     7.437    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_71_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.765 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=56, routed)          1.088     8.853    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.977 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_4/O
                         net (fo=1, routed)           0.403     9.380    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_4_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.504 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.377    10.881    u_fwrisc_fpga_top/u_core/u_regfile_n_138
    SLICE_X22Y3          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.498    18.148    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X22Y3          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[6]/C
                         clock pessimism             -0.402    17.746    
                         clock uncertainty           -0.141    17.605    
    SLICE_X22Y3          FDRE (Setup_fdre_C_CE)      -0.205    17.400    u_fwrisc_fpga_top/u_core/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         17.400    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  6.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X17Y18         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.254    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/DIA0
    SLICE_X16Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.824    -0.218    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X16Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.220    -0.438    
    SLICE_X16Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.291    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/ram_1_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.489%)  route 0.137ns (45.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X8Y3           FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.277 r  u_fwrisc_fpga_top/u_core/dwdata_reg[15]/Q
                         net (fo=2, routed)           0.137    -0.140    u_fwrisc_fpga_top/p_3_in[7]
    RAMB36_X0Y0          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_1_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.878    -0.164    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
                         clock pessimism             -0.200    -0.363    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.208    u_fwrisc_fpga_top/ram_1_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X9Y16          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.263    -0.042    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X8Y16          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X8Y16          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.220    -0.433    
    SLICE_X8Y16          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0     u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



