## Portfolio

---

### Projects

[System Verilog Design and Verification of Floating Point Processor](https://github.com/Keerthan1994/RISC-V-Floating-Point-Processor/blob/6ac3b80199d587b98ab205c636ab255c32c1f120/docs/ECE%20571%20-%20Final%20Project%20Presentation.pdf)
Designing a hardware module to perform basic
arithmetic operations addition, subtraction, multiplication and division and verifying the same using Randomization and
Assertions.

---
[Project 2 Title]
<img src="images/dummy_thumbnail.jpg?raw=true"/>

---
[Project 3 Title](http://example.com/)
<img src="images/dummy_thumbnail.jpg?raw=true"/>

---

### Category Name 2

- [Project 1 Title](http://example.com/)
- [Project 2 Title](http://example.com/)
- [Project 3 Title](http://example.com/)
- [Project 4 Title](http://example.com/)
- [Project 5 Title](http://example.com/)

---




---
<p style="font-size:11px">Page template forked from <a href="https://github.com/evanca/quick-portfolio">evanca</a></p>
<!-- Remove above link if you don't want to attibute -->
