	.cpu cortex-a7
	.arch armv7ve
	.fpu vfpv4

	.text

	.global set_a
set_a:
.BLOCK_0:
	SUB sp, sp, #4
	MOV VR_1, r0
	ADD VR_0, sp, #0
	STR VR_1, [VR_0]
	LDR VR_2, [VR_0]
	MOVW VR_3, :lower16:a
	MOVT VR_3, :upper16:a
	STR VR_2, [VR_3]
	MOVW VR_5, :lower16:a
	MOVT VR_5, :upper16:a
	LDR VR_4, [VR_5]
	MOV r0, VR_4
	ADD sp, sp, #4
	BX lr
.BLOCK_1:
	MOV r0, #0
	ADD sp, sp, #4
	BX lr


	.global set_b
set_b:
.BLOCK_2:
	SUB sp, sp, #4
	MOV VR_1, r0
	ADD VR_0, sp, #0
	STR VR_1, [VR_0]
	LDR VR_2, [VR_0]
	MOVW VR_3, :lower16:b
	MOVT VR_3, :upper16:b
	STR VR_2, [VR_3]
	MOVW VR_5, :lower16:b
	MOVT VR_5, :upper16:b
	LDR VR_4, [VR_5]
	MOV r0, VR_4
	ADD sp, sp, #4
	BX lr
.BLOCK_3:
	MOV r0, #0
	ADD sp, sp, #4
	BX lr


	.global set_d
set_d:
.BLOCK_4:
	SUB sp, sp, #4
	MOV VR_1, r0
	ADD VR_0, sp, #0
	STR VR_1, [VR_0]
	LDR VR_2, [VR_0]
	MOVW VR_3, :lower16:d
	MOVT VR_3, :upper16:d
	STR VR_2, [VR_3]
	MOVW VR_5, :lower16:d
	MOVT VR_5, :upper16:d
	LDR VR_4, [VR_5]
	MOV r0, VR_4
	ADD sp, sp, #4
	BX lr
.BLOCK_5:
	MOV r0, #0
	ADD sp, sp, #4
	BX lr


	.global main
main:
.BLOCK_6:
	SUB sp, sp, #20
	ADD VR_0, sp, #0
	ADD VR_1, sp, #4
	ADD VR_2, sp, #8
	ADD VR_3, sp, #12
	ADD VR_4, sp, #16
	MOVW VR_5, :lower16:a
	MOVT VR_5, :upper16:a
	MOV VR_6, #2
	STR VR_6, [VR_5]
	MOVW VR_7, :lower16:b
	MOVT VR_7, :upper16:b
	MOV VR_8, #3
	STR VR_8, [VR_7]
	B .BLOCK_7
.BLOCK_7:
	MOV r0, #0
	BL set_a
	MOV VR_9, r0
	CMP VR_9, #0
	BNE .BLOCK_10
	BEQ .BLOCK_8
.BLOCK_8:
	MOVW VR_11, :lower16:a
	MOVT VR_11, :upper16:a
	LDR VR_10, [VR_11]
	MOV r0, VR_10
	BL putint
	MOV r0, #32
	BL putch
	MOVW VR_13, :lower16:b
	MOVT VR_13, :upper16:b
	LDR VR_12, [VR_13]
	MOV r0, VR_12
	BL putint
	MOV r0, #32
	BL putch
	MOVW VR_14, :lower16:a
	MOVT VR_14, :upper16:a
	MOV VR_15, #2
	STR VR_15, [VR_14]
	MOVW VR_16, :lower16:b
	MOVT VR_16, :upper16:b
	MOV VR_17, #3
	STR VR_17, [VR_16]
	B .BLOCK_11
.BLOCK_9:
	B .BLOCK_8
.BLOCK_10:
	MOV r0, #1
	BL set_b
	MOV VR_18, r0
	CMP VR_18, #0
	BNE .BLOCK_9
	BEQ .BLOCK_8
.BLOCK_11:
	MOV r0, #0
	BL set_a
	MOV VR_19, r0
	CMP VR_19, #0
	BNE .BLOCK_14
	BEQ .BLOCK_12
.BLOCK_12:
	MOVW VR_21, :lower16:a
	MOVT VR_21, :upper16:a
	LDR VR_20, [VR_21]
	MOV r0, VR_20
	BL putint
	MOV r0, #32
	BL putch
	MOVW VR_23, :lower16:b
	MOVT VR_23, :upper16:b
	LDR VR_22, [VR_23]
	MOV r0, VR_22
	BL putint
	MOV r0, #10
	BL putch
	MOVW VR_24, :lower16:d
	MOVT VR_24, :upper16:d
	MOV VR_25, #2
	STR VR_25, [VR_24]
	B .BLOCK_15
.BLOCK_13:
	B .BLOCK_12
.BLOCK_14:
	MOV r0, #1
	BL set_b
	MOV VR_26, r0
	CMP VR_26, #0
	BNE .BLOCK_13
	BEQ .BLOCK_12
.BLOCK_15:
	MOV VR_27, #1
	CMP VR_27, #1
	BGE .BLOCK_18
	BLT .BLOCK_16
.BLOCK_16:
	MOVW VR_29, :lower16:d
	MOVT VR_29, :upper16:d
	LDR VR_28, [VR_29]
	MOV r0, VR_28
	BL putint
	MOV r0, #32
	BL putch
	B .BLOCK_19
.BLOCK_17:
	B .BLOCK_16
.BLOCK_18:
	MOV r0, #3
	BL set_d
	MOV VR_30, r0
	CMP VR_30, #0
	BNE .BLOCK_17
	BEQ .BLOCK_16
.BLOCK_19:
	MOV VR_31, #1
	CMP VR_31, #1
	BLE .BLOCK_21
	BGT .BLOCK_22
.BLOCK_20:
	MOVW VR_33, :lower16:d
	MOVT VR_33, :upper16:d
	LDR VR_32, [VR_33]
	MOV r0, VR_32
	BL putint
	MOV r0, #10
	BL putch
	B .BLOCK_23
.BLOCK_21:
	B .BLOCK_20
.BLOCK_22:
	MOV r0, #4
	BL set_d
	MOV VR_34, r0
	CMP VR_34, #0
	BNE .BLOCK_21
	BEQ .BLOCK_20
.BLOCK_23:
	MOV VR_36, #2
	ADD VR_35, VR_36, #1
	RSB VR_37, VR_35, #3
	CMP VR_37, #16
	BLE .BLOCK_25
	BGT .BLOCK_24
.BLOCK_24:
	B .BLOCK_26
.BLOCK_25:
	MOV r0, #65
	BL putch
	B .BLOCK_24
.BLOCK_26:
	MOV VR_39, #25
	SUB VR_38, VR_39, #7
	MOV VR_40, #18
	RSB VR_41, VR_40, #36
	CMP VR_38, VR_41
	BNE .BLOCK_28
	BEQ .BLOCK_27
.BLOCK_27:
	B .BLOCK_29
.BLOCK_28:
	MOV r0, #66
	BL putch
	B .BLOCK_27
.BLOCK_29:
	MOV VR_43, #7
	MOV VR_44, VR_43, ASR #0
	ADD VR_44, VR_43, VR_44, LSR #31
	MOV VR_42, VR_44, ASR #1
	MOV VR_45, VR_42, LSL #1
	RSB VR_46, VR_45, #7
	MOV VR_47, #1
	CMP VR_47, #8
	MOVLT VR_48, #1
	MOVGE VR_48, #0
	CMP VR_48, VR_46
	BNE .BLOCK_31
	BEQ .BLOCK_30
.BLOCK_30:
	B .BLOCK_32
.BLOCK_31:
	MOV r0, #67
	BL putch
	B .BLOCK_30
.BLOCK_32:
	MOV VR_49, #3
	CMP VR_49, #4
	MOVGT VR_50, #1
	MOVLE VR_50, #0
	CMP VR_50, #0
	BEQ .BLOCK_34
	BNE .BLOCK_33
.BLOCK_33:
	B .BLOCK_35
.BLOCK_34:
	MOV r0, #68
	BL putch
	B .BLOCK_33
.BLOCK_35:
	MOV VR_51, #102
	CMP VR_51, #63
	MOVLE VR_52, #1
	MOVGT VR_52, #0
	CMP VR_52, #1
	BEQ .BLOCK_37
	BNE .BLOCK_36
.BLOCK_36:
	B .BLOCK_38
.BLOCK_37:
	MOV r0, #69
	BL putch
	B .BLOCK_36
.BLOCK_38:
	MOV VR_54, #5
	SUB VR_53, VR_54, #6
	MOV VR_55, #0
	CMP VR_55, #0
	MOVEQ VR_56, #1
	MOVNE VR_56, #0
	RSB VR_57, VR_56, #0
	CMP VR_53, VR_57
	BEQ .BLOCK_40
	BNE .BLOCK_39
.BLOCK_39:
	MOV r0, #10
	BL putch
	MOV VR_58, #0
	STR VR_58, [VR_4]
	MOV VR_59, #1
	STR VR_59, [VR_3]
	MOV VR_60, #2
	STR VR_60, [VR_2]
	MOV VR_61, #3
	STR VR_61, [VR_1]
	MOV VR_62, #4
	STR VR_62, [VR_0]
	B .BLOCK_41
.BLOCK_40:
	MOV r0, #70
	BL putch
	B .BLOCK_39
.BLOCK_41:
	LDR VR_63, [VR_4]
	CMP VR_63, #0
	BNE .BLOCK_44
	BEQ .BLOCK_43
.BLOCK_42:
	MOV r0, #32
	BL putch
	B .BLOCK_41
.BLOCK_43:
	B .BLOCK_45
.BLOCK_44:
	LDR VR_64, [VR_3]
	CMP VR_64, #0
	BNE .BLOCK_42
	BEQ .BLOCK_43
.BLOCK_45:
	LDR VR_65, [VR_4]
	CMP VR_65, #0
	BNE .BLOCK_47
	BEQ .BLOCK_48
.BLOCK_46:
	B .BLOCK_49
.BLOCK_47:
	MOV r0, #67
	BL putch
	B .BLOCK_46
.BLOCK_48:
	LDR VR_66, [VR_3]
	CMP VR_66, #0
	BNE .BLOCK_47
	BEQ .BLOCK_46
.BLOCK_49:
	LDR VR_67, [VR_4]
	LDR VR_68, [VR_3]
	CMP VR_67, VR_68
	BGE .BLOCK_51
	BLT .BLOCK_52
.BLOCK_50:
	B .BLOCK_53
.BLOCK_51:
	MOV r0, #72
	BL putch
	B .BLOCK_50
.BLOCK_52:
	LDR VR_69, [VR_3]
	LDR VR_70, [VR_4]
	CMP VR_69, VR_70
	BLE .BLOCK_51
	BGT .BLOCK_50
.BLOCK_53:
	LDR VR_71, [VR_2]
	LDR VR_72, [VR_3]
	CMP VR_71, VR_72
	BGE .BLOCK_56
	BLT .BLOCK_54
.BLOCK_54:
	B .BLOCK_57
.BLOCK_55:
	MOV r0, #73
	BL putch
	B .BLOCK_54
.BLOCK_56:
	LDR VR_73, [VR_0]
	LDR VR_74, [VR_1]
	CMP VR_73, VR_74
	BNE .BLOCK_55
	BEQ .BLOCK_54
.BLOCK_57:
	LDR VR_75, [VR_4]
	LDR VR_76, [VR_3]
	CMP VR_76, #0
	MOVEQ VR_77, #1
	MOVNE VR_77, #0
	CMP VR_75, VR_77
	BEQ .BLOCK_61
	BNE .BLOCK_60
.BLOCK_58:
	B .BLOCK_62
.BLOCK_59:
	MOV r0, #74
	BL putch
	B .BLOCK_58
.BLOCK_60:
	LDR VR_78, [VR_0]
	LDR VR_79, [VR_0]
	CMP VR_78, VR_79
	BGE .BLOCK_59
	BLT .BLOCK_58
.BLOCK_61:
	LDR VR_80, [VR_1]
	LDR VR_81, [VR_1]
	CMP VR_80, VR_81
	BLT .BLOCK_59
	BGE .BLOCK_60
.BLOCK_62:
	LDR VR_82, [VR_4]
	LDR VR_83, [VR_3]
	CMP VR_83, #0
	MOVEQ VR_84, #1
	MOVNE VR_84, #0
	CMP VR_82, VR_84
	BEQ .BLOCK_64
	BNE .BLOCK_65
.BLOCK_63:
	MOV r0, #10
	BL putch
	MOV r0, #0
	ADD sp, sp, #20
	POP {pc}
.BLOCK_64:
	MOV r0, #75
	BL putch
	B .BLOCK_63
.BLOCK_65:
	LDR VR_85, [VR_1]
	LDR VR_86, [VR_1]
	CMP VR_85, VR_86
	BLT .BLOCK_66
	BGE .BLOCK_63
.BLOCK_66:
	LDR VR_87, [VR_0]
	LDR VR_88, [VR_0]
	CMP VR_87, VR_88
	BGE .BLOCK_64
	BLT .BLOCK_63
.BLOCK_67:
	MOV r0, #0
	ADD sp, sp, #20
	POP {pc}


	.data
	.align 4
	.global a
a:
	.zero	4
	.global b
b:
	.zero	4
	.global d
d:
	.zero	4


	.end
