 
# Yosys synthesis script for accum_20lsb_input_to_mulltiplier_new_primitive
# Read source files
read_verilog -sv /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
verilog_defines 
read_verilog  -I../../../../.././rtl -I../../../../.. -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/.././rtl  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/.././rtl/accum_20lsb_input_to_mulltiplier_new_primitive.v 


# Technology mapping
hierarchy -top accum_20lsb_input_to_mulltiplier_new_primitive



plugin -i synth-rs

synth_rs -tech genesis3 -de -goal delay   -effort high -carry auto -no_iobuf    -max_lut 45408 -max_reg 90816 -max_device_dsp 176 -max_device_bram 176 -max_device_carry_length 528 -max_dsp 176 -max_bram 176 -max_carry_length 528  -fsm_encoding onehot   -de_max_threads -1   

write_verilog -noexpr -nodec -v accum_20lsb_input_to_mulltiplier_new_primitive_post_synth.v
write_blif -param accum_20lsb_input_to_mulltiplier_new_primitive_post_synth.eblif

  