static void F_1 ( int V_1 )\r\n{\r\nF_2 ( 0 ) ;\r\nF_3 ( V_2 , V_1 + V_3 ) ;\r\nF_4 ( ) ;\r\nF_3 ( V_4 , V_1 + V_3 ) ;\r\nF_3 ( V_5 , V_1 + V_6 ) ;\r\nF_2 ( 1 ) ;\r\nF_3 ( F_5 ( V_1 + V_7 ) | V_8 , V_1 + V_7 ) ;\r\nF_2 ( 2 ) ;\r\nF_3 ( V_9 , V_1 + V_10 ) ;\r\nF_6 ( 0 , V_1 + V_11 ) ;\r\n}\r\nstatic void F_7 ( int V_1 )\r\n{\r\nF_2 ( 0 ) ;\r\nF_3 ( V_12 , V_1 + V_6 ) ;\r\nF_3 ( V_13 , V_1 + V_3 ) ;\r\nF_2 ( 2 ) ;\r\nF_6 ( V_14 , V_1 + V_11 ) ;\r\n}\r\nstatic void F_8 ( int V_1 )\r\n{\r\nF_2 ( 2 ) ;\r\nF_6 ( 0 , V_1 + V_11 ) ;\r\nF_2 ( 0 ) ;\r\nF_6 ( V_4 , V_1 + V_3 ) ;\r\nF_6 ( V_5 , V_1 + V_6 ) ;\r\n#if 0\r\nSMC_SELECT_BANK( 1 );\r\noutw( inw( ioaddr + CONTROL ), CTL_POWERDOWN, ioaddr + CONTROL );\r\n#endif\r\n}\r\nstatic void F_9 ( int V_1 , struct V_15 * V_16 )\r\n{\r\nint V_17 ;\r\nunsigned char V_18 [ 8 ] ;\r\nstruct V_19 * V_20 ;\r\nunsigned char V_21 [] = { 0 , 4 , 2 , 6 , 1 , 5 , 3 , 7 } ;\r\nmemset ( V_18 , 0 , sizeof( V_18 ) ) ;\r\nF_10 (ha, dev) {\r\nint V_22 ;\r\nV_22 = F_11 ( 6 , V_20 -> V_23 ) & 0x3f ;\r\nV_18 [ V_21 [ V_22 & 7 ] ] |=\r\n( 1 << V_21 [ ( V_22 >> 3 ) & 7 ] ) ;\r\n}\r\nF_2 ( 3 ) ;\r\nfor ( V_17 = 0 ; V_17 < 8 ; V_17 ++ ) {\r\nF_6 ( V_18 [ V_17 ] , V_1 + V_24 + V_17 ) ;\r\n}\r\n}\r\nstatic T_1 F_12 ( struct V_25 * V_26 ,\r\nstruct V_15 * V_16 )\r\n{\r\nstruct V_27 * V_28 = F_13 ( V_16 ) ;\r\nunsigned int V_1 = V_16 -> V_29 ;\r\nT_2 V_30 ;\r\nunsigned short V_31 ;\r\nT_2 V_32 ;\r\nF_14 ( V_16 ) ;\r\nif ( V_28 -> V_33 ) {\r\nV_16 -> V_34 . V_35 ++ ;\r\nF_15 ( V_36 L_1 ) ;\r\nreturn V_37 ;\r\n}\r\nV_28 -> V_33 = V_26 ;\r\nV_30 = V_26 -> V_38 ;\r\nif ( V_30 < V_39 ) {\r\nif ( F_16 ( V_26 , V_39 ) ) {\r\nF_17 ( V_16 ) ;\r\nreturn V_40 ;\r\n}\r\nV_30 = V_39 ;\r\n}\r\nV_31 = ( ( V_30 & 0xfffe ) + 6 ) / 256 ;\r\nif ( V_31 > 7 ) {\r\nF_15 ( V_36 L_2 ) ;\r\nF_18 ( V_26 ) ;\r\nV_28 -> V_33 = NULL ;\r\nF_17 ( V_16 ) ;\r\nreturn V_40 ;\r\n}\r\nV_28 -> V_41 ++ ;\r\nF_2 ( 2 ) ;\r\nF_3 ( V_42 | V_31 , V_1 + V_10 ) ;\r\nV_32 = V_43 ;\r\ndo {\r\nT_2 V_44 ;\r\nV_44 = F_19 ( V_1 + V_45 ) ;\r\nif ( V_44 & V_46 ) {\r\nF_6 ( V_46 , V_1 + V_45 ) ;\r\nbreak;\r\n}\r\n} while ( -- V_32 );\r\nif ( ! V_32 ) {\r\nF_20 ( V_46 ) ;\r\nF_21 ( ( V_36 L_3 ) ) ;\r\nreturn V_40 ;\r\n}\r\nF_22 ( V_16 ) ;\r\nF_17 ( V_16 ) ;\r\nreturn V_40 ;\r\n}\r\nstatic void F_22 ( struct V_15 * V_16 )\r\n{\r\nstruct V_27 * V_28 = F_13 ( V_16 ) ;\r\nT_3 V_47 ;\r\nstruct V_25 * V_26 = V_28 -> V_33 ;\r\nT_2 V_30 ;\r\nunsigned int V_1 ;\r\nT_3 * V_48 ;\r\nV_1 = V_16 -> V_29 ;\r\nif ( ! V_26 ) {\r\nF_23 ( ( V_36 L_4 ) ) ;\r\nreturn;\r\n}\r\nV_30 = V_39 < V_26 -> V_38 ? V_26 -> V_38 : V_39 ;\r\nV_48 = V_26 -> V_49 ;\r\nV_47 = F_19 ( V_1 + V_50 + 1 ) ;\r\nif ( V_47 & 0x80 ) {\r\nF_24 ( V_16 , V_36 L_5 ) ;\r\nF_25 ( V_26 ) ;\r\nV_28 -> V_33 = NULL ;\r\nF_17 ( V_16 ) ;\r\nreturn;\r\n}\r\nF_6 ( V_47 , V_1 + V_50 ) ;\r\nF_3 ( V_51 , V_1 + V_52 ) ;\r\nF_26 ( ( V_36 L_6 , V_30 ) ) ;\r\n#if V_53 > 2\r\nF_27 ( V_48 , V_30 ) ;\r\n#endif\r\n#ifdef F_28\r\nF_29 ( ( V_30 + 6 ) << 16 , V_1 + V_54 ) ;\r\n#else\r\nF_3 ( 0 , V_1 + V_54 ) ;\r\nF_6 ( ( V_30 + 6 ) & 0xFF , V_1 + V_54 ) ;\r\nF_6 ( ( V_30 + 6 ) >> 8 , V_1 + V_54 ) ;\r\n#endif\r\n#ifdef F_28\r\nif ( V_30 & 0x2 ) {\r\nF_30 ( V_1 + V_54 , V_48 , V_30 >> 2 ) ;\r\nF_3 ( * ( ( T_2 * ) ( V_48 + ( V_30 & 0xFFFFFFFC ) ) ) , V_1 + V_54 ) ;\r\n}\r\nelse\r\nF_30 ( V_1 + V_54 , V_48 , V_30 >> 2 ) ;\r\n#else\r\nF_31 ( V_1 + V_54 , V_48 , ( V_30 ) >> 1 ) ;\r\n#endif\r\nif ( ( V_30 & 1 ) == 0 ) {\r\nF_3 ( 0 , V_1 + V_54 ) ;\r\n} else {\r\nF_6 ( V_48 [ V_30 - 1 ] , V_1 + V_54 ) ;\r\nF_6 ( 0x20 , V_1 + V_54 ) ;\r\n}\r\nF_20 ( ( V_55 | V_56 ) ) ;\r\nF_3 ( V_57 , V_1 + V_10 ) ;\r\nF_21 ( ( V_36 L_7 , V_30 ) ) ;\r\nV_28 -> V_33 = NULL ;\r\nF_25 ( V_26 ) ;\r\nF_32 ( V_16 ) ;\r\nF_17 ( V_16 ) ;\r\n}\r\nstruct V_15 * T_4 F_33 ( int V_58 )\r\n{\r\nstruct V_15 * V_16 = F_34 ( sizeof( struct V_27 ) ) ;\r\nstruct V_59 * V_60 = V_61 ;\r\nint V_62 = 0 ;\r\nif ( ! V_16 )\r\nreturn F_35 ( - V_63 ) ;\r\nif ( V_58 >= 0 ) {\r\nsprintf ( V_16 -> V_64 , L_8 , V_58 ) ;\r\nF_36 ( V_16 ) ;\r\nV_65 = V_16 -> V_29 ;\r\nV_66 = V_16 -> V_66 ;\r\n}\r\nif ( V_65 > 0x1ff ) {\r\nV_62 = F_37 ( V_16 , V_65 ) ;\r\n} else if ( V_65 != 0 ) {\r\nV_62 = - V_67 ;\r\n} else {\r\nfor (; V_60 -> V_68 ; V_60 ++ ) {\r\nif ( F_37 ( V_16 , V_60 -> V_68 ) == 0 )\r\nbreak;\r\n}\r\nif ( ! V_60 -> V_68 )\r\nV_62 = - V_63 ;\r\n}\r\nif ( V_62 )\r\ngoto V_69;\r\nV_62 = F_38 ( V_16 ) ;\r\nif ( V_62 )\r\ngoto V_70;\r\nreturn V_16 ;\r\nV_70:\r\nF_39 ( V_16 -> V_66 , V_16 ) ;\r\nF_40 ( V_16 -> V_29 , V_71 ) ;\r\nV_69:\r\nF_41 ( V_16 ) ;\r\nreturn F_35 ( V_62 ) ;\r\n}\r\nstatic int T_4 F_42 ( int V_1 )\r\n{\r\n#ifndef F_43\r\nint V_72 = 20 ;\r\nunsigned long V_73 ;\r\nV_73 = F_44 () ;\r\nF_2 ( 2 ) ;\r\nF_6 ( V_46 , V_1 + V_11 ) ;\r\nF_3 ( V_42 | 1 , V_1 + V_10 ) ;\r\nwhile ( V_72 ) {\r\nT_3 V_74 ;\r\nV_74 = F_19 ( V_1 + V_45 ) ;\r\nif ( V_74 & V_46 )\r\nbreak;\r\nV_72 -- ;\r\n}\r\nF_4 () ;\r\nF_4 () ;\r\nF_6 ( 0 , V_1 + V_11 ) ;\r\nreturn F_45 ( V_73 ) ;\r\n#else\r\nstruct V_59 * V_60 ;\r\nfor ( V_60 = V_61 ; V_60 -> V_68 ; V_60 ++ ) {\r\nif ( V_60 -> V_68 == V_1 )\r\nreturn V_60 -> V_66 ;\r\n}\r\nreturn 0 ;\r\n#endif\r\n}\r\nstatic int T_4 F_37 ( struct V_15 * V_16 , int V_1 )\r\n{\r\nint V_17 , V_75 , V_76 ;\r\nunsigned int V_77 ;\r\nconst char * V_78 ;\r\nconst char * V_79 ;\r\nT_2 V_80 ;\r\nT_2 V_81 ;\r\nT_2 V_82 ;\r\nT_2 V_83 ;\r\nT_2 V_84 ;\r\nif ( ! F_46 ( V_1 , V_71 , V_85 ) )\r\nreturn - V_86 ;\r\nV_16 -> V_66 = V_66 ;\r\nV_16 -> V_87 = V_88 ;\r\nV_77 = F_5 ( V_1 + V_89 ) ;\r\nif ( ( V_77 & 0xFF00 ) != 0x3300 ) {\r\nV_76 = - V_63 ;\r\ngoto V_90;\r\n}\r\nF_3 ( 0x0 , V_1 + V_89 ) ;\r\nV_77 = F_5 ( V_1 + V_89 ) ;\r\nif ( ( V_77 & 0xFF00 ) != 0x3300 ) {\r\nV_76 = - V_63 ;\r\ngoto V_90;\r\n}\r\nF_2 ( 1 ) ;\r\nV_81 = F_5 ( V_1 + V_91 ) ;\r\nif ( V_1 != ( V_81 >> 3 & 0x3E0 ) ) {\r\nF_15 ( V_36 L_9\r\nL_10 ,\r\nV_1 , V_81 >> 3 & 0x3E0 ) ;\r\nV_76 = - V_63 ;\r\ngoto V_90;\r\n}\r\nF_2 ( 3 ) ;\r\nV_80 = F_5 ( V_1 + V_92 ) ;\r\nif ( ! V_93 [ ( V_80 >> 4 ) & 0xF ] ) {\r\nF_15 ( V_36 L_11\r\nL_12 , V_1 , V_80 ) ;\r\nV_76 = - V_63 ;\r\ngoto V_90;\r\n}\r\nF_47 ( L_13 , V_94 ) ;\r\nV_16 -> V_29 = V_1 ;\r\nF_2 ( 1 ) ;\r\nfor ( V_17 = 0 ; V_17 < 6 ; V_17 += 2 ) {\r\nT_2 V_95 ;\r\nV_95 = F_5 ( V_1 + V_96 + V_17 ) ;\r\nV_16 -> V_97 [ V_17 + 1 ] = V_95 >> 8 ;\r\nV_16 -> V_97 [ V_17 ] = V_95 & 0xFF ;\r\n}\r\nF_2 ( 0 ) ;\r\nV_83 = F_5 ( V_1 + V_98 ) ;\r\nV_84 = F_5 ( V_1 + V_99 ) ;\r\nV_75 = ( V_84 >> 9 ) & 0x7 ;\r\nV_75 *= 256 * ( V_83 & 0xFF ) ;\r\nF_2 ( 3 ) ;\r\nV_80 = F_5 ( V_1 + V_92 ) ;\r\nV_78 = V_93 [ ( V_80 >> 4 ) & 0xF ] ;\r\nif ( ! V_78 ) {\r\nV_76 = - V_63 ;\r\ngoto V_90;\r\n}\r\nif ( V_16 -> V_87 == 0 ) {\r\nF_2 ( 1 ) ;\r\nV_82 = F_5 ( V_1 + V_100 ) ;\r\nif ( V_82 & V_101 )\r\nV_16 -> V_87 = 2 ;\r\nelse\r\nV_16 -> V_87 = 1 ;\r\n}\r\nV_79 = V_102 [ V_16 -> V_87 - 1 ] ;\r\nF_1 ( V_1 ) ;\r\nif ( V_16 -> V_66 < 2 ) {\r\nint V_103 ;\r\nV_103 = 3 ;\r\nwhile ( V_103 -- ) {\r\nV_16 -> V_66 = F_42 ( V_1 ) ;\r\nif ( V_16 -> V_66 )\r\nbreak;\r\nF_1 ( V_1 ) ;\r\n}\r\n}\r\nif ( V_16 -> V_66 == 0 ) {\r\nF_15 ( V_36 L_14 ) ;\r\nV_76 = - V_63 ;\r\ngoto V_90;\r\n}\r\nF_48 ( V_16 , L_15 ,\r\nV_78 , V_80 & 0xF , V_1 , V_16 -> V_66 ,\r\nV_79 , V_75 ) ;\r\nF_48 ( V_16 , L_16 , V_16 -> V_97 ) ;\r\nV_76 = F_49 ( V_16 -> V_66 , V_104 , 0 , V_85 , V_16 ) ;\r\nif ( V_76 ) {\r\nF_50 ( V_16 , L_17 ,\r\nV_85 , V_16 -> V_66 , V_76 ) ;\r\ngoto V_90;\r\n}\r\nV_16 -> V_105 = & V_106 ;\r\nV_16 -> V_107 = V_108 / 20 ;\r\nreturn 0 ;\r\nV_90:\r\nF_40 ( V_1 , V_71 ) ;\r\nreturn V_76 ;\r\n}\r\nstatic void F_27 ( T_3 * V_48 , int V_30 )\r\n{\r\n#if 0\r\nprint_hex_dump_debug(DRV_NAME, DUMP_PREFIX_OFFSET, 16, 1,\r\nbuf, length, true);\r\n#endif\r\n}\r\nstatic int F_51 ( struct V_15 * V_16 )\r\n{\r\nint V_1 = V_16 -> V_29 ;\r\nint V_17 ;\r\nmemset ( F_13 ( V_16 ) , 0 , sizeof( struct V_27 ) ) ;\r\nF_1 ( V_1 ) ;\r\nF_7 ( V_1 ) ;\r\nF_2 ( 1 ) ;\r\nif ( V_16 -> V_87 == 1 ) {\r\nF_3 ( F_5 ( V_1 + V_100 ) & ~ V_101 ,\r\nV_1 + V_100 ) ;\r\n}\r\nelse if ( V_16 -> V_87 == 2 ) {\r\nF_3 ( F_5 ( V_1 + V_100 ) | V_101 ,\r\nV_1 + V_100 ) ;\r\n}\r\nF_2 ( 1 ) ;\r\nfor ( V_17 = 0 ; V_17 < 6 ; V_17 += 2 ) {\r\nT_2 V_95 ;\r\nV_95 = V_16 -> V_97 [ V_17 + 1 ] << 8 ;\r\nV_95 |= V_16 -> V_97 [ V_17 ] ;\r\nF_3 ( V_95 , V_1 + V_96 + V_17 ) ;\r\n}\r\nF_52 ( V_16 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_53 ( struct V_15 * V_16 )\r\n{\r\nF_50 ( V_16 , V_36 L_18 ,\r\nF_54 ( V_16 ) ? L_19 : L_20 ) ;\r\nF_1 ( V_16 -> V_29 ) ;\r\nF_7 ( V_16 -> V_29 ) ;\r\nF_32 ( V_16 ) ;\r\n( (struct V_27 * ) F_13 ( V_16 ) ) -> V_33 = NULL ;\r\nF_17 ( V_16 ) ;\r\n}\r\nstatic void F_55 ( struct V_15 * V_16 )\r\n{\r\nint V_1 = V_16 -> V_29 ;\r\nint V_109 ;\r\nT_2 V_44 ;\r\nT_2 V_110 ;\r\nV_109 = F_5 ( V_1 + V_111 ) ;\r\nif ( V_109 & V_112 ) {\r\nF_23 ( ( V_36 L_21 ) ) ;\r\nreturn;\r\n}\r\nF_3 ( V_113 | V_114 | V_51 , V_1 + V_52 ) ;\r\nV_44 = F_5 ( V_1 + V_54 ) ;\r\nV_110 = F_5 ( V_1 + V_54 ) ;\r\nV_110 &= 0x07ff ;\r\nF_21 ( ( L_22 , V_44 , V_110 ) ) ;\r\nV_110 -= 6 ;\r\nif ( ! ( V_44 & V_115 ) ) {\r\nstruct V_25 * V_26 ;\r\nT_3 * V_49 ;\r\nif ( V_44 & V_116 )\r\nV_110 ++ ;\r\nif ( V_44 & V_117 )\r\nV_16 -> V_34 . V_118 ++ ;\r\nV_26 = F_56 ( V_16 , V_110 + 5 ) ;\r\nif ( V_26 == NULL ) {\r\nV_16 -> V_34 . V_119 ++ ;\r\ngoto V_120;\r\n}\r\nF_57 ( V_26 , 2 ) ;\r\nV_49 = F_58 ( V_26 , V_110 ) ;\r\n#ifdef F_28\r\nF_26 ( ( L_23 ,\r\nV_110 >> 2 , V_110 & 3 ) ) ;\r\nF_59 ( V_1 + V_54 , V_49 , V_110 >> 2 ) ;\r\nF_60 ( V_1 + V_54 , V_49 + ( V_110 & 0xFFFFFC ) ,\r\nV_110 & 0x3 ) ;\r\n#else\r\nF_26 ( ( L_24 ,\r\n( V_110 >> 1 ) , V_110 & 1 ) ) ;\r\nF_61 ( V_1 + V_54 , V_49 , V_110 >> 1 ) ;\r\nif ( V_110 & 1 ) {\r\nV_49 += V_110 & ~ 1 ;\r\n* ( V_49 ++ ) = F_19 ( V_1 + V_54 ) ;\r\n}\r\n#endif\r\n#if V_53 > 2\r\nF_27 ( V_49 , V_110 ) ;\r\n#endif\r\nV_26 -> V_121 = F_62 ( V_26 , V_16 ) ;\r\nF_63 ( V_26 ) ;\r\nV_16 -> V_34 . V_122 ++ ;\r\nV_16 -> V_34 . V_123 += V_110 ;\r\n} else {\r\nV_16 -> V_34 . V_124 ++ ;\r\nif ( V_44 & V_125 ) V_16 -> V_34 . V_126 ++ ;\r\nif ( V_44 & ( V_127 | V_128 ) )\r\nV_16 -> V_34 . V_129 ++ ;\r\nif ( V_44 & V_130 ) V_16 -> V_34 . V_131 ++ ;\r\n}\r\nV_120:\r\nF_3 ( V_132 , V_1 + V_10 ) ;\r\n}\r\nstatic void F_64 ( struct V_15 * V_16 )\r\n{\r\nint V_1 = V_16 -> V_29 ;\r\nstruct V_27 * V_28 = F_13 ( V_16 ) ;\r\nT_3 V_133 ;\r\nT_3 V_47 ;\r\nT_2 V_134 ;\r\nV_133 = F_19 ( V_1 + V_50 ) ;\r\nV_47 = F_5 ( V_1 + V_111 ) ;\r\nV_47 &= 0x7F ;\r\nF_6 ( V_47 , V_1 + V_50 ) ;\r\nF_3 ( V_51 | V_113 , V_1 + V_52 ) ;\r\nV_134 = F_5 ( V_1 + V_54 ) ;\r\nF_26 ( ( V_36 L_25 , V_134 ) ) ;\r\nV_16 -> V_34 . V_135 ++ ;\r\nif ( V_134 & V_136 ) V_16 -> V_34 . V_137 ++ ;\r\nif ( V_134 & V_138 ) {\r\nF_24 ( V_16 , V_36 L_26 ) ;\r\nV_16 -> V_34 . V_139 ++ ;\r\n}\r\n#if 0\r\nif ( tx_status & TS_16COL ) { ... }\r\n#endif\r\nif ( V_134 & V_140 ) {\r\nF_48 ( V_16 , V_36 L_27 ) ;\r\n}\r\nF_2 ( 0 ) ;\r\nF_3 ( F_5 ( V_1 + V_6 ) | V_141 , V_1 + V_6 ) ;\r\nF_2 ( 2 ) ;\r\nF_3 ( V_142 , V_1 + V_10 ) ;\r\nV_28 -> V_41 -- ;\r\nF_6 ( V_133 , V_1 + V_50 ) ;\r\n}\r\nstatic T_5 V_104 ( int V_66 , void * V_143 )\r\n{\r\nstruct V_15 * V_16 = V_143 ;\r\nint V_1 = V_16 -> V_29 ;\r\nstruct V_27 * V_28 = F_13 ( V_16 ) ;\r\nT_3 V_44 ;\r\nT_2 V_144 ;\r\nT_3 V_145 ;\r\nint V_72 ;\r\nT_2 V_146 ;\r\nT_2 V_147 ;\r\nint V_148 = 0 ;\r\nF_26 ( ( V_36 L_28 ) ) ;\r\nV_146 = F_5 ( V_1 + V_89 ) ;\r\nF_2 ( 2 ) ;\r\nV_147 = F_5 ( V_1 + V_52 ) ;\r\nV_145 = F_19 ( V_1 + V_11 ) ;\r\nF_6 ( 0 , V_1 + V_11 ) ;\r\nV_72 = 4 ;\r\nF_21 ( ( V_149 V_36 L_29 , V_145 ) ) ;\r\ndo {\r\nV_44 = F_19 ( V_1 + V_45 ) & V_145 ;\r\nif ( ! V_44 )\r\nbreak;\r\nV_148 = 1 ;\r\nF_26 ( ( V_149 V_36\r\nL_30 , V_44 ) ) ;\r\nif ( V_44 & V_150 ) {\r\nF_21 ( ( V_149 V_36\r\nL_31 ) ) ;\r\nF_55 ( V_16 ) ;\r\n} else if ( V_44 & V_55 ) {\r\nF_21 ( ( V_149 V_36\r\nL_32 ) ) ;\r\nF_64 ( V_16 ) ;\r\nF_6 ( V_55 , V_1 + V_45 ) ;\r\n} else if ( V_44 & V_56 ) {\r\nF_2 ( 0 ) ;\r\nV_144 = F_5 ( V_1 + V_151 ) ;\r\nV_16 -> V_34 . V_152 += V_144 & 0xF ;\r\nV_144 >>= 4 ;\r\nV_16 -> V_34 . V_152 += V_144 & 0xF ;\r\nF_2 ( 2 ) ;\r\nF_21 ( ( V_149 V_36\r\nL_33 ) ) ;\r\nF_6 ( V_56 , V_1 + V_45 ) ;\r\nV_145 &= ~ V_56 ;\r\nV_16 -> V_34 . V_153 += V_28 -> V_41 ;\r\nV_28 -> V_41 = 0 ;\r\n} else if ( V_44 & V_46 ) {\r\nF_21 ( ( V_154 V_36\r\nL_34 ) ) ;\r\nV_145 &= ~ V_46 ;\r\nF_22 ( V_16 ) ;\r\nV_145 |= ( V_56 | V_55 ) ;\r\nF_17 ( V_16 ) ;\r\nF_21 ( ( V_36 L_35 ) ) ;\r\n} else if ( V_44 & V_155 ) {\r\nV_16 -> V_34 . V_124 ++ ;\r\nV_16 -> V_34 . V_156 ++ ;\r\nF_6 ( V_155 , V_1 + V_45 ) ;\r\n} else if ( V_44 & V_157 ) {\r\nF_23 ( ( V_36 L_36 ) ) ;\r\n} else if ( V_44 & V_158 ) {\r\nF_23 ( ( V_36 L_37 ) ) ;\r\nF_6 ( V_158 , V_1 + V_45 ) ;\r\n}\r\n} while ( V_72 -- );\r\nF_2 ( 2 ) ;\r\nF_6 ( V_145 , V_1 + V_11 ) ;\r\nF_26 ( ( V_149 V_36 L_38 , V_145 ) ) ;\r\nF_3 ( V_147 , V_1 + V_52 ) ;\r\nF_2 ( V_146 ) ;\r\nF_26 ( ( V_36 L_39 ) ) ;\r\nreturn F_65 ( V_148 ) ;\r\n}\r\nstatic int F_66 ( struct V_15 * V_16 )\r\n{\r\nF_14 ( V_16 ) ;\r\nF_8 ( V_16 -> V_29 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_67 ( struct V_15 * V_16 )\r\n{\r\nshort V_1 = V_16 -> V_29 ;\r\nF_2 ( 0 ) ;\r\nif ( V_16 -> V_159 & V_160 )\r\nF_3 ( F_5 ( V_1 + V_3 ) | V_161 , V_1 + V_3 ) ;\r\nelse if ( V_16 -> V_159 & V_162 )\r\nF_3 ( F_5 ( V_1 + V_3 ) | V_163 , V_1 + V_3 ) ;\r\nelse if ( ! F_68 ( V_16 ) ) {\r\nF_3 ( F_5 ( V_1 + V_3 ) & ~ ( V_161 | V_163 ) ,\r\nV_1 + V_3 ) ;\r\nF_9 ( V_1 , V_16 ) ;\r\n}\r\nelse {\r\nF_3 ( F_5 ( V_1 + V_3 ) & ~ ( V_161 | V_163 ) ,\r\nV_1 + V_3 ) ;\r\nF_2 ( 3 ) ;\r\nF_3 ( 0 , V_1 + V_24 ) ;\r\nF_3 ( 0 , V_1 + V_164 ) ;\r\nF_3 ( 0 , V_1 + V_165 ) ;\r\nF_3 ( 0 , V_1 + V_166 ) ;\r\n}\r\n}\r\nint T_4 F_69 ( void )\r\n{\r\nif ( V_65 == 0 )\r\nF_15 (KERN_WARNING\r\nCARDNAMEL_40 ) ;\r\nV_167 = F_33 ( - 1 ) ;\r\nreturn F_70 ( V_167 ) ;\r\n}\r\nvoid T_6 F_71 ( void )\r\n{\r\nF_72 ( V_167 ) ;\r\nF_39 ( V_167 -> V_66 , V_167 ) ;\r\nF_40 ( V_167 -> V_29 , V_71 ) ;\r\nF_41 ( V_167 ) ;\r\n}
