#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000240d7781380 .scope module, "hazard_detection_unit" "hazard_detection_unit" 2 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "if_pc_i";
    .port_info 3 /INPUT 5 "id_rs1_addr_i";
    .port_info 4 /INPUT 5 "id_rs2_addr_i";
    .port_info 5 /INPUT 7 "id_opcode_i";
    .port_info 6 /INPUT 3 "id_funct3_i";
    .port_info 7 /INPUT 5 "ex_rd_addr_i";
    .port_info 8 /INPUT 1 "ex_mem_read_i";
    .port_info 9 /INPUT 1 "ex_is_branch_i";
    .port_info 10 /INPUT 1 "ex_is_jal_i";
    .port_info 11 /INPUT 1 "ex_is_jalr_i";
    .port_info 12 /INPUT 1 "ex_branch_taken_i";
    .port_info 13 /INPUT 32 "ex_branch_target_i";
    .port_info 14 /INPUT 32 "ex_pc_i";
    .port_info 15 /INPUT 1 "mem_branch_taken_i";
    .port_info 16 /INPUT 32 "mem_branch_target_i";
    .port_info 17 /INPUT 32 "mem_pc_i";
    .port_info 18 /OUTPUT 1 "pc_write_en_o";
    .port_info 19 /OUTPUT 1 "if_id_write_en_o";
    .port_info 20 /OUTPUT 1 "if_id_flush_o";
    .port_info 21 /OUTPUT 1 "id_ex_flush_o";
    .port_info 22 /OUTPUT 1 "ex_mem_flush_o";
    .port_info 23 /OUTPUT 32 "branch_target_pc_o";
    .port_info 24 /OUTPUT 1 "take_branch_o";
    .port_info 25 /OUTPUT 1 "load_use_hazard_o";
P_00000240d7820f40 .param/l "OPCODE_BRANCH" 1 2 49, C4<1100011>;
P_00000240d7820f78 .param/l "OPCODE_JAL" 1 2 51, C4<1101111>;
P_00000240d7820fb0 .param/l "OPCODE_JALR" 1 2 50, C4<1100111>;
P_00000240d7820fe8 .param/l "OPCODE_LOAD" 1 2 48, C4<0000011>;
o00000240d7826e48 .functor BUFZ 1, C4<z>; HiZ drive
L_00000240d7796b70 .functor AND 1, o00000240d7826e48, L_00000240d788a8b0, C4<1>, C4<1>;
L_00000240d7796cc0 .functor AND 1, L_00000240d7796b70, L_00000240d788a950, C4<1>, C4<1>;
L_00000240d77972e0 .functor AND 1, o00000240d7826e48, L_00000240d788a9f0, C4<1>, C4<1>;
L_00000240d7797430 .functor AND 1, L_00000240d77972e0, L_00000240d788d330, C4<1>, C4<1>;
L_00000240d77975f0 .functor OR 1, L_00000240d7796cc0, L_00000240d7797430, C4<0>, C4<0>;
L_00000240d7797740 .functor OR 1, L_00000240d788d010, L_00000240d788d970, C4<0>, C4<0>;
o00000240d7826d28 .functor BUFZ 1, C4<z>; HiZ drive
L_00000240d77977b0 .functor XOR 1, o00000240d7826d28, v00000240d77df1d0_0, C4<0>, C4<0>;
o00000240d7826d88 .functor BUFZ 1, C4<z>; HiZ drive
L_00000240d7797c80 .functor AND 1, o00000240d7826d88, L_00000240d77977b0, C4<1>, C4<1>;
o00000240d7826db8 .functor BUFZ 1, C4<z>; HiZ drive
o00000240d7826de8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000240d7798000 .functor OR 1, o00000240d7826db8, o00000240d7826de8, C4<0>, C4<0>;
L_00000240d788daa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000240d77ffb30_0 .net/2u *"_ivl_0", 4 0, L_00000240d788daa8;  1 drivers
L_00000240d788daf0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000240d77fe910_0 .net/2u *"_ivl_10", 4 0, L_00000240d788daf0;  1 drivers
v00000240d77fe5f0_0 .net *"_ivl_12", 0 0, L_00000240d788a9f0;  1 drivers
v00000240d77fe730_0 .net *"_ivl_15", 0 0, L_00000240d77972e0;  1 drivers
v00000240d77fef50_0 .net *"_ivl_16", 0 0, L_00000240d788d330;  1 drivers
v00000240d77fe870_0 .net *"_ivl_2", 0 0, L_00000240d788a8b0;  1 drivers
L_00000240d788db38 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000240d77fecd0_0 .net/2u *"_ivl_22", 6 0, L_00000240d788db38;  1 drivers
L_00000240d788db80 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000240d77fed70_0 .net/2u *"_ivl_26", 6 0, L_00000240d788db80;  1 drivers
L_00000240d788dbc8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v00000240d77feff0_0 .net/2u *"_ivl_30", 6 0, L_00000240d788dbc8;  1 drivers
v00000240d77ff130_0 .net *"_ivl_36", 0 0, L_00000240d77977b0;  1 drivers
v00000240d77ff1d0_0 .net *"_ivl_5", 0 0, L_00000240d7796b70;  1 drivers
v00000240d77ff270_0 .net *"_ivl_6", 0 0, L_00000240d788a950;  1 drivers
v00000240d77cb470_0 .var "branch_correct", 31 0;
v00000240d77ca890_0 .var "branch_count", 31 0;
v00000240d77ca750_0 .var "branch_incorrect", 31 0;
v00000240d77df090_0 .net "branch_misprediction", 0 0, L_00000240d7797c80;  1 drivers
v00000240d77df1d0_0 .var "branch_prediction", 0 0;
v00000240d77df310_0 .var "branch_target_pc_o", 31 0;
o00000240d7826cf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000240d7874520_0 .net "clk", 0 0, o00000240d7826cf8;  0 drivers
v00000240d7872f40_0 .net "ex_branch_taken_i", 0 0, o00000240d7826d28;  0 drivers
o00000240d7826d58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000240d7874480_0 .net "ex_branch_target_i", 31 0, o00000240d7826d58;  0 drivers
v00000240d78731c0_0 .net "ex_is_branch_i", 0 0, o00000240d7826d88;  0 drivers
v00000240d7873c60_0 .net "ex_is_jal_i", 0 0, o00000240d7826db8;  0 drivers
v00000240d7872d60_0 .net "ex_is_jalr_i", 0 0, o00000240d7826de8;  0 drivers
v00000240d7874660_0 .var "ex_mem_flush_o", 0 0;
v00000240d78745c0_0 .net "ex_mem_read_i", 0 0, o00000240d7826e48;  0 drivers
o00000240d7826e78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000240d7874840_0 .net "ex_pc_i", 31 0, o00000240d7826e78;  0 drivers
o00000240d7826ea8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000240d7873a80_0 .net "ex_rd_addr_i", 4 0, o00000240d7826ea8;  0 drivers
v00000240d78736c0_0 .net "has_control_hazard", 0 0, L_00000240d7797740;  1 drivers
v00000240d7872e00_0 .var "id_ex_flush_o", 0 0;
o00000240d7826f38 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000240d7872cc0_0 .net "id_funct3_i", 2 0, o00000240d7826f38;  0 drivers
o00000240d7826f68 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000240d7873d00_0 .net "id_opcode_i", 6 0, o00000240d7826f68;  0 drivers
o00000240d7826f98 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000240d7873580_0 .net "id_rs1_addr_i", 4 0, o00000240d7826f98;  0 drivers
o00000240d7826fc8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000240d7874160_0 .net "id_rs2_addr_i", 4 0, o00000240d7826fc8;  0 drivers
v00000240d7874700_0 .var "if_id_flush_o", 0 0;
v00000240d7873da0_0 .var "if_id_write_en_o", 0 0;
o00000240d7827058 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000240d7873300_0 .net "if_pc_i", 31 0, o00000240d7827058;  0 drivers
v00000240d7874200_0 .net "is_branch_instruction", 0 0, L_00000240d788d010;  1 drivers
v00000240d78733a0_0 .net "is_jal_instruction", 0 0, L_00000240d788d6f0;  1 drivers
v00000240d78739e0_0 .net "is_jalr_instruction", 0 0, L_00000240d788d970;  1 drivers
v00000240d78747a0_0 .net "jump_detected", 0 0, L_00000240d7798000;  1 drivers
v00000240d78748e0_0 .net "load_hazard_rs1", 0 0, L_00000240d7796cc0;  1 drivers
v00000240d7873260_0 .net "load_hazard_rs2", 0 0, L_00000240d7797430;  1 drivers
v00000240d7873e40_0 .net "load_use_hazard_o", 0 0, L_00000240d77975f0;  1 drivers
o00000240d78271d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000240d78742a0_0 .net "mem_branch_taken_i", 0 0, o00000240d78271d8;  0 drivers
o00000240d7827208 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000240d7872a40_0 .net "mem_branch_target_i", 31 0, o00000240d7827208;  0 drivers
o00000240d7827238 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000240d7874340_0 .net "mem_pc_i", 31 0, o00000240d7827238;  0 drivers
v00000240d7872ae0_0 .var "pc_write_en_o", 0 0;
o00000240d7827298 .functor BUFZ 1, C4<z>; HiZ drive
v00000240d7873ee0_0 .net "rst_n", 0 0, o00000240d7827298;  0 drivers
v00000240d78743e0_0 .var "take_branch_o", 0 0;
E_00000240d780f300/0 .event negedge, v00000240d7873ee0_0;
E_00000240d780f300/1 .event posedge, v00000240d7874520_0;
E_00000240d780f300 .event/or E_00000240d780f300/0, E_00000240d780f300/1;
E_00000240d780f780/0 .event anyedge, v00000240d7873e40_0, v00000240d78747a0_0, v00000240d77df090_0, v00000240d7872f40_0;
E_00000240d780f780/1 .event anyedge, v00000240d7874480_0, v00000240d78742a0_0, v00000240d7872a40_0;
E_00000240d780f780 .event/or E_00000240d780f780/0, E_00000240d780f780/1;
E_00000240d780ed40 .event anyedge, v00000240d78733a0_0, v00000240d7874200_0;
L_00000240d788a8b0 .cmp/ne 5, o00000240d7826ea8, L_00000240d788daa8;
L_00000240d788a950 .cmp/eq 5, o00000240d7826ea8, o00000240d7826f98;
L_00000240d788a9f0 .cmp/ne 5, o00000240d7826ea8, L_00000240d788daf0;
L_00000240d788d330 .cmp/eq 5, o00000240d7826ea8, o00000240d7826fc8;
L_00000240d788d010 .cmp/eq 7, o00000240d7826f68, L_00000240d788db38;
L_00000240d788d970 .cmp/eq 7, o00000240d7826f68, L_00000240d788db80;
L_00000240d788d6f0 .cmp/eq 7, o00000240d7826f68, L_00000240d788dbc8;
S_00000240d7825740 .scope module, "tb_simple_jal_test" "tb_simple_jal_test" 3 6;
 .timescale -9 -12;
L_00000240d7797f90 .functor BUFZ 32, L_00000240d788d3d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d7797f20 .functor BUFZ 32, L_00000240d788c7f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d78d6c10 .functor BUFZ 32, v00000240d787bd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d78d6eb0 .functor BUFZ 32, L_00000240d7797f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d78d74d0 .functor BUFZ 1, v00000240d78734e0_0, C4<0>, C4<0>, C4<0>;
L_00000240d78d7150 .functor BUFZ 32, v00000240d7873080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d78d6660 .functor BUFZ 1, v00000240d787d710_0, C4<0>, C4<0>, C4<0>;
L_00000240d78d6900 .functor BUFZ 1, v00000240d787d530_0, C4<0>, C4<0>, C4<0>;
v00000240d788bf30_0 .net *"_ivl_0", 31 0, L_00000240d788d3d0;  1 drivers
v00000240d788b670_0 .net *"_ivl_3", 29 0, L_00000240d788c930;  1 drivers
v00000240d788bfd0_0 .net *"_ivl_6", 31 0, L_00000240d788c7f0;  1 drivers
v00000240d788c070_0 .net *"_ivl_9", 29 0, L_00000240d788d470;  1 drivers
v00000240d788a450_0 .net "branch_taken", 0 0, L_00000240d78d74d0;  1 drivers
v00000240d788b990_0 .net "branch_target", 31 0, L_00000240d78d7150;  1 drivers
v00000240d7889d70_0 .var "clk", 0 0;
v00000240d7889af0_0 .net "current_instr", 31 0, L_00000240d78d6eb0;  1 drivers
v00000240d788bb70_0 .net "current_pc", 31 0, L_00000240d78d6c10;  1 drivers
v00000240d788c1b0_0 .net "d_mem_addr", 31 0, L_00000240d78d6ba0;  1 drivers
v00000240d788c250_0 .net "d_mem_rdata", 31 0, L_00000240d7797f20;  1 drivers
v00000240d788a3b0_0 .net "d_mem_wdata", 31 0, L_00000240d78d7460;  1 drivers
v00000240d788a4f0_0 .net "d_mem_wen", 3 0, L_00000240d78e9610;  1 drivers
v00000240d788ad10 .array "data_memory", 1023 0, 31 0;
v00000240d7889cd0_0 .net "ex_is_jal", 0 0, L_00000240d78d6660;  1 drivers
v00000240d7889e10_0 .net "ex_is_jalr", 0 0, L_00000240d78d6900;  1 drivers
v00000240d788a090_0 .net "i_mem_addr", 31 0, L_00000240d78d6ac0;  1 drivers
v00000240d788a130_0 .net "i_mem_rdata", 31 0, L_00000240d7797f90;  1 drivers
v00000240d788a270 .array "instruction_memory", 1023 0, 31 0;
v00000240d788a770_0 .var "rst_n", 0 0;
L_00000240d788d3d0 .array/port v00000240d788a270, L_00000240d788c930;
L_00000240d788c930 .part L_00000240d78d6ac0, 2, 30;
L_00000240d788c7f0 .array/port v00000240d788ad10, L_00000240d788d470;
L_00000240d788d470 .part L_00000240d78d6ba0, 2, 30;
S_00000240d778bf60 .scope module, "u_cpu" "cpu_top" 3 37, 4 6 0, S_00000240d7825740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "i_mem_addr";
    .port_info 3 /INPUT 32 "i_mem_rdata";
    .port_info 4 /OUTPUT 32 "d_mem_addr";
    .port_info 5 /OUTPUT 32 "d_mem_wdata";
    .port_info 6 /OUTPUT 4 "d_mem_wen";
    .port_info 7 /INPUT 32 "d_mem_rdata";
o00000240d782c488 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_00000240d7797cf0 .functor BUFZ 32, o00000240d782c488, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d7797d60 .functor AND 1, v00000240d787d850_0, L_00000240d788ce30, C4<1>, C4<1>;
L_00000240d7797e40 .functor AND 1, L_00000240d7797d60, L_00000240d788c9d0, C4<1>, C4<1>;
L_00000240d7797dd0 .functor AND 1, v00000240d787d850_0, L_00000240d788d0b0, C4<1>, C4<1>;
L_00000240d7797eb0 .functor AND 1, L_00000240d7797dd0, L_00000240d788ced0, C4<1>, C4<1>;
L_00000240d76e7f60 .functor OR 1, L_00000240d7797e40, L_00000240d7797eb0, C4<0>, C4<0>;
L_00000240d76f6820 .functor NOT 1, L_00000240d76e7f60, C4<0>, C4<0>, C4<0>;
L_00000240d78d65f0 .functor NOT 1, L_00000240d76e7f60, C4<0>, C4<0>, C4<0>;
L_00000240d78d6350 .functor OR 1, v00000240d78734e0_0, v00000240d787d710_0, C4<0>, C4<0>;
L_00000240d78d7310 .functor OR 1, L_00000240d78d6350, v00000240d787d530_0, C4<0>, C4<0>;
L_00000240d78d6b30 .functor OR 1, v00000240d78734e0_0, v00000240d787d710_0, C4<0>, C4<0>;
L_00000240d78d5e80 .functor OR 1, L_00000240d78d6b30, v00000240d787d530_0, C4<0>, C4<0>;
L_00000240d78d75b0 .functor OR 1, L_00000240d78d5e80, L_00000240d76e7f60, C4<0>, C4<0>;
L_00000240d788dc58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000240d78865b0_0 .net/2u *"_ivl_12", 4 0, L_00000240d788dc58;  1 drivers
v00000240d7884c10_0 .net *"_ivl_14", 0 0, L_00000240d788d0b0;  1 drivers
v00000240d7884cb0_0 .net *"_ivl_17", 0 0, L_00000240d7797dd0;  1 drivers
v00000240d78861f0_0 .net *"_ivl_18", 0 0, L_00000240d788ced0;  1 drivers
L_00000240d788dc10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000240d7884d50_0 .net/2u *"_ivl_2", 4 0, L_00000240d788dc10;  1 drivers
v00000240d7885c50_0 .net *"_ivl_28", 0 0, L_00000240d78d6350;  1 drivers
v00000240d7884df0_0 .net *"_ivl_32", 0 0, L_00000240d78d6b30;  1 drivers
v00000240d7884e90_0 .net *"_ivl_34", 0 0, L_00000240d78d5e80;  1 drivers
L_00000240d788e360 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000240d7885e30_0 .net/2u *"_ivl_38", 1 0, L_00000240d788e360;  1 drivers
v00000240d7886650_0 .net *"_ivl_4", 0 0, L_00000240d788ce30;  1 drivers
v00000240d7885ed0_0 .net *"_ivl_40", 0 0, L_00000240d78e88f0;  1 drivers
L_00000240d788e3a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000240d7884f30_0 .net/2u *"_ivl_42", 1 0, L_00000240d788e3a8;  1 drivers
v00000240d7885390_0 .net *"_ivl_44", 0 0, L_00000240d78e97f0;  1 drivers
L_00000240d788e3f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000240d7885110_0 .net/2u *"_ivl_46", 1 0, L_00000240d788e3f0;  1 drivers
v00000240d78854d0_0 .net *"_ivl_48", 0 0, L_00000240d78e7d10;  1 drivers
L_00000240d788e438 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240d7886290_0 .net/2u *"_ivl_50", 31 0, L_00000240d788e438;  1 drivers
v00000240d7886330_0 .net *"_ivl_52", 31 0, L_00000240d78e7f90;  1 drivers
v00000240d78866f0_0 .net *"_ivl_54", 31 0, L_00000240d78e8f30;  1 drivers
v00000240d7885570_0 .net *"_ivl_7", 0 0, L_00000240d7797d60;  1 drivers
v00000240d7888450_0 .net *"_ivl_8", 0 0, L_00000240d788c9d0;  1 drivers
v00000240d7887370_0 .net "branch_taken", 0 0, v00000240d78734e0_0;  1 drivers
v00000240d7888950_0 .net "branch_target_addr", 31 0, v00000240d7873080_0;  1 drivers
v00000240d7888310_0 .net "clk", 0 0, v00000240d7889d70_0;  1 drivers
v00000240d7887eb0_0 .net "d_mem_addr", 31 0, L_00000240d78d6ba0;  alias, 1 drivers
v00000240d7887550_0 .net "d_mem_rdata", 31 0, L_00000240d7797f20;  alias, 1 drivers
v00000240d7887b90_0 .net "d_mem_read_ctrl", 0 0, v00000240d787ddf0_0;  1 drivers
v00000240d7888090_0 .net "d_mem_wdata", 31 0, L_00000240d78d7460;  alias, 1 drivers
v00000240d7887af0_0 .net "d_mem_wen", 3 0, L_00000240d78e9610;  alias, 1 drivers
v00000240d78883b0_0 .net "d_mem_write_ctrl", 0 0, v00000240d787ca90_0;  1 drivers
v00000240d7887730_0 .net "ex_branch", 0 0, v00000240d787ce50_0;  1 drivers
v00000240d7888770_0 .net "ex_funct3", 2 0, v00000240d787cef0_0;  1 drivers
v00000240d7887ff0_0 .net "ex_is_jal", 0 0, v00000240d787d710_0;  1 drivers
v00000240d78872d0_0 .net "ex_is_jalr", 0 0, v00000240d787d530_0;  1 drivers
v00000240d7887a50_0 .net "ex_mem_alu_op", 3 0, v00000240d787cd10_0;  1 drivers
v00000240d78884f0_0 .net "ex_mem_alu_result_pre_fwd", 31 0, L_00000240d78e7bd0;  1 drivers
v00000240d78881d0_0 .net "ex_mem_alu_src", 0 0, v00000240d787dad0_0;  1 drivers
v00000240d7887c30_0 .net "ex_mem_imm_ext", 31 0, v00000240d787d0d0_0;  1 drivers
v00000240d7887690_0 .net "ex_mem_mem_read_ctrl", 0 0, v00000240d787d850_0;  1 drivers
v00000240d7887410_0 .net "ex_mem_mem_to_reg_ctrl", 1 0, v00000240d787de90_0;  1 drivers
v00000240d7888270_0 .net "ex_mem_mem_write_ctrl", 0 0, v00000240d787d170_0;  1 drivers
v00000240d7888630_0 .net "ex_mem_pc_plus_4", 31 0, v00000240d787d2b0_0;  1 drivers
v00000240d7888810_0 .net "ex_mem_rd_addr_for_ex", 4 0, v00000240d787d350_0;  1 drivers
v00000240d7888590_0 .net "ex_mem_reg_write_ctrl", 0 0, v00000240d787d3f0_0;  1 drivers
v00000240d78879b0_0 .net "ex_mem_rs1_addr", 4 0, v00000240d787d5d0_0;  1 drivers
v00000240d7887910_0 .net "ex_mem_rs1_data", 31 0, v00000240d78863d0_0;  1 drivers
v00000240d7888130_0 .net "ex_mem_rs2_addr", 4 0, v00000240d7885750_0;  1 drivers
v00000240d78886d0_0 .net "ex_mem_rs2_data_for_alu", 31 0, v00000240d7885250_0;  1 drivers
v00000240d78888b0_0 .net "ex_mem_rs2_data_for_store", 31 0, v00000240d787e390_0;  1 drivers
v00000240d78874b0_0 .net "ex_zero_flag", 0 0, v00000240d7873f80_0;  1 drivers
v00000240d78877d0_0 .net "forward_a_sel", 1 0, v00000240d7877320_0;  1 drivers
v00000240d78875f0_0 .net "forward_b_sel", 1 0, v00000240d7876a60_0;  1 drivers
v00000240d7887870_0 .net "i_mem_addr", 31 0, L_00000240d78d6ac0;  alias, 1 drivers
v00000240d7887cd0_0 .net "i_mem_rdata", 31 0, L_00000240d7797f90;  alias, 1 drivers
v00000240d7887d70_0 .net "id_branch", 0 0, v00000240d7877d20_0;  1 drivers
v00000240d7887e10_0 .net "id_ex_alu_op", 3 0, v00000240d7877dc0_0;  1 drivers
v00000240d7887f50_0 .net "id_ex_alu_src", 0 0, v00000240d78773c0_0;  1 drivers
v00000240d788a590_0 .net "id_ex_flush_en", 0 0, L_00000240d78d75b0;  1 drivers
v00000240d788aa90_0 .net "id_ex_imm_ext", 31 0, L_00000240d78d7690;  1 drivers
v00000240d788b350_0 .net "id_ex_mem_read", 0 0, v00000240d7876ec0_0;  1 drivers
v00000240d788b3f0_0 .net "id_ex_mem_to_reg", 1 0, v00000240d7876f60_0;  1 drivers
v00000240d788b030_0 .net "id_ex_mem_write", 0 0, v00000240d7877000_0;  1 drivers
v00000240d788b7b0_0 .net "id_ex_pc_plus_4", 31 0, o00000240d782c488;  0 drivers
v00000240d788bd50_0 .net "id_ex_pc_plus_4_for_jalr_jal", 31 0, L_00000240d7797cf0;  1 drivers
v00000240d788ba30_0 .net "id_ex_rd_addr", 4 0, L_00000240d78d73f0;  1 drivers
v00000240d788adb0_0 .net "id_ex_reg_write", 0 0, v00000240d7877140_0;  1 drivers
v00000240d788abd0_0 .net "id_ex_rs1_addr", 4 0, L_00000240d78d67b0;  1 drivers
v00000240d788b850_0 .net "id_ex_rs1_data", 31 0, L_00000240d788d650;  1 drivers
v00000240d788ab30_0 .net "id_ex_rs2_addr", 4 0, L_00000240d78d6890;  1 drivers
v00000240d788b5d0_0 .net "id_ex_rs2_data", 31 0, L_00000240d788d8d0;  1 drivers
v00000240d788ae50_0 .net "id_funct3", 2 0, L_00000240d78d6200;  1 drivers
v00000240d788bdf0_0 .net "id_instr", 31 0, v00000240d7886010_0;  1 drivers
v00000240d788a1d0_0 .net "id_is_jal", 0 0, v00000240d7876ce0_0;  1 drivers
v00000240d7889b90_0 .net "id_is_jalr", 0 0, v00000240d7877e60_0;  1 drivers
v00000240d788bcb0_0 .net "id_pc_plus_4", 31 0, v00000240d78857f0_0;  1 drivers
v00000240d7889f50_0 .net "if_id_flush_en", 0 0, L_00000240d78d7310;  1 drivers
v00000240d788a630_0 .net "if_id_instr", 31 0, L_00000240d78d7620;  1 drivers
v00000240d7889ff0_0 .net "if_id_pc_plus_4", 31 0, L_00000240d788c890;  1 drivers
v00000240d788be90_0 .net "if_id_write_en", 0 0, L_00000240d78d65f0;  1 drivers
v00000240d788b170_0 .net "load_hazard_rs1", 0 0, L_00000240d7797e40;  1 drivers
v00000240d788ac70_0 .net "load_hazard_rs2", 0 0, L_00000240d7797eb0;  1 drivers
v00000240d788af90_0 .net "load_use_hazard", 0 0, L_00000240d76e7f60;  1 drivers
v00000240d788b210_0 .net "mem_wb_alu_result", 31 0, v00000240d7884ad0_0;  1 drivers
v00000240d788a810_0 .net "mem_wb_alu_result_from_exmem", 31 0, v00000240d787dd50_0;  1 drivers
v00000240d788aef0_0 .net "mem_wb_data", 31 0, L_00000240d78e8030;  1 drivers
v00000240d788b710_0 .net "mem_wb_mem_rdata", 31 0, v00000240d7886150_0;  1 drivers
v00000240d788b490_0 .net "mem_wb_mem_rdata_from_mem", 31 0, L_00000240d78d70e0;  1 drivers
v00000240d788bad0_0 .net "mem_wb_mem_to_reg", 1 0, v00000240d7887050_0;  1 drivers
v00000240d788a6d0_0 .net "mem_wb_mem_to_reg_ctrl_from_exmem", 1 0, v00000240d787e930_0;  1 drivers
v00000240d788a310_0 .net "mem_wb_pc_plus_4", 31 0, v00000240d7885d90_0;  1 drivers
v00000240d788b2b0_0 .net "mem_wb_pc_plus_4_from_exmem", 31 0, v00000240d787d7b0_0;  1 drivers
v00000240d7889eb0_0 .net "mem_wb_rd_addr", 4 0, v00000240d78860b0_0;  1 drivers
v00000240d788b8f0_0 .net "mem_wb_rd_addr_from_exmem", 4 0, v00000240d787cc70_0;  1 drivers
v00000240d788b530_0 .net "mem_wb_reg_write", 0 0, v00000240d7884b70_0;  1 drivers
v00000240d788c110_0 .net "mem_wb_reg_write_ctrl_from_exmem", 0 0, v00000240d787e250_0;  1 drivers
v00000240d788bc10_0 .net "mem_zero_flag", 0 0, v00000240d787cf90_0;  1 drivers
v00000240d788b0d0_0 .net "pc_write_en", 0 0, L_00000240d76f6820;  1 drivers
v00000240d7889c30_0 .net "rst_n", 0 0, v00000240d788a770_0;  1 drivers
L_00000240d788ce30 .cmp/ne 5, v00000240d787d350_0, L_00000240d788dc10;
L_00000240d788c9d0 .cmp/eq 5, v00000240d787d350_0, L_00000240d78d67b0;
L_00000240d788d0b0 .cmp/ne 5, v00000240d787d350_0, L_00000240d788dc58;
L_00000240d788ced0 .cmp/eq 5, v00000240d787d350_0, L_00000240d78d6890;
L_00000240d78e88f0 .cmp/eq 2, v00000240d7887050_0, L_00000240d788e360;
L_00000240d78e97f0 .cmp/eq 2, v00000240d7887050_0, L_00000240d788e3a8;
L_00000240d78e7d10 .cmp/eq 2, v00000240d7887050_0, L_00000240d788e3f0;
L_00000240d78e7f90 .functor MUXZ 32, L_00000240d788e438, v00000240d7885d90_0, L_00000240d78e7d10, C4<>;
L_00000240d78e8f30 .functor MUXZ 32, L_00000240d78e7f90, v00000240d7886150_0, L_00000240d78e97f0, C4<>;
L_00000240d78e8030 .functor MUXZ 32, L_00000240d78e8f30, v00000240d7884ad0_0, L_00000240d78e88f0, C4<>;
S_00000240d7772d10 .scope module, "u_ex_stage" "ex_stage" 4 258, 5 6 0, S_00000240d778bf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "rs1_data_i";
    .port_info 3 /INPUT 32 "rs2_data_i";
    .port_info 4 /INPUT 32 "imm_ext_i";
    .port_info 5 /INPUT 32 "pc_plus_4_i";
    .port_info 6 /INPUT 1 "alu_src_i";
    .port_info 7 /INPUT 4 "alu_op_i";
    .port_info 8 /INPUT 5 "rd_addr_i";
    .port_info 9 /INPUT 3 "funct3_i";
    .port_info 10 /INPUT 1 "is_branch_i";
    .port_info 11 /INPUT 1 "is_jal_i";
    .port_info 12 /INPUT 1 "is_jalr_i";
    .port_info 13 /INPUT 32 "ex_mem_alu_result_i";
    .port_info 14 /INPUT 5 "ex_mem_rd_addr_i";
    .port_info 15 /INPUT 1 "ex_mem_reg_write_i";
    .port_info 16 /INPUT 32 "mem_wb_alu_result_i";
    .port_info 17 /INPUT 5 "mem_wb_rd_addr_i";
    .port_info 18 /INPUT 1 "mem_wb_reg_write_i";
    .port_info 19 /INPUT 5 "id_ex_rs1_addr_i";
    .port_info 20 /INPUT 5 "id_ex_rs2_addr_i";
    .port_info 21 /INPUT 2 "forward_a_sel_i";
    .port_info 22 /INPUT 2 "forward_b_sel_i";
    .port_info 23 /OUTPUT 32 "alu_result_o";
    .port_info 24 /OUTPUT 1 "zero_flag_o";
    .port_info 25 /OUTPUT 32 "branch_target_addr_o";
    .port_info 26 /OUTPUT 1 "branch_taken_o";
L_00000240d78d5e10 .functor BUFZ 32, L_00000240d78e9070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d788e000 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000240d7874c30_0 .net/2u *"_ivl_0", 1 0, L_00000240d788e000;  1 drivers
L_00000240d788e090 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000240d78768f0_0 .net/2u *"_ivl_12", 1 0, L_00000240d788e090;  1 drivers
v00000240d7875950_0 .net *"_ivl_14", 0 0, L_00000240d78e9b10;  1 drivers
L_00000240d788e0d8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000240d78759f0_0 .net/2u *"_ivl_16", 1 0, L_00000240d788e0d8;  1 drivers
v00000240d7875bd0_0 .net *"_ivl_18", 0 0, L_00000240d78e9d90;  1 drivers
v00000240d7876850_0 .net *"_ivl_2", 0 0, L_00000240d78e99d0;  1 drivers
v00000240d7875c70_0 .net *"_ivl_20", 31 0, L_00000240d78e8d50;  1 drivers
L_00000240d788e240 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000240d7875ef0_0 .net/2u *"_ivl_28", 31 0, L_00000240d788e240;  1 drivers
L_00000240d788e288 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v00000240d7875450_0 .net/2u *"_ivl_32", 3 0, L_00000240d788e288;  1 drivers
v00000240d7876210_0 .net *"_ivl_34", 0 0, L_00000240d78e9570;  1 drivers
L_00000240d788e048 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000240d7876490_0 .net/2u *"_ivl_4", 1 0, L_00000240d788e048;  1 drivers
v00000240d7874d70_0 .net *"_ivl_6", 0 0, L_00000240d78e9a70;  1 drivers
v00000240d7874e10_0 .net *"_ivl_8", 31 0, L_00000240d78e8b70;  1 drivers
v00000240d7874f50_0 .net "alu_op_i", 3 0, v00000240d787cd10_0;  alias, 1 drivers
v00000240d7874ff0_0 .net "alu_operand_a", 31 0, L_00000240d78d5e10;  1 drivers
v00000240d7875090_0 .net "alu_operand_b", 31 0, L_00000240d78e8850;  1 drivers
v00000240d7875130_0 .net "alu_result_internal", 31 0, v00000240d7872ea0_0;  1 drivers
v00000240d7875310_0 .net "alu_result_o", 31 0, L_00000240d78e7bd0;  alias, 1 drivers
v00000240d78753b0_0 .net "alu_src_i", 0 0, v00000240d787dad0_0;  alias, 1 drivers
v00000240d7878900_0 .net "branch_taken_o", 0 0, v00000240d78734e0_0;  alias, 1 drivers
v00000240d7877f00_0 .net "branch_target_addr_o", 31 0, v00000240d7873080_0;  alias, 1 drivers
v00000240d7878540_0 .net "clk", 0 0, v00000240d7889d70_0;  alias, 1 drivers
v00000240d78787c0_0 .net "ex_mem_alu_result_i", 31 0, v00000240d787dd50_0;  alias, 1 drivers
v00000240d78778c0_0 .net "ex_mem_rd_addr_i", 4 0, v00000240d787cc70_0;  alias, 1 drivers
v00000240d7877a00_0 .net "ex_mem_reg_write_i", 0 0, v00000240d787e250_0;  alias, 1 drivers
v00000240d7877960_0 .net "forward_a_sel_i", 1 0, v00000240d7877320_0;  alias, 1 drivers
v00000240d7877fa0_0 .net "forward_b_sel_i", 1 0, v00000240d7876a60_0;  alias, 1 drivers
v00000240d7878040_0 .net "forwarded_rs1_data", 31 0, L_00000240d78e9070;  1 drivers
v00000240d7877aa0_0 .net "forwarded_rs2_data", 31 0, L_00000240d78e9e30;  1 drivers
v00000240d7878720_0 .net "funct3_i", 2 0, v00000240d787cef0_0;  alias, 1 drivers
v00000240d7878220_0 .net "id_ex_rs1_addr_i", 4 0, v00000240d787d5d0_0;  alias, 1 drivers
v00000240d7877460_0 .net "id_ex_rs2_addr_i", 4 0, v00000240d7885750_0;  alias, 1 drivers
v00000240d78780e0_0 .net "imm_ext_i", 31 0, v00000240d787d0d0_0;  alias, 1 drivers
v00000240d78782c0_0 .net "is_branch_i", 0 0, v00000240d787ce50_0;  alias, 1 drivers
v00000240d7878180_0 .net "is_jal_i", 0 0, v00000240d787d710_0;  alias, 1 drivers
v00000240d7876e20_0 .net "is_jalr_i", 0 0, v00000240d787d530_0;  alias, 1 drivers
v00000240d7877be0_0 .net "mem_wb_alu_result_i", 31 0, v00000240d7884ad0_0;  alias, 1 drivers
v00000240d7878360_0 .net "mem_wb_rd_addr_i", 4 0, v00000240d78860b0_0;  alias, 1 drivers
v00000240d7877500_0 .net "mem_wb_reg_write_i", 0 0, v00000240d7884b70_0;  alias, 1 drivers
v00000240d78771e0_0 .net "mul_result_internal", 31 0, v00000240d7874b90_0;  1 drivers
v00000240d7877780_0 .net "pc_plus_4_i", 31 0, v00000240d787d2b0_0;  alias, 1 drivers
v00000240d7878400_0 .net "rd_addr_i", 4 0, v00000240d787d350_0;  alias, 1 drivers
v00000240d7877b40_0 .net "rs1_data_i", 31 0, v00000240d78863d0_0;  alias, 1 drivers
v00000240d7877820_0 .net "rs2_data_i", 31 0, v00000240d7885250_0;  alias, 1 drivers
v00000240d7878680_0 .net "rst_n", 0 0, v00000240d788a770_0;  alias, 1 drivers
v00000240d78784a0_0 .net "zero_flag_o", 0 0, v00000240d7873f80_0;  alias, 1 drivers
L_00000240d78e99d0 .cmp/eq 2, v00000240d7877320_0, L_00000240d788e000;
L_00000240d78e9a70 .cmp/eq 2, v00000240d7877320_0, L_00000240d788e048;
L_00000240d78e8b70 .functor MUXZ 32, v00000240d78863d0_0, v00000240d7884ad0_0, L_00000240d78e9a70, C4<>;
L_00000240d78e9070 .functor MUXZ 32, L_00000240d78e8b70, v00000240d787dd50_0, L_00000240d78e99d0, C4<>;
L_00000240d78e9b10 .cmp/eq 2, v00000240d7876a60_0, L_00000240d788e090;
L_00000240d78e9d90 .cmp/eq 2, v00000240d7876a60_0, L_00000240d788e0d8;
L_00000240d78e8d50 .functor MUXZ 32, v00000240d7885250_0, v00000240d7884ad0_0, L_00000240d78e9d90, C4<>;
L_00000240d78e9e30 .functor MUXZ 32, L_00000240d78e8d50, v00000240d787dd50_0, L_00000240d78e9b10, C4<>;
L_00000240d78e8850 .functor MUXZ 32, L_00000240d78e9e30, v00000240d787d0d0_0, v00000240d787dad0_0, C4<>;
L_00000240d78e7b30 .arith/sub 32, v00000240d787d2b0_0, L_00000240d788e240;
L_00000240d78e9570 .cmp/eq 4, v00000240d787cd10_0, L_00000240d788e288;
L_00000240d78e7bd0 .functor MUXZ 32, v00000240d7872ea0_0, v00000240d7874b90_0, L_00000240d78e9570, C4<>;
S_00000240d776e7f0 .scope module, "u_alu" "alu" 5 73, 6 23 0, S_00000240d7772d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a_i";
    .port_info 1 /INPUT 32 "operand_b_i";
    .port_info 2 /INPUT 4 "alu_op_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_flag_o";
v00000240d7872b80_0 .net "alu_op_i", 3 0, v00000240d787cd10_0;  alias, 1 drivers
v00000240d7873b20_0 .net "operand_a_i", 31 0, L_00000240d78d5e10;  alias, 1 drivers
v00000240d7872c20_0 .net "operand_b_i", 31 0, L_00000240d78e8850;  alias, 1 drivers
v00000240d7872ea0_0 .var "result_o", 31 0;
v00000240d7872fe0_0 .net "shift_amount", 4 0, L_00000240d78e9ed0;  1 drivers
v00000240d7873f80_0 .var "zero_flag_o", 0 0;
E_00000240d780efc0 .event anyedge, v00000240d7872ea0_0;
E_00000240d780eec0 .event anyedge, v00000240d7872b80_0, v00000240d7873b20_0, v00000240d7872c20_0, v00000240d7872fe0_0;
L_00000240d78e9ed0 .part L_00000240d78e8850, 0, 5;
S_00000240d776e980 .scope module, "u_branch_unit" "branch_unit" 5 92, 7 6 0, S_00000240d7772d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "rs1_data_i";
    .port_info 3 /INPUT 32 "rs2_data_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 32 "imm_i";
    .port_info 6 /INPUT 3 "funct3_i";
    .port_info 7 /INPUT 1 "is_branch_i";
    .port_info 8 /INPUT 1 "is_jal_i";
    .port_info 9 /INPUT 1 "is_jalr_i";
    .port_info 10 /OUTPUT 1 "branch_taken_o";
    .port_info 11 /OUTPUT 32 "branch_target_o";
    .port_info 12 /OUTPUT 1 "is_jump_o";
P_00000240d776eb10 .param/l "FUNCT3_BEQ" 1 7 27, C4<000>;
P_00000240d776eb48 .param/l "FUNCT3_BGE" 1 7 30, C4<101>;
P_00000240d776eb80 .param/l "FUNCT3_BGEU" 1 7 32, C4<111>;
P_00000240d776ebb8 .param/l "FUNCT3_BLT" 1 7 29, C4<100>;
P_00000240d776ebf0 .param/l "FUNCT3_BLTU" 1 7 31, C4<110>;
P_00000240d776ec28 .param/l "FUNCT3_BNE" 1 7 28, C4<001>;
L_00000240d78d6820 .functor BUFZ 32, L_00000240d78e9070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d78d6f90 .functor BUFZ 32, L_00000240d78e9e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d78d7000 .functor OR 1, v00000240d787d710_0, v00000240d787d530_0, C4<0>, C4<0>;
v00000240d7873bc0_0 .var "branch_condition", 0 0;
v00000240d78734e0_0 .var "branch_taken_o", 0 0;
v00000240d7873080_0 .var "branch_target_o", 31 0;
v00000240d7873120_0 .net "clk", 0 0, v00000240d7889d70_0;  alias, 1 drivers
v00000240d7873440_0 .net "eq", 0 0, L_00000240d78e8670;  1 drivers
v00000240d7873620_0 .net "funct3_i", 2 0, v00000240d787cef0_0;  alias, 1 drivers
v00000240d7873760_0 .net "ge", 0 0, L_00000240d78e8df0;  1 drivers
v00000240d7873800_0 .net "geu", 0 0, L_00000240d78ea290;  1 drivers
v00000240d78738a0_0 .net "imm_i", 31 0, v00000240d787d0d0_0;  alias, 1 drivers
v00000240d7873940_0 .net "is_branch_i", 0 0, v00000240d787ce50_0;  alias, 1 drivers
v00000240d7874020_0 .net "is_jal_i", 0 0, v00000240d787d710_0;  alias, 1 drivers
v00000240d78740c0_0 .net "is_jalr_i", 0 0, v00000240d787d530_0;  alias, 1 drivers
v00000240d7876710_0 .net "is_jump_o", 0 0, L_00000240d78d7000;  1 drivers
v00000240d78756d0_0 .net "lt", 0 0, L_00000240d78e8490;  1 drivers
v00000240d7874a50_0 .net "ltu", 0 0, L_00000240d78e7ef0;  1 drivers
v00000240d78754f0_0 .net "ne", 0 0, L_00000240d78ea150;  1 drivers
v00000240d7875e50_0 .net "pc_i", 31 0, L_00000240d78e7b30;  1 drivers
v00000240d7876350_0 .net "rs1_data_i", 31 0, L_00000240d78e9070;  alias, 1 drivers
v00000240d7874af0_0 .net/s "rs1_signed", 31 0, L_00000240d78e9070;  alias, 1 drivers
v00000240d7875d10_0 .net "rs1_unsigned", 31 0, L_00000240d78d6820;  1 drivers
v00000240d78762b0_0 .net "rs2_data_i", 31 0, L_00000240d78e9e30;  alias, 1 drivers
v00000240d7875590_0 .net/s "rs2_signed", 31 0, L_00000240d78e9e30;  alias, 1 drivers
v00000240d7874cd0_0 .net "rs2_unsigned", 31 0, L_00000240d78d6f90;  1 drivers
v00000240d78765d0_0 .net "rst_n", 0 0, v00000240d788a770_0;  alias, 1 drivers
E_00000240d780ef00/0 .event anyedge, v00000240d78740c0_0, v00000240d7876350_0, v00000240d78738a0_0, v00000240d7874020_0;
E_00000240d780ef00/1 .event anyedge, v00000240d7873940_0, v00000240d7873bc0_0, v00000240d7875e50_0;
E_00000240d780ef00 .event/or E_00000240d780ef00/0, E_00000240d780ef00/1;
E_00000240d780f380 .event anyedge, v00000240d7874020_0, v00000240d78740c0_0, v00000240d7873940_0, v00000240d7873bc0_0;
E_00000240d780ef80/0 .event anyedge, v00000240d7873620_0, v00000240d7873440_0, v00000240d78754f0_0, v00000240d78756d0_0;
E_00000240d780ef80/1 .event anyedge, v00000240d7873760_0, v00000240d7874a50_0, v00000240d7873800_0;
E_00000240d780ef80 .event/or E_00000240d780ef80/0, E_00000240d780ef80/1;
L_00000240d78e8670 .cmp/eq 32, L_00000240d78e9070, L_00000240d78e9e30;
L_00000240d78ea150 .reduce/nor L_00000240d78e8670;
L_00000240d78e8490 .cmp/gt.s 32, L_00000240d78e9e30, L_00000240d78e9070;
L_00000240d78e8df0 .reduce/nor L_00000240d78e8490;
L_00000240d78e7ef0 .cmp/gt 32, L_00000240d78d6f90, L_00000240d78d6820;
L_00000240d78ea290 .reduce/nor L_00000240d78e7ef0;
S_00000240d776bad0 .scope module, "u_multiplier" "multiplier" 5 82, 8 17 0, S_00000240d7772d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "operand_a_i";
    .port_info 3 /INPUT 32 "operand_b_i";
    .port_info 4 /INPUT 4 "mul_op_i";
    .port_info 5 /OUTPUT 32 "result_o";
v00000240d7874eb0_0 .net/s *"_ivl_0", 63 0, L_00000240d78e8c10;  1 drivers
v00000240d7876670_0 .net *"_ivl_10", 63 0, L_00000240d78e92f0;  1 drivers
L_00000240d788e168 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240d7875770_0 .net *"_ivl_13", 31 0, L_00000240d788e168;  1 drivers
v00000240d7875a90_0 .net *"_ivl_16", 63 0, L_00000240d78e9250;  1 drivers
L_00000240d788e1b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240d78767b0_0 .net *"_ivl_19", 31 0, L_00000240d788e1b0;  1 drivers
v00000240d7875630_0 .net/s *"_ivl_2", 63 0, L_00000240d78e9bb0;  1 drivers
v00000240d78763f0_0 .net *"_ivl_20", 63 0, L_00000240d78e9390;  1 drivers
L_00000240d788e1f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240d7875f90_0 .net *"_ivl_23", 31 0, L_00000240d788e1f8;  1 drivers
v00000240d7875810_0 .net *"_ivl_6", 63 0, L_00000240d78e9c50;  1 drivers
L_00000240d788e120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240d7876030_0 .net *"_ivl_9", 31 0, L_00000240d788e120;  1 drivers
v00000240d7875b30_0 .net "clk", 0 0, v00000240d7889d70_0;  alias, 1 drivers
v00000240d78760d0_0 .net "mul_op_i", 3 0, v00000240d787cd10_0;  alias, 1 drivers
v00000240d7876170_0 .net "operand_a_i", 31 0, L_00000240d78e9070;  alias, 1 drivers
v00000240d78751d0_0 .net "operand_b_i", 31 0, L_00000240d78e9e30;  alias, 1 drivers
v00000240d7875270_0 .net "product_signed_signed", 63 0, L_00000240d78ea1f0;  1 drivers
v00000240d78758b0_0 .net "product_signed_unsigned", 63 0, L_00000240d78e9f70;  1 drivers
v00000240d7875db0_0 .net "product_unsigned_unsigned", 63 0, L_00000240d78e7c70;  1 drivers
v00000240d7874b90_0 .var "result_o", 31 0;
v00000240d7876530_0 .net "rst_n", 0 0, v00000240d788a770_0;  alias, 1 drivers
E_00000240d7810040 .event anyedge, v00000240d7872b80_0, v00000240d7875270_0;
L_00000240d78e8c10 .extend/s 64, L_00000240d78e9070;
L_00000240d78e9bb0 .extend/s 64, L_00000240d78e9e30;
L_00000240d78ea1f0 .arith/mult 64, L_00000240d78e8c10, L_00000240d78e9bb0;
L_00000240d78e9c50 .concat [ 32 32 0 0], L_00000240d78e9070, L_00000240d788e120;
L_00000240d78e92f0 .concat [ 32 32 0 0], L_00000240d78e9e30, L_00000240d788e168;
L_00000240d78e9f70 .arith/mult 64, L_00000240d78e9c50, L_00000240d78e92f0;
L_00000240d78e9250 .concat [ 32 32 0 0], L_00000240d78e9070, L_00000240d788e1b0;
L_00000240d78e9390 .concat [ 32 32 0 0], L_00000240d78e9e30, L_00000240d788e1f8;
L_00000240d78e7c70 .arith/mult 64, L_00000240d78e9250, L_00000240d78e9390;
S_00000240d7763220 .scope module, "u_forwarding_unit" "forwarding_unit" 4 371, 9 6 0, S_00000240d778bf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ex_mem_reg_write_i";
    .port_info 3 /INPUT 5 "ex_mem_rd_addr_i";
    .port_info 4 /INPUT 1 "mem_wb_reg_write_i";
    .port_info 5 /INPUT 5 "mem_wb_rd_addr_i";
    .port_info 6 /INPUT 5 "id_ex_rs1_addr_i";
    .port_info 7 /INPUT 5 "id_ex_rs2_addr_i";
    .port_info 8 /OUTPUT 2 "forward_a_sel_o";
    .port_info 9 /OUTPUT 2 "forward_b_sel_o";
o00000240d7828eb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000240d78775a0_0 .net "clk", 0 0, o00000240d7828eb8;  0 drivers
v00000240d78785e0_0 .net "ex_mem_rd_addr_i", 4 0, v00000240d787cc70_0;  alias, 1 drivers
v00000240d7878860_0 .net "ex_mem_reg_write_i", 0 0, v00000240d787e250_0;  alias, 1 drivers
v00000240d7877320_0 .var "forward_a_sel_o", 1 0;
v00000240d7876a60_0 .var "forward_b_sel_o", 1 0;
v00000240d7877c80_0 .net "id_ex_rs1_addr_i", 4 0, v00000240d787d5d0_0;  alias, 1 drivers
v00000240d7877640_0 .net "id_ex_rs2_addr_i", 4 0, v00000240d7885750_0;  alias, 1 drivers
v00000240d7877280_0 .net "mem_wb_rd_addr_i", 4 0, v00000240d78860b0_0;  alias, 1 drivers
v00000240d7876b00_0 .net "mem_wb_reg_write_i", 0 0, v00000240d7884b70_0;  alias, 1 drivers
o00000240d7828ee8 .functor BUFZ 1, C4<z>; HiZ drive
v00000240d7876ba0_0 .net "rst_n", 0 0, o00000240d7828ee8;  0 drivers
E_00000240d7810580/0 .event anyedge, v00000240d7877a00_0, v00000240d78778c0_0, v00000240d7878220_0, v00000240d7877500_0;
E_00000240d7810580/1 .event anyedge, v00000240d7878360_0, v00000240d7877460_0;
E_00000240d7810580 .event/or E_00000240d7810580/0, E_00000240d7810580/1;
S_00000240d77633b0 .scope module, "u_id_stage" "id_stage" 4 180, 10 6 0, S_00000240d778bf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 32 "pc_plus_4_i";
    .port_info 4 /INPUT 1 "wb_reg_write_i";
    .port_info 5 /INPUT 5 "wb_rd_addr_i";
    .port_info 6 /INPUT 32 "wb_data_i";
    .port_info 7 /OUTPUT 32 "rs1_data_o";
    .port_info 8 /OUTPUT 32 "rs2_data_o";
    .port_info 9 /OUTPUT 32 "imm_ext_o";
    .port_info 10 /OUTPUT 5 "rs1_addr_o";
    .port_info 11 /OUTPUT 5 "rs2_addr_o";
    .port_info 12 /OUTPUT 5 "rd_addr_o";
    .port_info 13 /OUTPUT 32 "id_pc_plus_4_o";
    .port_info 14 /OUTPUT 1 "alu_src_o";
    .port_info 15 /OUTPUT 4 "alu_op_o";
    .port_info 16 /OUTPUT 1 "mem_read_o";
    .port_info 17 /OUTPUT 1 "mem_write_o";
    .port_info 18 /OUTPUT 1 "reg_write_o";
    .port_info 19 /OUTPUT 2 "mem_to_reg_o";
    .port_info 20 /OUTPUT 1 "branch_o";
    .port_info 21 /OUTPUT 1 "jump_o";
    .port_info 22 /OUTPUT 1 "is_jal_o";
    .port_info 23 /OUTPUT 1 "is_jalr_o";
    .port_info 24 /OUTPUT 3 "funct3_o";
L_00000240d78d7380 .functor BUFZ 32, v00000240d78857f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d78d67b0 .functor BUFZ 5, L_00000240d788d790, C4<00000>, C4<00000>, C4<00000>;
L_00000240d78d6890 .functor BUFZ 5, L_00000240d788cf70, C4<00000>, C4<00000>, C4<00000>;
L_00000240d78d73f0 .functor BUFZ 5, L_00000240d788d290, C4<00000>, C4<00000>, C4<00000>;
L_00000240d78d6200 .functor BUFZ 3, L_00000240d788c750, C4<000>, C4<000>, C4<000>;
L_00000240d788dce8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v00000240d787bb60_0 .net/2u *"_ivl_12", 6 0, L_00000240d788dce8;  1 drivers
v00000240d787c6a0_0 .net *"_ivl_14", 0 0, L_00000240d788c610;  1 drivers
L_00000240d788dd30 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000240d787c240_0 .net/2u *"_ivl_16", 4 0, L_00000240d788dd30;  1 drivers
v00000240d787bfc0_0 .net *"_ivl_19", 4 0, L_00000240d788d1f0;  1 drivers
v00000240d787c2e0_0 .net "alu_op_o", 3 0, v00000240d7877dc0_0;  alias, 1 drivers
v00000240d787c4c0_0 .net "alu_src_o", 0 0, v00000240d78773c0_0;  alias, 1 drivers
v00000240d787c880_0 .net "branch_o", 0 0, v00000240d7877d20_0;  alias, 1 drivers
v00000240d787c380_0 .net "clk", 0 0, v00000240d7889d70_0;  alias, 1 drivers
v00000240d787c560_0 .net "effective_rs1_addr", 4 0, L_00000240d788d150;  1 drivers
v00000240d787c600_0 .net "funct3", 2 0, L_00000240d788c750;  1 drivers
v00000240d787c740_0 .net "funct3_o", 2 0, L_00000240d78d6200;  alias, 1 drivers
v00000240d787c7e0_0 .net "funct7", 6 0, L_00000240d788cc50;  1 drivers
v00000240d787bf20_0 .net "id_pc_plus_4_o", 31 0, L_00000240d78d7380;  1 drivers
v00000240d787c920_0 .net "imm_ext_o", 31 0, L_00000240d78d7690;  alias, 1 drivers
v00000240d787b020_0 .net "instr_i", 31 0, v00000240d7886010_0;  alias, 1 drivers
v00000240d787ba20_0 .net "is_jal_o", 0 0, v00000240d7876ce0_0;  alias, 1 drivers
v00000240d787bac0_0 .net "is_jalr_o", 0 0, v00000240d7877e60_0;  alias, 1 drivers
v00000240d787c420_0 .net "jump_o", 0 0, v00000240d7876d80_0;  1 drivers
v00000240d787c060_0 .net "mem_read_o", 0 0, v00000240d7876ec0_0;  alias, 1 drivers
v00000240d787aa80_0 .net "mem_to_reg_o", 1 0, v00000240d7876f60_0;  alias, 1 drivers
v00000240d787bc00_0 .net "mem_write_o", 0 0, v00000240d7877000_0;  alias, 1 drivers
v00000240d787abc0_0 .net "opcode", 6 0, L_00000240d788cd90;  1 drivers
v00000240d787ac60_0 .net "pc_plus_4_i", 31 0, v00000240d78857f0_0;  alias, 1 drivers
v00000240d787b7a0_0 .net "rd", 4 0, L_00000240d788d290;  1 drivers
v00000240d787ad00_0 .net "rd_addr_o", 4 0, L_00000240d78d73f0;  alias, 1 drivers
v00000240d787ada0_0 .net "reg_write_o", 0 0, v00000240d7877140_0;  alias, 1 drivers
v00000240d787ae40_0 .net "rs1", 4 0, L_00000240d788d790;  1 drivers
v00000240d787aee0_0 .net "rs1_addr_o", 4 0, L_00000240d78d67b0;  alias, 1 drivers
v00000240d787af80_0 .net "rs1_data_o", 31 0, L_00000240d788d650;  alias, 1 drivers
v00000240d787b0c0_0 .net "rs2", 4 0, L_00000240d788cf70;  1 drivers
v00000240d787b8e0_0 .net "rs2_addr_o", 4 0, L_00000240d78d6890;  alias, 1 drivers
v00000240d787be80_0 .net "rs2_data_o", 31 0, L_00000240d788d8d0;  alias, 1 drivers
v00000240d787b160_0 .net "rst_n", 0 0, v00000240d788a770_0;  alias, 1 drivers
v00000240d787bde0_0 .net "wb_data_i", 31 0, L_00000240d78e8030;  alias, 1 drivers
v00000240d787b200_0 .net "wb_rd_addr_i", 4 0, v00000240d78860b0_0;  alias, 1 drivers
v00000240d787b2a0_0 .net "wb_reg_write_i", 0 0, v00000240d7884b70_0;  alias, 1 drivers
L_00000240d788cd90 .part v00000240d7886010_0, 0, 7;
L_00000240d788d290 .part v00000240d7886010_0, 7, 5;
L_00000240d788c750 .part v00000240d7886010_0, 12, 3;
L_00000240d788d790 .part v00000240d7886010_0, 15, 5;
L_00000240d788cf70 .part v00000240d7886010_0, 20, 5;
L_00000240d788cc50 .part v00000240d7886010_0, 25, 7;
L_00000240d788c610 .cmp/eq 7, L_00000240d788cd90, L_00000240d788dce8;
L_00000240d788d1f0 .part v00000240d7886010_0, 15, 5;
L_00000240d788d150 .functor MUXZ 5, L_00000240d788d1f0, L_00000240d788dd30, L_00000240d788c610, C4<>;
L_00000240d788c2f0 .part v00000240d7886010_0, 20, 5;
S_00000240d7761eb0 .scope module, "u_control_unit" "control_unit" 10 88, 11 21 0, S_00000240d77633b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "alu_src_o";
    .port_info 4 /OUTPUT 4 "alu_op_o";
    .port_info 5 /OUTPUT 1 "mem_read_o";
    .port_info 6 /OUTPUT 1 "mem_write_o";
    .port_info 7 /OUTPUT 1 "reg_write_o";
    .port_info 8 /OUTPUT 2 "mem_to_reg_o";
    .port_info 9 /OUTPUT 1 "branch_o";
    .port_info 10 /OUTPUT 1 "jump_o";
    .port_info 11 /OUTPUT 1 "is_jal_o";
    .port_info 12 /OUTPUT 1 "is_jalr_o";
P_00000240d77593f0 .param/l "DEFAULT_ALU_OP" 1 11 59, C4<0000>;
P_00000240d7759428 .param/l "DEFAULT_ALU_SRC" 1 11 58, C4<0>;
P_00000240d7759460 .param/l "DEFAULT_MEM_READ" 1 11 60, C4<0>;
P_00000240d7759498 .param/l "DEFAULT_MEM_TO_REG" 1 11 63, C4<00>;
P_00000240d77594d0 .param/l "DEFAULT_MEM_WRITE" 1 11 61, C4<0>;
P_00000240d7759508 .param/l "DEFAULT_REG_WRITE" 1 11 62, C4<0>;
P_00000240d7759540 .param/l "OPCODE_AUIPC" 1 11 48, C4<0010111>;
P_00000240d7759578 .param/l "OPCODE_BRANCH" 1 11 52, C4<1100011>;
P_00000240d77595b0 .param/l "OPCODE_IMM" 1 11 47, C4<0010011>;
P_00000240d77595e8 .param/l "OPCODE_JAL" 1 11 54, C4<1101111>;
P_00000240d7759620 .param/l "OPCODE_JALR" 1 11 53, C4<1100111>;
P_00000240d7759658 .param/l "OPCODE_LOAD" 1 11 46, C4<0000011>;
P_00000240d7759690 .param/l "OPCODE_LUI" 1 11 51, C4<0110111>;
P_00000240d77596c8 .param/l "OPCODE_OP" 1 11 50, C4<0110011>;
P_00000240d7759700 .param/l "OPCODE_STORE" 1 11 49, C4<0100011>;
v00000240d7877dc0_0 .var "alu_op_o", 3 0;
v00000240d78773c0_0 .var "alu_src_o", 0 0;
v00000240d7877d20_0 .var "branch_o", 0 0;
v00000240d7876c40_0 .net "funct3", 2 0, L_00000240d788c750;  alias, 1 drivers
v00000240d78776e0_0 .net "funct7", 6 0, L_00000240d788cc50;  alias, 1 drivers
v00000240d7876ce0_0 .var "is_jal_o", 0 0;
v00000240d7877e60_0 .var "is_jalr_o", 0 0;
v00000240d7876d80_0 .var "jump_o", 0 0;
v00000240d7876ec0_0 .var "mem_read_o", 0 0;
v00000240d7876f60_0 .var "mem_to_reg_o", 1 0;
v00000240d7877000_0 .var "mem_write_o", 0 0;
v00000240d78770a0_0 .net "opcode", 6 0, L_00000240d788cd90;  alias, 1 drivers
v00000240d7877140_0 .var "reg_write_o", 0 0;
E_00000240d780ff80 .event anyedge, v00000240d78770a0_0, v00000240d7876c40_0, v00000240d78776e0_0;
S_00000240d774fda0 .scope module, "u_imm_gen" "immediate_generator" 10 82, 12 6 0, S_00000240d77633b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_ext_o";
P_00000240d774ff30 .param/l "OPCODE_AMO" 1 12 49, C4<0101111>;
P_00000240d774ff68 .param/l "OPCODE_AUIPC" 1 12 47, C4<0010111>;
P_00000240d774ffa0 .param/l "OPCODE_BRANCH" 1 12 52, C4<1100011>;
P_00000240d774ffd8 .param/l "OPCODE_IMM" 1 12 46, C4<0010011>;
P_00000240d7750010 .param/l "OPCODE_JAL" 1 12 54, C4<1101111>;
P_00000240d7750048 .param/l "OPCODE_JALR" 1 12 53, C4<1100111>;
P_00000240d7750080 .param/l "OPCODE_LOAD" 1 12 45, C4<0000011>;
P_00000240d77500b8 .param/l "OPCODE_LUI" 1 12 51, C4<0110111>;
P_00000240d77500f0 .param/l "OPCODE_OP" 1 12 50, C4<0110011>;
P_00000240d7750128 .param/l "OPCODE_STORE" 1 12 48, C4<0100011>;
P_00000240d7750160 .param/l "OPCODE_SYSTEM" 1 12 55, C4<1110011>;
L_00000240d78d7690 .functor BUFZ 32, v00000240d7879b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000240d787a870_0 .net *"_ivl_11", 0 0, L_00000240d788cbb0;  1 drivers
v00000240d7878cf0_0 .net *"_ivl_12", 19 0, L_00000240d78e7db0;  1 drivers
v00000240d7879470_0 .net *"_ivl_15", 6 0, L_00000240d78ea010;  1 drivers
v00000240d7879330_0 .net *"_ivl_17", 4 0, L_00000240d78e96b0;  1 drivers
v00000240d78790b0_0 .net *"_ivl_21", 0 0, L_00000240d78e9750;  1 drivers
v00000240d7878b10_0 .net *"_ivl_22", 19 0, L_00000240d78e9430;  1 drivers
v00000240d78795b0_0 .net *"_ivl_25", 0 0, L_00000240d78e82b0;  1 drivers
v00000240d78793d0_0 .net *"_ivl_27", 5 0, L_00000240d78e8ad0;  1 drivers
v00000240d7879e70_0 .net *"_ivl_29", 3 0, L_00000240d78e9930;  1 drivers
v00000240d7879a10_0 .net *"_ivl_3", 0 0, L_00000240d788c430;  1 drivers
L_00000240d788df28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000240d7879c90_0 .net/2u *"_ivl_30", 0 0, L_00000240d788df28;  1 drivers
v00000240d78798d0_0 .net *"_ivl_35", 19 0, L_00000240d78e8710;  1 drivers
L_00000240d788df70 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000240d7879fb0_0 .net/2u *"_ivl_36", 11 0, L_00000240d788df70;  1 drivers
v00000240d7879dd0_0 .net *"_ivl_4", 19 0, L_00000240d788c4d0;  1 drivers
v00000240d7879d30_0 .net *"_ivl_41", 0 0, L_00000240d78e85d0;  1 drivers
v00000240d787a4b0_0 .net *"_ivl_42", 11 0, L_00000240d78e7e50;  1 drivers
v00000240d78791f0_0 .net *"_ivl_45", 7 0, L_00000240d78ea0b0;  1 drivers
v00000240d787a230_0 .net *"_ivl_47", 0 0, L_00000240d78e9890;  1 drivers
v00000240d7879f10_0 .net *"_ivl_49", 9 0, L_00000240d78e9cf0;  1 drivers
L_00000240d788dfb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000240d7879510_0 .net/2u *"_ivl_50", 0 0, L_00000240d788dfb8;  1 drivers
v00000240d7878a70_0 .net *"_ivl_7", 11 0, L_00000240d788c6b0;  1 drivers
v00000240d787a550_0 .net "imm_b_type", 31 0, L_00000240d78e94d0;  1 drivers
v00000240d787a050_0 .net "imm_ext_o", 31 0, L_00000240d78d7690;  alias, 1 drivers
v00000240d787a190_0 .net "imm_i_type", 31 0, L_00000240d788cb10;  1 drivers
v00000240d7879290_0 .net "imm_j_type", 31 0, L_00000240d78e87b0;  1 drivers
v00000240d7879650_0 .net "imm_s_type", 31 0, L_00000240d78e8cb0;  1 drivers
v00000240d7879970_0 .net "imm_u_type", 31 0, L_00000240d78e8210;  1 drivers
v00000240d787a0f0_0 .net "instr", 31 0, v00000240d7886010_0;  alias, 1 drivers
v00000240d787a2d0_0 .net "opcode", 6 0, L_00000240d788c390;  1 drivers
v00000240d7879b50_0 .var "selected_imm", 31 0;
E_00000240d7810a80/0 .event anyedge, v00000240d787a2d0_0, v00000240d787a190_0, v00000240d7879970_0, v00000240d7879650_0;
E_00000240d7810a80/1 .event anyedge, v00000240d787a550_0, v00000240d7879290_0;
E_00000240d7810a80 .event/or E_00000240d7810a80/0, E_00000240d7810a80/1;
L_00000240d788c390 .part v00000240d7886010_0, 0, 7;
L_00000240d788c430 .part v00000240d7886010_0, 31, 1;
LS_00000240d788c4d0_0_0 .concat [ 1 1 1 1], L_00000240d788c430, L_00000240d788c430, L_00000240d788c430, L_00000240d788c430;
LS_00000240d788c4d0_0_4 .concat [ 1 1 1 1], L_00000240d788c430, L_00000240d788c430, L_00000240d788c430, L_00000240d788c430;
LS_00000240d788c4d0_0_8 .concat [ 1 1 1 1], L_00000240d788c430, L_00000240d788c430, L_00000240d788c430, L_00000240d788c430;
LS_00000240d788c4d0_0_12 .concat [ 1 1 1 1], L_00000240d788c430, L_00000240d788c430, L_00000240d788c430, L_00000240d788c430;
LS_00000240d788c4d0_0_16 .concat [ 1 1 1 1], L_00000240d788c430, L_00000240d788c430, L_00000240d788c430, L_00000240d788c430;
LS_00000240d788c4d0_1_0 .concat [ 4 4 4 4], LS_00000240d788c4d0_0_0, LS_00000240d788c4d0_0_4, LS_00000240d788c4d0_0_8, LS_00000240d788c4d0_0_12;
LS_00000240d788c4d0_1_4 .concat [ 4 0 0 0], LS_00000240d788c4d0_0_16;
L_00000240d788c4d0 .concat [ 16 4 0 0], LS_00000240d788c4d0_1_0, LS_00000240d788c4d0_1_4;
L_00000240d788c6b0 .part v00000240d7886010_0, 20, 12;
L_00000240d788cb10 .concat [ 12 20 0 0], L_00000240d788c6b0, L_00000240d788c4d0;
L_00000240d788cbb0 .part v00000240d7886010_0, 31, 1;
LS_00000240d78e7db0_0_0 .concat [ 1 1 1 1], L_00000240d788cbb0, L_00000240d788cbb0, L_00000240d788cbb0, L_00000240d788cbb0;
LS_00000240d78e7db0_0_4 .concat [ 1 1 1 1], L_00000240d788cbb0, L_00000240d788cbb0, L_00000240d788cbb0, L_00000240d788cbb0;
LS_00000240d78e7db0_0_8 .concat [ 1 1 1 1], L_00000240d788cbb0, L_00000240d788cbb0, L_00000240d788cbb0, L_00000240d788cbb0;
LS_00000240d78e7db0_0_12 .concat [ 1 1 1 1], L_00000240d788cbb0, L_00000240d788cbb0, L_00000240d788cbb0, L_00000240d788cbb0;
LS_00000240d78e7db0_0_16 .concat [ 1 1 1 1], L_00000240d788cbb0, L_00000240d788cbb0, L_00000240d788cbb0, L_00000240d788cbb0;
LS_00000240d78e7db0_1_0 .concat [ 4 4 4 4], LS_00000240d78e7db0_0_0, LS_00000240d78e7db0_0_4, LS_00000240d78e7db0_0_8, LS_00000240d78e7db0_0_12;
LS_00000240d78e7db0_1_4 .concat [ 4 0 0 0], LS_00000240d78e7db0_0_16;
L_00000240d78e7db0 .concat [ 16 4 0 0], LS_00000240d78e7db0_1_0, LS_00000240d78e7db0_1_4;
L_00000240d78ea010 .part v00000240d7886010_0, 25, 7;
L_00000240d78e96b0 .part v00000240d7886010_0, 7, 5;
L_00000240d78e8cb0 .concat [ 5 7 20 0], L_00000240d78e96b0, L_00000240d78ea010, L_00000240d78e7db0;
L_00000240d78e9750 .part v00000240d7886010_0, 31, 1;
LS_00000240d78e9430_0_0 .concat [ 1 1 1 1], L_00000240d78e9750, L_00000240d78e9750, L_00000240d78e9750, L_00000240d78e9750;
LS_00000240d78e9430_0_4 .concat [ 1 1 1 1], L_00000240d78e9750, L_00000240d78e9750, L_00000240d78e9750, L_00000240d78e9750;
LS_00000240d78e9430_0_8 .concat [ 1 1 1 1], L_00000240d78e9750, L_00000240d78e9750, L_00000240d78e9750, L_00000240d78e9750;
LS_00000240d78e9430_0_12 .concat [ 1 1 1 1], L_00000240d78e9750, L_00000240d78e9750, L_00000240d78e9750, L_00000240d78e9750;
LS_00000240d78e9430_0_16 .concat [ 1 1 1 1], L_00000240d78e9750, L_00000240d78e9750, L_00000240d78e9750, L_00000240d78e9750;
LS_00000240d78e9430_1_0 .concat [ 4 4 4 4], LS_00000240d78e9430_0_0, LS_00000240d78e9430_0_4, LS_00000240d78e9430_0_8, LS_00000240d78e9430_0_12;
LS_00000240d78e9430_1_4 .concat [ 4 0 0 0], LS_00000240d78e9430_0_16;
L_00000240d78e9430 .concat [ 16 4 0 0], LS_00000240d78e9430_1_0, LS_00000240d78e9430_1_4;
L_00000240d78e82b0 .part v00000240d7886010_0, 7, 1;
L_00000240d78e8ad0 .part v00000240d7886010_0, 25, 6;
L_00000240d78e9930 .part v00000240d7886010_0, 8, 4;
LS_00000240d78e94d0_0_0 .concat [ 1 4 6 1], L_00000240d788df28, L_00000240d78e9930, L_00000240d78e8ad0, L_00000240d78e82b0;
LS_00000240d78e94d0_0_4 .concat [ 20 0 0 0], L_00000240d78e9430;
L_00000240d78e94d0 .concat [ 12 20 0 0], LS_00000240d78e94d0_0_0, LS_00000240d78e94d0_0_4;
L_00000240d78e8710 .part v00000240d7886010_0, 12, 20;
L_00000240d78e8210 .concat [ 12 20 0 0], L_00000240d788df70, L_00000240d78e8710;
L_00000240d78e85d0 .part v00000240d7886010_0, 31, 1;
LS_00000240d78e7e50_0_0 .concat [ 1 1 1 1], L_00000240d78e85d0, L_00000240d78e85d0, L_00000240d78e85d0, L_00000240d78e85d0;
LS_00000240d78e7e50_0_4 .concat [ 1 1 1 1], L_00000240d78e85d0, L_00000240d78e85d0, L_00000240d78e85d0, L_00000240d78e85d0;
LS_00000240d78e7e50_0_8 .concat [ 1 1 1 1], L_00000240d78e85d0, L_00000240d78e85d0, L_00000240d78e85d0, L_00000240d78e85d0;
L_00000240d78e7e50 .concat [ 4 4 4 0], LS_00000240d78e7e50_0_0, LS_00000240d78e7e50_0_4, LS_00000240d78e7e50_0_8;
L_00000240d78ea0b0 .part v00000240d7886010_0, 12, 8;
L_00000240d78e9890 .part v00000240d7886010_0, 20, 1;
L_00000240d78e9cf0 .part v00000240d7886010_0, 21, 10;
LS_00000240d78e87b0_0_0 .concat [ 1 10 1 8], L_00000240d788dfb8, L_00000240d78e9cf0, L_00000240d78e9890, L_00000240d78ea0b0;
LS_00000240d78e87b0_0_4 .concat [ 12 0 0 0], L_00000240d78e7e50;
L_00000240d78e87b0 .concat [ 20 12 0 0], LS_00000240d78e87b0_0_0, LS_00000240d78e87b0_0_4;
S_00000240d7737ae0 .scope module, "u_reg_file" "reg_file" 10 62, 13 6 0, S_00000240d77633b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /OUTPUT 32 "rs1_data";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /INPUT 32 "rd_data";
    .port_info 8 /INPUT 1 "wen";
L_00000240d788dd78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000240d7879bf0_0 .net/2u *"_ivl_0", 4 0, L_00000240d788dd78;  1 drivers
L_00000240d788de08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000240d78796f0_0 .net *"_ivl_11", 1 0, L_00000240d788de08;  1 drivers
L_00000240d788de50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000240d7879830_0 .net/2u *"_ivl_14", 4 0, L_00000240d788de50;  1 drivers
v00000240d787a410_0 .net *"_ivl_16", 0 0, L_00000240d788ca70;  1 drivers
L_00000240d788de98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240d7879ab0_0 .net/2u *"_ivl_18", 31 0, L_00000240d788de98;  1 drivers
v00000240d7878bb0_0 .net *"_ivl_2", 0 0, L_00000240d788ccf0;  1 drivers
v00000240d787a5f0_0 .net *"_ivl_20", 31 0, L_00000240d788c570;  1 drivers
v00000240d787a910_0 .net *"_ivl_22", 6 0, L_00000240d788d830;  1 drivers
L_00000240d788dee0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000240d7879150_0 .net *"_ivl_25", 1 0, L_00000240d788dee0;  1 drivers
L_00000240d788ddc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240d7879790_0 .net/2u *"_ivl_4", 31 0, L_00000240d788ddc0;  1 drivers
v00000240d787a690_0 .net *"_ivl_6", 31 0, L_00000240d788d510;  1 drivers
v00000240d787a730_0 .net *"_ivl_8", 6 0, L_00000240d788d5b0;  1 drivers
v00000240d787a7d0_0 .net "clk", 0 0, v00000240d7889d70_0;  alias, 1 drivers
v00000240d7878c50_0 .var/i "i", 31 0;
v00000240d7878d90_0 .net "rd_addr", 4 0, v00000240d78860b0_0;  alias, 1 drivers
v00000240d7878e30_0 .net "rd_data", 31 0, L_00000240d78e8030;  alias, 1 drivers
v00000240d7878ed0 .array "registers", 31 0, 31 0;
v00000240d7878f70_0 .net "rs1_addr", 4 0, L_00000240d788d150;  alias, 1 drivers
v00000240d7879010_0 .net "rs1_data", 31 0, L_00000240d788d650;  alias, 1 drivers
v00000240d787ab20_0 .net "rs2_addr", 4 0, L_00000240d788c2f0;  1 drivers
v00000240d787c1a0_0 .net "rs2_data", 31 0, L_00000240d788d8d0;  alias, 1 drivers
v00000240d787c100_0 .net "rst_n", 0 0, v00000240d788a770_0;  alias, 1 drivers
v00000240d787b700_0 .net "wen", 0 0, v00000240d7884b70_0;  alias, 1 drivers
E_00000240d7810bc0/0 .event negedge, v00000240d78765d0_0;
E_00000240d7810bc0/1 .event posedge, v00000240d7873120_0;
E_00000240d7810bc0 .event/or E_00000240d7810bc0/0, E_00000240d7810bc0/1;
E_00000240d7810100 .event posedge, v00000240d7873120_0;
L_00000240d788ccf0 .cmp/eq 5, L_00000240d788d150, L_00000240d788dd78;
L_00000240d788d510 .array/port v00000240d7878ed0, L_00000240d788d5b0;
L_00000240d788d5b0 .concat [ 5 2 0 0], L_00000240d788d150, L_00000240d788de08;
L_00000240d788d650 .functor MUXZ 32, L_00000240d788d510, L_00000240d788ddc0, L_00000240d788ccf0, C4<>;
L_00000240d788ca70 .cmp/eq 5, L_00000240d788c2f0, L_00000240d788de50;
L_00000240d788c570 .array/port v00000240d7878ed0, L_00000240d788d830;
L_00000240d788d830 .concat [ 5 2 0 0], L_00000240d788c2f0, L_00000240d788dee0;
L_00000240d788d8d0 .functor MUXZ 32, L_00000240d788c570, L_00000240d788de98, L_00000240d788ca70, C4<>;
S_00000240d77315c0 .scope module, "u_if_stage" "if_stage" 4 150, 14 6 0, S_00000240d778bf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_write_en";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 32 "branch_target_addr";
    .port_info 5 /OUTPUT 32 "i_mem_addr";
    .port_info 6 /INPUT 32 "i_mem_rdata";
    .port_info 7 /OUTPUT 32 "if_id_pc_plus_4_o";
    .port_info 8 /OUTPUT 32 "if_id_instr_o";
    .port_info 9 /OUTPUT 32 "if_pc_o";
L_00000240d78d6ac0 .functor BUFZ 32, v00000240d787bd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d78d7620 .functor BUFZ 32, L_00000240d7797f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d78d6190 .functor BUFZ 32, v00000240d787bd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d788dca0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000240d787b340_0 .net/2u *"_ivl_4", 31 0, L_00000240d788dca0;  1 drivers
v00000240d787b840_0 .net "branch_taken", 0 0, v00000240d78734e0_0;  alias, 1 drivers
v00000240d787b3e0_0 .net "branch_target_addr", 31 0, v00000240d7873080_0;  alias, 1 drivers
v00000240d787b480_0 .net "clk", 0 0, v00000240d7889d70_0;  alias, 1 drivers
v00000240d787b520_0 .net "i_mem_addr", 31 0, L_00000240d78d6ac0;  alias, 1 drivers
v00000240d787b5c0_0 .net "i_mem_rdata", 31 0, L_00000240d7797f90;  alias, 1 drivers
v00000240d787b660_0 .net "if_id_instr_o", 31 0, L_00000240d78d7620;  alias, 1 drivers
v00000240d787b980_0 .net "if_id_pc_plus_4_o", 31 0, L_00000240d788c890;  alias, 1 drivers
v00000240d787bca0_0 .net "if_pc_o", 31 0, L_00000240d78d6190;  1 drivers
v00000240d787bd40_0 .var "pc_reg", 31 0;
v00000240d787db70_0 .net "pc_write_en", 0 0, L_00000240d76f6820;  alias, 1 drivers
v00000240d787cb30_0 .net "rst_n", 0 0, v00000240d788a770_0;  alias, 1 drivers
L_00000240d788c890 .arith/sum 32, v00000240d787bd40_0, L_00000240d788dca0;
S_00000240d7731750 .scope module, "u_mem_stage" "mem_stage" 4 324, 15 6 0, S_00000240d778bf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "alu_result_i";
    .port_info 3 /INPUT 32 "rs2_data_i";
    .port_info 4 /INPUT 1 "mem_read_i";
    .port_info 5 /INPUT 1 "mem_write_i";
    .port_info 6 /OUTPUT 32 "d_mem_addr_o";
    .port_info 7 /OUTPUT 32 "d_mem_wdata_o";
    .port_info 8 /OUTPUT 4 "d_mem_wen_o";
    .port_info 9 /INPUT 32 "d_mem_rdata_i";
    .port_info 10 /OUTPUT 32 "mem_rdata_o";
L_00000240d78d6ba0 .functor BUFZ 32, v00000240d787dd50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d78d7460 .functor BUFZ 32, v00000240d787e390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d78d70e0 .functor BUFZ 32, L_00000240d7797f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240d788e2d0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000240d787e110_0 .net/2u *"_ivl_4", 3 0, L_00000240d788e2d0;  1 drivers
L_00000240d788e318 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000240d787d8f0_0 .net/2u *"_ivl_6", 3 0, L_00000240d788e318;  1 drivers
v00000240d787dc10_0 .net "alu_result_i", 31 0, v00000240d787dd50_0;  alias, 1 drivers
v00000240d787dcb0_0 .net "clk", 0 0, v00000240d7889d70_0;  alias, 1 drivers
v00000240d787e890_0 .net "d_mem_addr_o", 31 0, L_00000240d78d6ba0;  alias, 1 drivers
v00000240d787e4d0_0 .net "d_mem_rdata_i", 31 0, L_00000240d7797f20;  alias, 1 drivers
v00000240d787df30_0 .net "d_mem_wdata_o", 31 0, L_00000240d78d7460;  alias, 1 drivers
v00000240d787e570_0 .net "d_mem_wen_o", 3 0, L_00000240d78e9610;  alias, 1 drivers
v00000240d787d030_0 .net "mem_rdata_o", 31 0, L_00000240d78d70e0;  alias, 1 drivers
v00000240d787e610_0 .net "mem_read_i", 0 0, v00000240d787ddf0_0;  alias, 1 drivers
v00000240d787dfd0_0 .net "mem_write_i", 0 0, v00000240d787ca90_0;  alias, 1 drivers
v00000240d787e2f0_0 .net "rs2_data_i", 31 0, v00000240d787e390_0;  alias, 1 drivers
v00000240d787cdb0_0 .net "rst_n", 0 0, v00000240d788a770_0;  alias, 1 drivers
L_00000240d78e9610 .functor MUXZ 4, L_00000240d788e318, L_00000240d788e2d0, v00000240d787ca90_0, C4<>;
S_00000240d77255a0 .scope module, "u_pipeline_reg_ex_mem" "pipeline_reg_ex_mem" 4 296, 16 6 0, S_00000240d778bf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "ex_alu_result_i";
    .port_info 3 /INPUT 32 "ex_rs2_data_i";
    .port_info 4 /INPUT 5 "ex_rd_addr_i";
    .port_info 5 /INPUT 1 "ex_zero_flag_i";
    .port_info 6 /INPUT 32 "ex_pc_plus_4_i";
    .port_info 7 /INPUT 1 "ex_mem_read_i";
    .port_info 8 /INPUT 1 "ex_mem_write_i";
    .port_info 9 /INPUT 1 "ex_reg_write_i";
    .port_info 10 /INPUT 2 "ex_mem_to_reg_i";
    .port_info 11 /OUTPUT 32 "mem_alu_result_o";
    .port_info 12 /OUTPUT 32 "mem_rs2_data_o";
    .port_info 13 /OUTPUT 5 "mem_rd_addr_o";
    .port_info 14 /OUTPUT 1 "mem_zero_flag_o";
    .port_info 15 /OUTPUT 32 "mem_pc_plus_4_o";
    .port_info 16 /OUTPUT 1 "mem_mem_read_o";
    .port_info 17 /OUTPUT 1 "mem_mem_write_o";
    .port_info 18 /OUTPUT 1 "mem_reg_write_o";
    .port_info 19 /OUTPUT 2 "mem_mem_to_reg_o";
P_00000240d7759740 .param/l "NOP_MEM_READ" 1 16 43, C4<0>;
P_00000240d7759778 .param/l "NOP_MEM_TO_REG" 1 16 46, C4<00>;
P_00000240d77597b0 .param/l "NOP_MEM_WRITE" 1 16 44, C4<0>;
P_00000240d77597e8 .param/l "NOP_REG_WRITE" 1 16 45, C4<0>;
v00000240d787e6b0_0 .net "clk", 0 0, v00000240d7889d70_0;  alias, 1 drivers
v00000240d787d490_0 .net "ex_alu_result_i", 31 0, L_00000240d78e7bd0;  alias, 1 drivers
v00000240d787d990_0 .net "ex_mem_read_i", 0 0, v00000240d787d850_0;  alias, 1 drivers
v00000240d787e750_0 .net "ex_mem_to_reg_i", 1 0, v00000240d787de90_0;  alias, 1 drivers
v00000240d787d670_0 .net "ex_mem_write_i", 0 0, v00000240d787d170_0;  alias, 1 drivers
v00000240d787e070_0 .net "ex_pc_plus_4_i", 31 0, v00000240d787d2b0_0;  alias, 1 drivers
v00000240d787e7f0_0 .net "ex_rd_addr_i", 4 0, v00000240d787d350_0;  alias, 1 drivers
v00000240d787e1b0_0 .net "ex_reg_write_i", 0 0, v00000240d787d3f0_0;  alias, 1 drivers
v00000240d787cbd0_0 .net "ex_rs2_data_i", 31 0, v00000240d7885250_0;  alias, 1 drivers
v00000240d787d210_0 .net "ex_zero_flag_i", 0 0, v00000240d7873f80_0;  alias, 1 drivers
v00000240d787dd50_0 .var "mem_alu_result_o", 31 0;
v00000240d787ddf0_0 .var "mem_mem_read_o", 0 0;
v00000240d787e930_0 .var "mem_mem_to_reg_o", 1 0;
v00000240d787ca90_0 .var "mem_mem_write_o", 0 0;
v00000240d787d7b0_0 .var "mem_pc_plus_4_o", 31 0;
v00000240d787cc70_0 .var "mem_rd_addr_o", 4 0;
v00000240d787e250_0 .var "mem_reg_write_o", 0 0;
v00000240d787e390_0 .var "mem_rs2_data_o", 31 0;
v00000240d787cf90_0 .var "mem_zero_flag_o", 0 0;
v00000240d787e430_0 .net "rst_n", 0 0, v00000240d788a770_0;  alias, 1 drivers
S_00000240d7725730 .scope module, "u_pipeline_reg_id_ex" "pipeline_reg_id_ex" 4 213, 17 6 0, S_00000240d778bf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "id_ex_bubble_i";
    .port_info 3 /INPUT 1 "id_ex_flush_en";
    .port_info 4 /INPUT 32 "id_pc_plus_4_i";
    .port_info 5 /INPUT 32 "id_rs1_data_i";
    .port_info 6 /INPUT 32 "id_rs2_data_i";
    .port_info 7 /INPUT 32 "id_imm_ext_i";
    .port_info 8 /INPUT 5 "id_rs1_addr_i";
    .port_info 9 /INPUT 5 "id_rs2_addr_i";
    .port_info 10 /INPUT 5 "id_rd_addr_i";
    .port_info 11 /INPUT 1 "id_alu_src_i";
    .port_info 12 /INPUT 4 "id_alu_op_i";
    .port_info 13 /INPUT 1 "id_mem_read_i";
    .port_info 14 /INPUT 1 "id_mem_write_i";
    .port_info 15 /INPUT 1 "id_reg_write_i";
    .port_info 16 /INPUT 2 "id_mem_to_reg_i";
    .port_info 17 /INPUT 1 "id_branch_i";
    .port_info 18 /INPUT 1 "id_is_jal_i";
    .port_info 19 /INPUT 1 "id_is_jalr_i";
    .port_info 20 /INPUT 3 "id_funct3_i";
    .port_info 21 /OUTPUT 32 "ex_pc_plus_4_o";
    .port_info 22 /OUTPUT 32 "ex_rs1_data_o";
    .port_info 23 /OUTPUT 32 "ex_rs2_data_o";
    .port_info 24 /OUTPUT 32 "ex_imm_ext_o";
    .port_info 25 /OUTPUT 5 "ex_rs1_addr_o";
    .port_info 26 /OUTPUT 5 "ex_rs2_addr_o";
    .port_info 27 /OUTPUT 5 "ex_rd_addr_o";
    .port_info 28 /OUTPUT 1 "ex_alu_src_o";
    .port_info 29 /OUTPUT 4 "ex_alu_op_o";
    .port_info 30 /OUTPUT 1 "ex_mem_read_o";
    .port_info 31 /OUTPUT 1 "ex_mem_write_o";
    .port_info 32 /OUTPUT 1 "ex_reg_write_o";
    .port_info 33 /OUTPUT 2 "ex_mem_to_reg_o";
    .port_info 34 /OUTPUT 1 "ex_branch_o";
    .port_info 35 /OUTPUT 1 "ex_is_jal_o";
    .port_info 36 /OUTPUT 1 "ex_is_jalr_o";
    .port_info 37 /OUTPUT 3 "ex_funct3_o";
P_00000240d7708dc0 .param/l "NOP_ALU_OP" 1 17 65, C4<0000>;
P_00000240d7708df8 .param/l "NOP_ALU_SRC" 1 17 64, C4<0>;
P_00000240d7708e30 .param/l "NOP_BRANCH" 1 17 70, C4<0>;
P_00000240d7708e68 .param/l "NOP_IS_JAL" 1 17 71, C4<0>;
P_00000240d7708ea0 .param/l "NOP_IS_JALR" 1 17 72, C4<0>;
P_00000240d7708ed8 .param/l "NOP_MEM_READ" 1 17 66, C4<0>;
P_00000240d7708f10 .param/l "NOP_MEM_TO_REG" 1 17 69, C4<00>;
P_00000240d7708f48 .param/l "NOP_MEM_WRITE" 1 17 67, C4<0>;
P_00000240d7708f80 .param/l "NOP_REG_WRITE" 1 17 68, C4<0>;
v00000240d787da30_0 .net "clk", 0 0, v00000240d7889d70_0;  alias, 1 drivers
v00000240d787cd10_0 .var "ex_alu_op_o", 3 0;
v00000240d787dad0_0 .var "ex_alu_src_o", 0 0;
v00000240d787ce50_0 .var "ex_branch_o", 0 0;
v00000240d787cef0_0 .var "ex_funct3_o", 2 0;
v00000240d787d0d0_0 .var "ex_imm_ext_o", 31 0;
v00000240d787d710_0 .var "ex_is_jal_o", 0 0;
v00000240d787d530_0 .var "ex_is_jalr_o", 0 0;
v00000240d787d850_0 .var "ex_mem_read_o", 0 0;
v00000240d787de90_0 .var "ex_mem_to_reg_o", 1 0;
v00000240d787d170_0 .var "ex_mem_write_o", 0 0;
v00000240d787d2b0_0 .var "ex_pc_plus_4_o", 31 0;
v00000240d787d350_0 .var "ex_rd_addr_o", 4 0;
v00000240d787d3f0_0 .var "ex_reg_write_o", 0 0;
v00000240d787d5d0_0 .var "ex_rs1_addr_o", 4 0;
v00000240d78863d0_0 .var "ex_rs1_data_o", 31 0;
v00000240d7885750_0 .var "ex_rs2_addr_o", 4 0;
v00000240d7885250_0 .var "ex_rs2_data_o", 31 0;
v00000240d7885a70_0 .net "id_alu_op_i", 3 0, v00000240d7877dc0_0;  alias, 1 drivers
v00000240d78868d0_0 .net "id_alu_src_i", 0 0, v00000240d78773c0_0;  alias, 1 drivers
v00000240d7886790_0 .net "id_branch_i", 0 0, v00000240d7877d20_0;  alias, 1 drivers
v00000240d7885070_0 .net "id_ex_bubble_i", 0 0, L_00000240d78d75b0;  alias, 1 drivers
v00000240d7885430_0 .net "id_ex_flush_en", 0 0, L_00000240d78d75b0;  alias, 1 drivers
v00000240d7886d30_0 .net "id_funct3_i", 2 0, L_00000240d78d6200;  alias, 1 drivers
v00000240d7885bb0_0 .net "id_imm_ext_i", 31 0, L_00000240d78d7690;  alias, 1 drivers
v00000240d78856b0_0 .net "id_is_jal_i", 0 0, v00000240d7876ce0_0;  alias, 1 drivers
v00000240d78859d0_0 .net "id_is_jalr_i", 0 0, v00000240d7877e60_0;  alias, 1 drivers
v00000240d78851b0_0 .net "id_mem_read_i", 0 0, v00000240d7876ec0_0;  alias, 1 drivers
v00000240d7887230_0 .net "id_mem_to_reg_i", 1 0, v00000240d7876f60_0;  alias, 1 drivers
v00000240d7886830_0 .net "id_mem_write_i", 0 0, v00000240d7877000_0;  alias, 1 drivers
v00000240d78852f0_0 .net "id_pc_plus_4_i", 31 0, v00000240d78857f0_0;  alias, 1 drivers
v00000240d7886510_0 .net "id_rd_addr_i", 4 0, L_00000240d78d73f0;  alias, 1 drivers
v00000240d7885f70_0 .net "id_reg_write_i", 0 0, v00000240d7877140_0;  alias, 1 drivers
v00000240d7886e70_0 .net "id_rs1_addr_i", 4 0, L_00000240d78d67b0;  alias, 1 drivers
v00000240d7885610_0 .net "id_rs1_data_i", 31 0, L_00000240d788d650;  alias, 1 drivers
v00000240d7886a10_0 .net "id_rs2_addr_i", 4 0, L_00000240d78d6890;  alias, 1 drivers
v00000240d7885890_0 .net "id_rs2_data_i", 31 0, L_00000240d788d8d0;  alias, 1 drivers
v00000240d7886f10_0 .net "rst_n", 0 0, v00000240d788a770_0;  alias, 1 drivers
S_00000240d76f61e0 .scope module, "u_pipeline_reg_if_id" "pipeline_reg_if_id" 4 166, 18 6 0, S_00000240d778bf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "if_id_write_en";
    .port_info 3 /INPUT 1 "if_id_flush_en";
    .port_info 4 /INPUT 32 "if_pc_plus_4_i";
    .port_info 5 /INPUT 32 "if_instr_i";
    .port_info 6 /OUTPUT 32 "id_pc_plus_4_o";
    .port_info 7 /OUTPUT 32 "id_instr_o";
v00000240d7886470_0 .net "clk", 0 0, v00000240d7889d70_0;  alias, 1 drivers
v00000240d7886010_0 .var "id_instr_o", 31 0;
v00000240d78857f0_0 .var "id_pc_plus_4_o", 31 0;
v00000240d7885b10_0 .net "if_id_flush_en", 0 0, L_00000240d78d7310;  alias, 1 drivers
v00000240d7886970_0 .net "if_id_write_en", 0 0, L_00000240d78d65f0;  alias, 1 drivers
v00000240d7886ab0_0 .net "if_instr_i", 31 0, L_00000240d78d7620;  alias, 1 drivers
v00000240d7885cf0_0 .net "if_pc_plus_4_i", 31 0, L_00000240d788c890;  alias, 1 drivers
v00000240d7886dd0_0 .net "rst_n", 0 0, v00000240d788a770_0;  alias, 1 drivers
S_00000240d7888c60 .scope module, "u_pipeline_reg_mem_wb" "pipeline_reg_mem_wb" 4 341, 19 6 0, S_00000240d778bf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "mem_rdata_i";
    .port_info 3 /INPUT 32 "mem_alu_result_i";
    .port_info 4 /INPUT 5 "mem_rd_addr_i";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_i";
    .port_info 6 /INPUT 1 "mem_reg_write_i";
    .port_info 7 /INPUT 2 "mem_mem_to_reg_i";
    .port_info 8 /OUTPUT 32 "wb_mem_rdata_o";
    .port_info 9 /OUTPUT 32 "wb_alu_result_o";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_o";
    .port_info 11 /OUTPUT 32 "wb_pc_plus_4_o";
    .port_info 12 /OUTPUT 1 "wb_reg_write_o";
    .port_info 13 /OUTPUT 2 "wb_mem_to_reg_o";
P_00000240d76889c0 .param/l "NOP_MEM_TO_REG" 1 19 36, C4<00>;
P_00000240d76889f8 .param/l "NOP_REG_WRITE" 1 19 35, C4<0>;
v00000240d7884fd0_0 .net "clk", 0 0, v00000240d7889d70_0;  alias, 1 drivers
v00000240d7886b50_0 .net "mem_alu_result_i", 31 0, v00000240d787dd50_0;  alias, 1 drivers
v00000240d78870f0_0 .net "mem_mem_to_reg_i", 1 0, v00000240d787e930_0;  alias, 1 drivers
v00000240d7886c90_0 .net "mem_pc_plus_4_i", 31 0, v00000240d787d7b0_0;  alias, 1 drivers
v00000240d7885930_0 .net "mem_rd_addr_i", 4 0, v00000240d787cc70_0;  alias, 1 drivers
v00000240d7887190_0 .net "mem_rdata_i", 31 0, L_00000240d78d70e0;  alias, 1 drivers
v00000240d7886bf0_0 .net "mem_reg_write_i", 0 0, v00000240d787e250_0;  alias, 1 drivers
v00000240d7886fb0_0 .net "rst_n", 0 0, v00000240d788a770_0;  alias, 1 drivers
v00000240d7884ad0_0 .var "wb_alu_result_o", 31 0;
v00000240d7886150_0 .var "wb_mem_rdata_o", 31 0;
v00000240d7887050_0 .var "wb_mem_to_reg_o", 1 0;
v00000240d7885d90_0 .var "wb_pc_plus_4_o", 31 0;
v00000240d78860b0_0 .var "wb_rd_addr_o", 4 0;
v00000240d7884b70_0 .var "wb_reg_write_o", 0 0;
    .scope S_00000240d7781380;
T_0 ;
    %wait E_00000240d780ed40;
    %load/vec4 v00000240d78733a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d77df1d0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000240d7874200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d77df1d0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d77df1d0_0, 0, 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000240d7781380;
T_1 ;
    %wait E_00000240d780f780;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7872ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7873da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7874700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7872e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7874660_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000240d77df310_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d78743e0_0, 0, 1;
    %load/vec4 v00000240d7873e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7872ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7873da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7872e00_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000240d78747a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.5, 8;
    %load/vec4 v00000240d77df090_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.5;
    %jmp/1 T_1.4, 8;
    %load/vec4 v00000240d7872f40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.4;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7874700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7872e00_0, 0, 1;
    %load/vec4 v00000240d7874480_0;
    %store/vec4 v00000240d77df310_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d78743e0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000240d78742a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7874700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7872e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7874660_0, 0, 1;
    %load/vec4 v00000240d7872a40_0;
    %store/vec4 v00000240d77df310_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d78743e0_0, 0, 1;
T_1.6 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000240d7781380;
T_2 ;
    %wait E_00000240d780f300;
    %load/vec4 v00000240d7873ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d77ca890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d77cb470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d77ca750_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000240d78731c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000240d77ca890_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000240d77ca890_0, 0;
    %load/vec4 v00000240d77df090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000240d77ca750_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000240d77ca750_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000240d77cb470_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000240d77cb470_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000240d77315c0;
T_3 ;
    %wait E_00000240d7810bc0;
    %load/vec4 v00000240d787cb30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d787bd40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000240d787db70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000240d787b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000240d787b3e0_0;
    %assign/vec4 v00000240d787bd40_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000240d787bd40_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000240d787bd40_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000240d76f61e0;
T_4 ;
    %wait E_00000240d7810bc0;
    %load/vec4 v00000240d7886dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d78857f0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000240d7886010_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000240d7885b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d78857f0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000240d7886010_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000240d7886970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000240d7885cf0_0;
    %assign/vec4 v00000240d78857f0_0, 0;
    %load/vec4 v00000240d7886ab0_0;
    %assign/vec4 v00000240d7886010_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000240d7737ae0;
T_5 ;
    %wait E_00000240d7810100;
    %load/vec4 v00000240d787b700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000240d7878d90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000240d7878e30_0;
    %load/vec4 v00000240d7878d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240d7878ed0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000240d7737ae0;
T_6 ;
    %wait E_00000240d7810bc0;
    %load/vec4 v00000240d787c100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000240d7878c50_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000240d7878c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000240d7878c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240d7878ed0, 0, 4;
    %load/vec4 v00000240d7878c50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000240d7878c50_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000240d774fda0;
T_7 ;
    %wait E_00000240d7810a80;
    %load/vec4 v00000240d787a2d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000240d7879b50_0, 0, 32;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v00000240d787a190_0;
    %store/vec4 v00000240d7879b50_0, 0, 32;
    %jmp T_7.10;
T_7.1 ;
    %load/vec4 v00000240d787a190_0;
    %store/vec4 v00000240d7879b50_0, 0, 32;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v00000240d7879970_0;
    %store/vec4 v00000240d7879b50_0, 0, 32;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v00000240d7879650_0;
    %store/vec4 v00000240d7879b50_0, 0, 32;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v00000240d7879970_0;
    %store/vec4 v00000240d7879b50_0, 0, 32;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v00000240d787a550_0;
    %store/vec4 v00000240d7879b50_0, 0, 32;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v00000240d787a190_0;
    %store/vec4 v00000240d7879b50_0, 0, 32;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v00000240d7879290_0;
    %store/vec4 v00000240d7879b50_0, 0, 32;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v00000240d787a190_0;
    %store/vec4 v00000240d7879b50_0, 0, 32;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000240d7761eb0;
T_8 ;
    %wait E_00000240d780ff80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d78773c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7876ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7877000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7877140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240d7876f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7877d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7876d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7876ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7877e60_0, 0, 1;
    %load/vec4 v00000240d78770a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.10;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d78773c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7876ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7877140_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240d7876f60_0, 0, 2;
    %jmp T_8.10;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d78773c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7877140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240d7876f60_0, 0, 2;
    %load/vec4 v00000240d7876c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %jmp T_8.20;
T_8.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.20;
T_8.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.20;
T_8.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.20;
T_8.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.20;
T_8.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.20;
T_8.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.20;
T_8.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.20;
T_8.18 ;
    %load/vec4 v00000240d78776e0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.22;
T_8.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
T_8.22 ;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8.10;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d78773c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7877140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240d7876f60_0, 0, 2;
    %jmp T_8.10;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d78773c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7877000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7877140_0, 0, 1;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d78773c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7877140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240d7876f60_0, 0, 2;
    %load/vec4 v00000240d78776e0_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_8.23, 4;
    %load/vec4 v00000240d7876c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.27;
T_8.25 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.27;
T_8.27 ;
    %pop/vec4 1;
    %jmp T_8.24;
T_8.23 ;
    %load/vec4 v00000240d7876c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %jmp T_8.37;
T_8.28 ;
    %load/vec4 v00000240d78776e0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_8.38, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_8.39, 8;
T_8.38 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_8.39, 8;
 ; End of false expr.
    %blend;
T_8.39;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.37;
T_8.29 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.37;
T_8.30 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.37;
T_8.31 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.37;
T_8.32 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.37;
T_8.33 ;
    %load/vec4 v00000240d78776e0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_8.40, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_8.41, 8;
T_8.40 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_8.41, 8;
 ; End of false expr.
    %blend;
T_8.41;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.37;
T_8.34 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.37;
T_8.35 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %jmp T_8.37;
T_8.37 ;
    %pop/vec4 1;
T_8.24 ;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d78773c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7877140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240d7876f60_0, 0, 2;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d78773c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7877140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7877d20_0, 0, 1;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d78773c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7877140_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000240d7876f60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7876d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7877e60_0, 0, 1;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d78773c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000240d7877dc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7877140_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000240d7876f60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7876d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7876ce0_0, 0, 1;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000240d7725730;
T_9 ;
    %wait E_00000240d7810bc0;
    %load/vec4 v00000240d7886f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d787d2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d78863d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d7885250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d787d0d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000240d787d5d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000240d7885750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000240d787d350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787dad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000240d787cd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787d850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787d3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000240d787de90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787d530_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000240d787cef0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000240d7885070_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.4, 8;
    %load/vec4 v00000240d7885430_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.4;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d787d2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d78863d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d7885250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d787d0d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000240d787d5d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000240d7885750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000240d787d350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787dad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000240d787cd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787d850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787d3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000240d787de90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787d530_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000240d787cef0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000240d78852f0_0;
    %assign/vec4 v00000240d787d2b0_0, 0;
    %load/vec4 v00000240d7885610_0;
    %assign/vec4 v00000240d78863d0_0, 0;
    %load/vec4 v00000240d7885890_0;
    %assign/vec4 v00000240d7885250_0, 0;
    %load/vec4 v00000240d7885bb0_0;
    %assign/vec4 v00000240d787d0d0_0, 0;
    %load/vec4 v00000240d7886e70_0;
    %assign/vec4 v00000240d787d5d0_0, 0;
    %load/vec4 v00000240d7886a10_0;
    %assign/vec4 v00000240d7885750_0, 0;
    %load/vec4 v00000240d7886510_0;
    %assign/vec4 v00000240d787d350_0, 0;
    %load/vec4 v00000240d78868d0_0;
    %assign/vec4 v00000240d787dad0_0, 0;
    %load/vec4 v00000240d7885a70_0;
    %assign/vec4 v00000240d787cd10_0, 0;
    %load/vec4 v00000240d78851b0_0;
    %assign/vec4 v00000240d787d850_0, 0;
    %load/vec4 v00000240d7886830_0;
    %assign/vec4 v00000240d787d170_0, 0;
    %load/vec4 v00000240d7885f70_0;
    %assign/vec4 v00000240d787d3f0_0, 0;
    %load/vec4 v00000240d7887230_0;
    %assign/vec4 v00000240d787de90_0, 0;
    %load/vec4 v00000240d7886790_0;
    %assign/vec4 v00000240d787ce50_0, 0;
    %load/vec4 v00000240d78856b0_0;
    %assign/vec4 v00000240d787d710_0, 0;
    %load/vec4 v00000240d78859d0_0;
    %assign/vec4 v00000240d787d530_0, 0;
    %load/vec4 v00000240d7886d30_0;
    %assign/vec4 v00000240d787cef0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000240d776e7f0;
T_10 ;
    %wait E_00000240d780eec0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000240d7872ea0_0, 0, 32;
    %load/vec4 v00000240d7872b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000240d7872ea0_0, 0, 32;
    %jmp T_10.11;
T_10.0 ;
    %load/vec4 v00000240d7873b20_0;
    %load/vec4 v00000240d7872c20_0;
    %add;
    %store/vec4 v00000240d7872ea0_0, 0, 32;
    %jmp T_10.11;
T_10.1 ;
    %load/vec4 v00000240d7873b20_0;
    %load/vec4 v00000240d7872c20_0;
    %sub;
    %store/vec4 v00000240d7872ea0_0, 0, 32;
    %jmp T_10.11;
T_10.2 ;
    %load/vec4 v00000240d7873b20_0;
    %ix/getv 4, v00000240d7872fe0_0;
    %shiftl 4;
    %store/vec4 v00000240d7872ea0_0, 0, 32;
    %jmp T_10.11;
T_10.3 ;
    %load/vec4 v00000240d7873b20_0;
    %load/vec4 v00000240d7872c20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.13, 8;
T_10.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.13, 8;
 ; End of false expr.
    %blend;
T_10.13;
    %store/vec4 v00000240d7872ea0_0, 0, 32;
    %jmp T_10.11;
T_10.4 ;
    %load/vec4 v00000240d7873b20_0;
    %load/vec4 v00000240d7872c20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v00000240d7872ea0_0, 0, 32;
    %jmp T_10.11;
T_10.5 ;
    %load/vec4 v00000240d7873b20_0;
    %load/vec4 v00000240d7872c20_0;
    %xor;
    %store/vec4 v00000240d7872ea0_0, 0, 32;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v00000240d7873b20_0;
    %ix/getv 4, v00000240d7872fe0_0;
    %shiftr 4;
    %store/vec4 v00000240d7872ea0_0, 0, 32;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v00000240d7873b20_0;
    %ix/getv 4, v00000240d7872fe0_0;
    %shiftr/s 4;
    %store/vec4 v00000240d7872ea0_0, 0, 32;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v00000240d7873b20_0;
    %load/vec4 v00000240d7872c20_0;
    %or;
    %store/vec4 v00000240d7872ea0_0, 0, 32;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v00000240d7873b20_0;
    %load/vec4 v00000240d7872c20_0;
    %and;
    %store/vec4 v00000240d7872ea0_0, 0, 32;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000240d776e7f0;
T_11 ;
    %wait E_00000240d780efc0;
    %load/vec4 v00000240d7872ea0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d7873f80_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7873f80_0, 0, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000240d776bad0;
T_12 ;
    %wait E_00000240d7810040;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000240d7874b90_0, 0, 32;
    %load/vec4 v00000240d78760d0_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %load/vec4 v00000240d78760d0_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_12.3, 4;
    %load/vec4 v00000240d7875270_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000240d7874b90_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000240d7874b90_0, 0, 32;
T_12.4 ;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v00000240d7875270_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000240d7874b90_0, 0, 32;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000240d776e980;
T_13 ;
    %wait E_00000240d780ef80;
    %load/vec4 v00000240d7873620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7873bc0_0, 0, 1;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v00000240d7873440_0;
    %store/vec4 v00000240d7873bc0_0, 0, 1;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v00000240d78754f0_0;
    %store/vec4 v00000240d7873bc0_0, 0, 1;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v00000240d78756d0_0;
    %store/vec4 v00000240d7873bc0_0, 0, 1;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v00000240d7873760_0;
    %store/vec4 v00000240d7873bc0_0, 0, 1;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v00000240d7874a50_0;
    %store/vec4 v00000240d7873bc0_0, 0, 1;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v00000240d7873800_0;
    %store/vec4 v00000240d7873bc0_0, 0, 1;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000240d776e980;
T_14 ;
    %wait E_00000240d780f380;
    %load/vec4 v00000240d7874020_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.2, 8;
    %load/vec4 v00000240d78740c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d78734e0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000240d7873940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.3, 8;
    %load/vec4 v00000240d7873bc0_0;
    %store/vec4 v00000240d78734e0_0, 0, 1;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d78734e0_0, 0, 1;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000240d776e980;
T_15 ;
    %wait E_00000240d780ef00;
    %load/vec4 v00000240d78740c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000240d7876350_0;
    %load/vec4 v00000240d78738a0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v00000240d7873080_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000240d7874020_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.4, 8;
    %load/vec4 v00000240d7873940_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.5, 10;
    %load/vec4 v00000240d7873bc0_0;
    %and;
T_15.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.4;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000240d7875e50_0;
    %load/vec4 v00000240d78738a0_0;
    %add;
    %store/vec4 v00000240d7873080_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v00000240d7875e50_0;
    %addi 4, 0, 32;
    %store/vec4 v00000240d7873080_0, 0, 32;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000240d77255a0;
T_16 ;
    %wait E_00000240d7810bc0;
    %load/vec4 v00000240d787e430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d787dd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d787e390_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000240d787cc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787cf90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d787d7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787ddf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787ca90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d787e250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000240d787e930_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000240d787d490_0;
    %assign/vec4 v00000240d787dd50_0, 0;
    %load/vec4 v00000240d787cbd0_0;
    %assign/vec4 v00000240d787e390_0, 0;
    %load/vec4 v00000240d787e7f0_0;
    %assign/vec4 v00000240d787cc70_0, 0;
    %load/vec4 v00000240d787d210_0;
    %assign/vec4 v00000240d787cf90_0, 0;
    %load/vec4 v00000240d787e070_0;
    %assign/vec4 v00000240d787d7b0_0, 0;
    %load/vec4 v00000240d787d990_0;
    %assign/vec4 v00000240d787ddf0_0, 0;
    %load/vec4 v00000240d787d670_0;
    %assign/vec4 v00000240d787ca90_0, 0;
    %load/vec4 v00000240d787e1b0_0;
    %assign/vec4 v00000240d787e250_0, 0;
    %load/vec4 v00000240d787e750_0;
    %assign/vec4 v00000240d787e930_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000240d7888c60;
T_17 ;
    %wait E_00000240d7810bc0;
    %load/vec4 v00000240d7886fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d7886150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d7884ad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000240d78860b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000240d7885d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240d7884b70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000240d7887050_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000240d7887190_0;
    %assign/vec4 v00000240d7886150_0, 0;
    %load/vec4 v00000240d7886b50_0;
    %assign/vec4 v00000240d7884ad0_0, 0;
    %load/vec4 v00000240d7885930_0;
    %assign/vec4 v00000240d78860b0_0, 0;
    %load/vec4 v00000240d7886c90_0;
    %assign/vec4 v00000240d7885d90_0, 0;
    %load/vec4 v00000240d7886bf0_0;
    %assign/vec4 v00000240d7884b70_0, 0;
    %load/vec4 v00000240d78870f0_0;
    %assign/vec4 v00000240d7887050_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000240d7763220;
T_18 ;
    %wait E_00000240d7810580;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240d7877320_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000240d7876a60_0, 0, 2;
    %load/vec4 v00000240d7878860_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.3, 10;
    %load/vec4 v00000240d78785e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v00000240d78785e0_0;
    %load/vec4 v00000240d7877c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240d7877320_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000240d7876b00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.7, 10;
    %load/vec4 v00000240d7877280_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.6, 9;
    %load/vec4 v00000240d7877280_0;
    %load/vec4 v00000240d7877c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000240d7877320_0, 0, 2;
T_18.4 ;
T_18.1 ;
    %load/vec4 v00000240d7878860_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.11, 10;
    %load/vec4 v00000240d78785e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.10, 9;
    %load/vec4 v00000240d78785e0_0;
    %load/vec4 v00000240d7877640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000240d7876a60_0, 0, 2;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v00000240d7876b00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.15, 10;
    %load/vec4 v00000240d7877280_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.14, 9;
    %load/vec4 v00000240d7877280_0;
    %load/vec4 v00000240d7877640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000240d7876a60_0, 0, 2;
T_18.12 ;
T_18.9 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000240d7825740;
T_19 ;
    %wait E_00000240d7810100;
    %load/vec4 v00000240d788a4f0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000240d788a3b0_0;
    %load/vec4 v00000240d788c1b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240d788ad10, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000240d7825740;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d7889d70_0, 0, 1;
T_20.0 ;
    %delay 5000, 0;
    %load/vec4 v00000240d7889d70_0;
    %inv;
    %store/vec4 v00000240d7889d70_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_00000240d7825740;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240d788a770_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240d788a770_0, 0, 1;
    %vpi_call 3 70 "$readmemh", "./tests/hex_outputs/simple_jal_test.hex", v00000240d788a270 {0 0 0};
    %vpi_call 3 73 "$display", "=== \347\250\213\345\274\217\345\205\247\345\256\271 ===" {0 0 0};
    %vpi_call 3 74 "$display", "0x00: %08x", &A<v00000240d788a270, 0> {0 0 0};
    %vpi_call 3 75 "$display", "0x04: %08x", &A<v00000240d788a270, 1> {0 0 0};
    %vpi_call 3 76 "$display", "0x08: %08x", &A<v00000240d788a270, 2> {0 0 0};
    %vpi_call 3 77 "$display", "0x0C: %08x", &A<v00000240d788a270, 3> {0 0 0};
    %vpi_call 3 78 "$display", "0x10: %08x", &A<v00000240d788a270, 4> {0 0 0};
    %vpi_call 3 79 "$display", "0x14: %08x", &A<v00000240d788a270, 5> {0 0 0};
    %vpi_call 3 80 "$display", "0x18: %08x", &A<v00000240d788a270, 6> {0 0 0};
    %vpi_call 3 81 "$display", "0x1C: %08x", &A<v00000240d788a270, 7> {0 0 0};
    %pushi/vec4 50, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000240d7810100;
    %vpi_call 3 86 "$display", "PC=0x%08x, Instr=0x%08x, x6=%d, x7=0x%08x, JAL=%b, JALR=%b, BrTaken=%b, BrTarget=0x%08x", v00000240d788bb70_0, v00000240d7889af0_0, &A<v00000240d7878ed0, 6>, &A<v00000240d7878ed0, 7>, v00000240d7889cd0_0, v00000240d7889e10_0, v00000240d788a450_0, v00000240d788b990_0 {0 0 0};
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %vpi_call 3 94 "$display", "=== \347\260\241\345\226\256 JAL \346\270\254\350\251\246\347\265\220\346\236\234 ===" {0 0 0};
    %vpi_call 3 95 "$display", "x6 (\347\265\220\346\236\234\346\232\253\345\255\230\345\231\250) = %10d", &A<v00000240d7878ed0, 6> {0 0 0};
    %vpi_call 3 96 "$display", "x7 (\350\277\224\345\233\236\345\234\260\345\235\200) = 0x%08x", &A<v00000240d7878ed0, 7> {0 0 0};
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000240d7878ed0, 4;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %vpi_call 3 99 "$display", "\342\234\223 JAL \346\270\254\350\251\246\351\200\232\351\201\216\357\274\201" {0 0 0};
    %jmp T_21.3;
T_21.2 ;
    %vpi_call 3 101 "$display", "\342\234\227 JAL \346\270\254\350\251\246\345\244\261\346\225\227\357\274\201\351\240\220\346\234\237\357\274\23220\357\274\214\345\257\246\351\232\233\357\274\232%d", &A<v00000240d7878ed0, 6> {0 0 0};
T_21.3 ;
    %vpi_call 3 104 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "hardware/rtl/hazard_detection_unit.v";
    "hardware/sim/tb_simple_jal_test.v";
    "hardware/rtl/cpu_top.v";
    "hardware/rtl/ex_stage.v";
    "hardware/rtl/alu.v";
    "hardware/rtl/branch_unit.v";
    "hardware/rtl/multiplier.v";
    "hardware/rtl/forwarding_unit.v";
    "hardware/rtl/id_stage.v";
    "hardware/rtl/control_unit.v";
    "hardware/rtl/immediate_generator.v";
    "hardware/rtl/reg_file.v";
    "hardware/rtl/if_stage.v";
    "hardware/rtl/mem_stage.v";
    "hardware/rtl/pipeline_reg_ex_mem.v";
    "hardware/rtl/pipeline_reg_id_ex.v";
    "hardware/rtl/pipeline_reg_if_id.v";
    "hardware/rtl/pipeline_reg_mem_wb.v";
