// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition"

// DATE "11/05/2025 14:39:35"

// 
// Device: Altera EP2S15F484C3 Package FBGA484
// 

// 
// This Verilog file should be used for PrimeTime (Verilog) only
// 

`timescale 1 ps/ 1 ps

module reg_file_rv32i (
	clock,
	cu_rdwrite,
	rs1_addr,
	rs2_addr,
	rd_addr,
	rd_in,
	rs1,
	rs2);
input 	clock;
input 	cu_rdwrite;
input 	[4:0] rs1_addr;
input 	[4:0] rs2_addr;
input 	[4:0] rd_addr;
input 	[31:0] rd_in;
output 	[31:0] rs1;
output 	[31:0] rs2;

// Design Ports Information
// rs1[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[1]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[2]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs1[3]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[5]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[6]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[8]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[9]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs1[10]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[11]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[12]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs1[13]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[14]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs1[15]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs1[16]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[17]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[18]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[19]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[20]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[21]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs1[22]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs1[23]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs1[24]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs1[25]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs1[26]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[27]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs1[28]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs1[29]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[30]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs1[31]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[0]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[1]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs2[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[3]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs2[4]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[5]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[6]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs2[7]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs2[8]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[9]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs2[10]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[11]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs2[12]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[13]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[14]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[15]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[16]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[17]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[18]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[19]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[20]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[21]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs2[22]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs2[23]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs2[24]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[25]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[26]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs2[27]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[28]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs2[29]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rs2[30]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// rs2[31]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs1_addr[1]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs1_addr[2]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs1_addr[4]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs1_addr[3]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs1_addr[0]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2_addr[1]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2_addr[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2_addr[4]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2_addr[3]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs2_addr[0]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[0]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_addr[0]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_addr[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_addr[2]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_addr[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cu_rdwrite	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_addr[4]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[1]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[2]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[4]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[5]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[6]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[7]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[8]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[9]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[10]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[11]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[12]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[13]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[14]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[15]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[16]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[17]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[18]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[19]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[20]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[21]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[22]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[23]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[24]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[25]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[26]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[27]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[28]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[29]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[30]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_in[31]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

// synopsys translate_off
initial $sdf_annotate("reg_file_rv32i_v.sdo");
// synopsys translate_on

wire \rf[10][2]~regout ;
wire \rs1~32_combout ;
wire \rs1~40_combout ;
wire \rs1~41_combout ;
wire \rs1~45_combout ;
wire \rs1~46_combout ;
wire \rs1~47_combout ;
wire \rs1~48_combout ;
wire \rs1~49_combout ;
wire \rs1~60_combout ;
wire \rs1~61_combout ;
wire \rf[20][6]~regout ;
wire \rs1~70_combout ;
wire \rf[24][6]~regout ;
wire \rs1~71_combout ;
wire \rf[4][7]~regout ;
wire \rs1~80_combout ;
wire \rs1~81_combout ;
wire \rf[2][8]~regout ;
wire \rs1~92_combout ;
wire \rf[17][9]~regout ;
wire \rs1~97_combout ;
wire \rf[26][10]~regout ;
wire \rs1~112_combout ;
wire \rf[18][11]~regout ;
wire \rs1~162_combout ;
wire \rf[30][15]~regout ;
wire \rs1~165_combout ;
wire \rf[23][16]~regout ;
wire \rf[22][16]~regout ;
wire \rs1~176_combout ;
wire \rs1~186_combout ;
wire \rf[25][19]~regout ;
wire \rf[27][19]~regout ;
wire \rf[29][19]~regout ;
wire \rf[31][19]~regout ;
wire \rs1~198_combout ;
wire \rf[6][20]~regout ;
wire \rf[22][20]~regout ;
wire \rf[14][20]~regout ;
wire \rf[30][20]~regout ;
wire \rs1~213_combout ;
wire \rf[29][21]~regout ;
wire \rs1~218_combout ;
wire \rf[19][22]~regout ;
wire \rf[16][22]~regout ;
wire \rf[30][23]~regout ;
wire \rs1~253_combout ;
wire \rf[2][25]~regout ;
wire \rs1~262_combout ;
wire \rf[14][25]~regout ;
wire \rf[6][26]~regout ;
wire \rf[22][26]~regout ;
wire \rf[14][26]~regout ;
wire \rf[30][26]~regout ;
wire \rs1~273_combout ;
wire \rf[19][28]~regout ;
wire \rf[26][29]~regout ;
wire \rs1~302_combout ;
wire \rf[20][30]~regout ;
wire \rs1~313_combout ;
wire \rf[5][31]~regout ;
wire \rf[15][31]~regout ;
wire \rs2~15_combout ;
wire \rs2~35_combout ;
wire \rs2~95_combout ;
wire \rs2~122_combout ;
wire \rs2~128_combout ;
wire \rs2~167_combout ;
wire \rs2~173_combout ;
wire \rs2~188_combout ;
wire \rs2~193_combout ;
wire \rs2~198_combout ;
wire \rs2~202_combout ;
wire \rs2~205_combout ;
wire \rs2~213_combout ;
wire \rs2~223_combout ;
wire \rs2~230_combout ;
wire \rs2~231_combout ;
wire \rs2~252_combout ;
wire \rs2~263_combout ;
wire \rs2~273_combout ;
wire \rs2~290_combout ;
wire \rs2~291_combout ;
wire \rs2~315_combout ;
wire \rf[8][3]~DUPLICATE_regout ;
wire \rf[16][8]~DUPLICATE_regout ;
wire \rf[1][27]~DUPLICATE_regout ;
wire \rf[10][28]~DUPLICATE_regout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \rs1_addr[1]~combout ;
wire \rs1_addr[0]~combout ;
wire \rs1[0]~12_combout ;
wire \rs1_addr[3]~combout ;
wire \rd_in[0]~combout ;
wire \rd_addr[2]~combout ;
wire \rd_addr[3]~combout ;
wire \rd_addr[1]~combout ;
wire \rd_addr[4]~combout ;
wire \cu_rdwrite~combout ;
wire \Decoder0~28_combout ;
wire \rf[22][0]~regout ;
wire \rd_addr[0]~combout ;
wire \Decoder0~30_combout ;
wire \rf[30][0]~regout ;
wire \Decoder0~27_combout ;
wire \rf[6][0]~regout ;
wire \Decoder0~29_combout ;
wire \rf[14][0]~regout ;
wire \rs1~10_combout ;
wire \Decoder0~26_combout ;
wire \rf[26][0]~regout ;
wire \Decoder0~24_combout ;
wire \rf[18][0]~regout ;
wire \rs1_addr[4]~combout ;
wire \Decoder0~23_combout ;
wire \rf[2][0]~regout ;
wire \Decoder0~25_combout ;
wire \rf[10][0]~regout ;
wire \rs1~9_combout ;
wire \Decoder0~2_combout ;
wire \rf[5][0]~regout ;
wire \Decoder0~3_combout ;
wire \rf[7][0]~regout ;
wire \Decoder0~1_combout ;
wire \rf[3][0]~regout ;
wire \Decoder0~0_combout ;
wire \rf[1][0]~regout ;
wire \rs1~0_combout ;
wire \Decoder0~14_combout ;
wire \rf[29][0]~regout ;
wire \rs1_addr[2]~combout ;
wire \Decoder0~12_combout ;
wire \rf[25][0]~regout ;
wire \Decoder0~15_combout ;
wire \rf[31][0]~regout ;
wire \rs1~3_combout ;
wire \Decoder0~4_combout ;
wire \rf[17][0]~regout ;
wire \Decoder0~7_combout ;
wire \rf[23][0]~regout ;
wire \Decoder0~5_combout ;
wire \rf[19][0]~regout ;
wire \Decoder0~6_combout ;
wire \rf[21][0]~regout ;
wire \rs1~1_combout ;
wire \Decoder0~10_combout ;
wire \rf[13][0]~regout ;
wire \Decoder0~8_combout ;
wire \rf[9][0]~regout ;
wire \Decoder0~11_combout ;
wire \rf[15][0]~regout ;
wire \Decoder0~9_combout ;
wire \rf[11][0]~regout ;
wire \rs1~2_combout ;
wire \rs1~4_combout ;
wire \rs1[0]~6_combout ;
wire \rf[28][0]~feeder_combout ;
wire \Decoder0~19_combout ;
wire \rf[28][0]~regout ;
wire \Decoder0~17_combout ;
wire \rf[20][0]~regout ;
wire \Decoder0~16_combout ;
wire \rf[4][0]~regout ;
wire \Decoder0~18_combout ;
wire \rf[12][0]~regout ;
wire \rs1~5_combout ;
wire \Decoder0~21_combout ;
wire \rf[8][0]~regout ;
wire \Decoder0~20_combout ;
wire \rf[16][0]~regout ;
wire \rs1[0]~7_combout ;
wire \rs1~8_combout ;
wire \rs1~13_combout ;
wire \rs1[0]~14_combout ;
wire \rs1[0]~reg0_regout ;
wire \rd_in[1]~combout ;
wire \rf[30][1]~regout ;
wire \rf[22][1]~regout ;
wire \rf[6][1]~regout ;
wire \rf[14][1]~regout ;
wire \rs1~23_combout ;
wire \rf[23][1]~regout ;
wire \rf[21][1]~regout ;
wire \rf[19][1]~regout ;
wire \rf[17][1]~regout ;
wire \rs1~16_combout ;
wire \rf[1][1]~regout ;
wire \rf[3][1]~regout ;
wire \rf[7][1]~regout ;
wire \rf[5][1]~regout ;
wire \rs1~15_combout ;
wire \Decoder0~13_combout ;
wire \rf[27][1]~regout ;
wire \rf[25][1]~regout ;
wire \rf[31][1]~regout ;
wire \rs1~18_combout ;
wire \rf[9][1]~regout ;
wire \rf[15][1]~regout ;
wire \rf[13][1]~regout ;
wire \rf[11][1]~regout ;
wire \rs1~17_combout ;
wire \rs1~19_combout ;
wire \rf[26][1]~regout ;
wire \rf[18][1]~regout ;
wire \rf[2][1]~regout ;
wire \rf[10][1]~regout ;
wire \rs1~22_combout ;
wire \rf[8][1]~regout ;
wire \Decoder0~22_combout ;
wire \rf[24][1]~regout ;
wire \rf[16][1]~regout ;
wire \rf[20][1]~regout ;
wire \rf[4][1]~regout ;
wire \rf[12][1]~regout ;
wire \rs1~20_combout ;
wire \rs1~21_combout ;
wire \rs1~24_combout ;
wire \rs1[1]~reg0_regout ;
wire \rs1[0]~11_combout ;
wire \rd_in[2]~combout ;
wire \rf[16][2]~regout ;
wire \rf[24][2]~regout ;
wire \rf[8][2]~regout ;
wire \rf[4][2]~regout ;
wire \rf[28][2]~feeder_combout ;
wire \rf[28][2]~regout ;
wire \rf[12][2]~regout ;
wire \rs1~30_combout ;
wire \rs1~31_combout ;
wire \rf[3][2]~feeder_combout ;
wire \rf[3][2]~regout ;
wire \rf[1][2]~regout ;
wire \rf[5][2]~feeder_combout ;
wire \rf[5][2]~regout ;
wire \rf[7][2]~regout ;
wire \rs1~25_combout ;
wire \rf[29][2]~regout ;
wire \rf[25][2]~regout ;
wire \rf[31][2]~regout ;
wire \rs1~28_combout ;
wire \rf[9][2]~regout ;
wire \rf[13][2]~regout ;
wire \rf[15][2]~regout ;
wire \rf[11][2]~regout ;
wire \rs1~27_combout ;
wire \rf[17][2]~regout ;
wire \rf[23][2]~regout ;
wire \rf[21][2]~regout ;
wire \rs1~26_combout ;
wire \rs1~29_combout ;
wire \rf[30][2]~regout ;
wire \rf[22][2]~regout ;
wire \rf[14][2]~regout ;
wire \rs1~33_combout ;
wire \rs1~34_combout ;
wire \rs1[2]~reg0_regout ;
wire \rd_in[3]~combout ;
wire \rf[1][3]~regout ;
wire \rf[5][3]~regout ;
wire \rf[3][3]~regout ;
wire \rf[7][3]~regout ;
wire \rs1~35_combout ;
wire \rf[15][3]~regout ;
wire \rf[9][3]~regout ;
wire \rf[11][3]~regout ;
wire \rs1~37_combout ;
wire \rf[29][3]~regout ;
wire \rf[25][3]~regout ;
wire \rf[31][3]~regout ;
wire \rs1~38_combout ;
wire \rf[21][3]~regout ;
wire \rf[17][3]~regout ;
wire \rf[23][3]~regout ;
wire \rf[19][3]~regout ;
wire \rs1~36_combout ;
wire \rs1~39_combout ;
wire \rf[10][3]~regout ;
wire \rf[18][3]~regout ;
wire \rf[2][3]~regout ;
wire \rf[26][3]~regout ;
wire \rs1~42_combout ;
wire \rf[22][3]~regout ;
wire \rf[30][3]~regout ;
wire \rf[6][3]~regout ;
wire \rf[14][3]~regout ;
wire \rs1~43_combout ;
wire \rs1~44_combout ;
wire \rs1[3]~reg0_regout ;
wire \rd_in[4]~combout ;
wire \rf[10][4]~regout ;
wire \rf[18][4]~regout ;
wire \rf[2][4]~regout ;
wire \rf[26][4]~regout ;
wire \rs1~52_combout ;
wire \rf[24][4]~regout ;
wire \rf[8][4]~regout ;
wire \rf[16][4]~regout ;
wire \rf[20][4]~regout ;
wire \rf[12][4]~regout ;
wire \rf[28][4]~regout ;
wire \rs1~50_combout ;
wire \rs1~51_combout ;
wire \rf[22][4]~regout ;
wire \rf[14][4]~regout ;
wire \rf[6][4]~regout ;
wire \rf[30][4]~regout ;
wire \rs1~53_combout ;
wire \rs1~54_combout ;
wire \rs1[4]~reg0_regout ;
wire \rd_in[5]~combout ;
wire \rf[18][5]~regout ;
wire \rf[10][5]~regout ;
wire \rf[2][5]~regout ;
wire \rf[26][5]~regout ;
wire \rs1~62_combout ;
wire \rf[30][5]~regout ;
wire \rf[6][5]~regout ;
wire \rf[14][5]~regout ;
wire \rs1~63_combout ;
wire \rf[15][5]~regout ;
wire \rf[11][5]~regout ;
wire \rf[13][5]~regout ;
wire \rs1~57_combout ;
wire \rf[7][5]~regout ;
wire \rf[3][5]~regout ;
wire \rf[1][5]~regout ;
wire \rf[5][5]~regout ;
wire \rs1~55_combout ;
wire \rf[17][5]~regout ;
wire \rf[21][5]~regout ;
wire \rf[19][5]~regout ;
wire \rf[23][5]~regout ;
wire \rs1~56_combout ;
wire \rf[31][5]~regout ;
wire \rf[25][5]~regout ;
wire \rf[29][5]~regout ;
wire \rs1~58_combout ;
wire \rs1~59_combout ;
wire \rs1~64_combout ;
wire \rs1[5]~reg0_regout ;
wire \rd_in[6]~combout ;
wire \rf[14][6]~regout ;
wire \rf[22][6]~regout ;
wire \rf[6][6]~regout ;
wire \rf[30][6]~regout ;
wire \rs1~73_combout ;
wire \rf[18][6]~regout ;
wire \rf[10][6]~regout ;
wire \rf[2][6]~regout ;
wire \rf[26][6]~regout ;
wire \rs1~72_combout ;
wire \rf[21][6]~regout ;
wire \rf[23][6]~regout ;
wire \rf[19][6]~regout ;
wire \rf[17][6]~regout ;
wire \rs1~66_combout ;
wire \rf[5][6]~regout ;
wire \rf[7][6]~regout ;
wire \rf[1][6]~regout ;
wire \rf[3][6]~regout ;
wire \rs1~65_combout ;
wire \rf[13][6]~regout ;
wire \rf[9][6]~regout ;
wire \rf[15][6]~regout ;
wire \rf[11][6]~regout ;
wire \rs1~67_combout ;
wire \rf[27][6]~regout ;
wire \rf[31][6]~regout ;
wire \rf[29][6]~regout ;
wire \rs1~68_combout ;
wire \rs1~69_combout ;
wire \rs1~74_combout ;
wire \rs1[6]~reg0_regout ;
wire \rd_in[7]~combout ;
wire \rf[14][7]~regout ;
wire \rf[22][7]~regout ;
wire \rf[6][7]~regout ;
wire \rf[30][7]~regout ;
wire \rs1~83_combout ;
wire \rf[15][7]~regout ;
wire \rf[11][7]~regout ;
wire \rf[9][7]~regout ;
wire \rf[13][7]~regout ;
wire \rs1~77_combout ;
wire \rf[1][7]~regout ;
wire \rf[7][7]~regout ;
wire \rf[3][7]~regout ;
wire \rf[5][7]~regout ;
wire \rs1~75_combout ;
wire \rf[29][7]~regout ;
wire \rf[31][7]~regout ;
wire \rf[25][7]~regout ;
wire \rs1~78_combout ;
wire \rf[19][7]~regout ;
wire \rf[21][7]~regout ;
wire \rf[17][7]~regout ;
wire \rf[23][7]~regout ;
wire \rs1~76_combout ;
wire \rs1~79_combout ;
wire \rf[10][7]~regout ;
wire \rf[18][7]~regout ;
wire \rf[2][7]~regout ;
wire \rf[26][7]~regout ;
wire \rs1~82_combout ;
wire \rs1~84_combout ;
wire \rs1[7]~reg0_regout ;
wire \rd_in[8]~combout ;
wire \rf[27][8]~regout ;
wire \rf[25][8]~regout ;
wire \rf[31][8]~regout ;
wire \rs1~88_combout ;
wire \rf[3][8]~regout ;
wire \rf[1][8]~regout ;
wire \rf[7][8]~regout ;
wire \rf[5][8]~regout ;
wire \rs1~85_combout ;
wire \rf[21][8]~regout ;
wire \rf[17][8]~regout ;
wire \rf[23][8]~regout ;
wire \rs1~86_combout ;
wire \rf[15][8]~regout ;
wire \rf[9][8]~regout ;
wire \rf[11][8]~regout ;
wire \rs1~87_combout ;
wire \rs1~89_combout ;
wire \rf[22][8]~regout ;
wire \rf[30][8]~regout ;
wire \rf[6][8]~regout ;
wire \rf[14][8]~regout ;
wire \rs1~93_combout ;
wire \rf[24][8]~regout ;
wire \rf[8][8]~regout ;
wire \rf[16][8]~regout ;
wire \rf[4][8]~regout ;
wire \rf[28][8]~feeder_combout ;
wire \rf[28][8]~regout ;
wire \rf[12][8]~regout ;
wire \rf[20][8]~regout ;
wire \rs1~90_combout ;
wire \rs1~91_combout ;
wire \rs1~94_combout ;
wire \rs1[8]~reg0_regout ;
wire \rd_in[9]~combout ;
wire \rf[26][9]~regout ;
wire \rf[2][9]~regout ;
wire \rf[10][9]~regout ;
wire \rs1~102_combout ;
wire \rf[22][9]~regout ;
wire \rf[30][9]~regout ;
wire \rf[6][9]~regout ;
wire \rf[14][9]~regout ;
wire \rs1~103_combout ;
wire \rf[23][9]~regout ;
wire \rf[19][9]~regout ;
wire \rf[21][9]~regout ;
wire \rs1~96_combout ;
wire \rf[29][9]~regout ;
wire \rf[27][9]~regout ;
wire \rf[31][9]~regout ;
wire \rs1~98_combout ;
wire \rf[3][9]~regout ;
wire \rf[7][9]~feeder_combout ;
wire \rf[7][9]~regout ;
wire \rf[1][9]~regout ;
wire \rf[5][9]~regout ;
wire \rs1~95_combout ;
wire \rs1~99_combout ;
wire \rf[8][9]~regout ;
wire \rf[24][9]~regout ;
wire \rf[16][9]~regout ;
wire \rf[28][9]~regout ;
wire \rf[4][9]~regout ;
wire \rf[12][9]~regout ;
wire \rs1~100_combout ;
wire \rs1~101_combout ;
wire \rs1~104_combout ;
wire \rs1[9]~reg0_regout ;
wire \rd_in[10]~combout ;
wire \rf[29][10]~regout ;
wire \rf[25][10]~regout ;
wire \rf[27][10]~regout ;
wire \rf[31][10]~regout ;
wire \rs1~108_combout ;
wire \rf[9][10]~regout ;
wire \rf[15][10]~feeder_combout ;
wire \rf[15][10]~regout ;
wire \rf[11][10]~regout ;
wire \rs1~107_combout ;
wire \rf[17][10]~regout ;
wire \rf[23][10]~regout ;
wire \rf[19][10]~regout ;
wire \rf[21][10]~regout ;
wire \rs1~106_combout ;
wire \rf[1][10]~regout ;
wire \rf[7][10]~regout ;
wire \rf[5][10]~regout ;
wire \rs1~105_combout ;
wire \rs1~109_combout ;
wire \rf[30][10]~regout ;
wire \rf[22][10]~regout ;
wire \rf[6][10]~regout ;
wire \rf[14][10]~regout ;
wire \rs1~113_combout ;
wire \rf[16][10]~regout ;
wire \rf[8][10]~regout ;
wire \rf[24][10]~regout ;
wire \rf[4][10]~regout ;
wire \rf[12][10]~feeder_combout ;
wire \rf[12][10]~regout ;
wire \rf[20][10]~regout ;
wire \rf[28][10]~feeder_combout ;
wire \rf[28][10]~regout ;
wire \rs1~110_combout ;
wire \rs1~111_combout ;
wire \rs1~114_combout ;
wire \rs1[10]~reg0_regout ;
wire \rd_in[11]~combout ;
wire \rf[26][11]~regout ;
wire \rf[2][11]~regout ;
wire \rf[10][11]~regout ;
wire \rs1~122_combout ;
wire \rf[14][11]~regout ;
wire \rf[22][11]~regout ;
wire \rf[6][11]~regout ;
wire \rf[30][11]~regout ;
wire \rs1~123_combout ;
wire \rf[8][11]~regout ;
wire \rf[28][11]~feeder_combout ;
wire \rf[28][11]~regout ;
wire \rf[12][11]~feeder_combout ;
wire \rf[12][11]~regout ;
wire \rf[4][11]~regout ;
wire \rs1~120_combout ;
wire \rf[24][11]~regout ;
wire \rs1~121_combout ;
wire \rf[13][11]~regout ;
wire \rf[15][11]~regout ;
wire \rf[11][11]~regout ;
wire \rf[9][11]~regout ;
wire \rs1~117_combout ;
wire \rf[23][11]~regout ;
wire \rf[19][11]~regout ;
wire \rf[21][11]~regout ;
wire \rs1~116_combout ;
wire \rf[27][11]~regout ;
wire \rf[31][11]~regout ;
wire \rf[29][11]~regout ;
wire \rs1~118_combout ;
wire \rf[1][11]~regout ;
wire \rf[3][11]~regout ;
wire \rf[7][11]~regout ;
wire \rf[5][11]~regout ;
wire \rs1~115_combout ;
wire \rs1~119_combout ;
wire \rs1~124_combout ;
wire \rs1[11]~reg0_regout ;
wire \rd_in[12]~combout ;
wire \rf[14][12]~regout ;
wire \rf[22][12]~regout ;
wire \rf[6][12]~regout ;
wire \rf[30][12]~regout ;
wire \rs1~133_combout ;
wire \rf[8][12]~regout ;
wire \rf[24][12]~regout ;
wire \rf[16][12]~regout ;
wire \rf[4][12]~regout ;
wire \rf[20][12]~regout ;
wire \rf[28][12]~feeder_combout ;
wire \rf[28][12]~regout ;
wire \rf[12][12]~feeder_combout ;
wire \rf[12][12]~regout ;
wire \rs1~130_combout ;
wire \rs1~131_combout ;
wire \rf[13][12]~regout ;
wire \rf[11][12]~regout ;
wire \rf[15][12]~regout ;
wire \rf[9][12]~regout ;
wire \rs1~127_combout ;
wire \rf[19][12]~regout ;
wire \rf[21][12]~regout ;
wire \rf[17][12]~regout ;
wire \rs1~126_combout ;
wire \rf[3][12]~regout ;
wire \rf[1][12]~regout ;
wire \rf[5][12]~regout ;
wire \rf[7][12]~feeder_combout ;
wire \rf[7][12]~regout ;
wire \rs1~125_combout ;
wire \rf[31][12]~regout ;
wire \rf[29][12]~regout ;
wire \rf[25][12]~regout ;
wire \rf[27][12]~regout ;
wire \rs1~128_combout ;
wire \rs1~129_combout ;
wire \rf[18][12]~regout ;
wire \rf[26][12]~regout ;
wire \rf[2][12]~regout ;
wire \rf[10][12]~regout ;
wire \rs1~132_combout ;
wire \rs1~134_combout ;
wire \rs1[12]~reg0_regout ;
wire \rd_in[13]~combout ;
wire \rf[27][13]~regout ;
wire \rf[29][13]~regout ;
wire \rf[25][13]~regout ;
wire \rf[31][13]~feeder_combout ;
wire \rf[31][13]~regout ;
wire \rs1~138_combout ;
wire \rf[1][13]~regout ;
wire \rf[7][13]~regout ;
wire \rf[5][13]~feeder_combout ;
wire \rf[5][13]~regout ;
wire \rf[3][13]~regout ;
wire \rs1~135_combout ;
wire \rf[9][13]~feeder_combout ;
wire \rf[9][13]~regout ;
wire \rf[11][13]~regout ;
wire \rf[15][13]~regout ;
wire \rf[13][13]~regout ;
wire \rs1~137_combout ;
wire \rf[17][13]~regout ;
wire \rf[19][13]~regout ;
wire \rf[21][13]~regout ;
wire \rs1~136_combout ;
wire \rs1~139_combout ;
wire \rf[24][13]~regout ;
wire \rf[8][13]~regout ;
wire \rf[16][13]~regout ;
wire \rf[20][13]~regout ;
wire \rf[12][13]~regout ;
wire \rf[4][13]~regout ;
wire \rf[28][13]~feeder_combout ;
wire \rf[28][13]~regout ;
wire \rs1~140_combout ;
wire \rs1~141_combout ;
wire \rf[30][13]~regout ;
wire \rf[14][13]~regout ;
wire \rf[6][13]~regout ;
wire \rf[22][13]~regout ;
wire \rs1~143_combout ;
wire \rf[26][13]~regout ;
wire \rf[2][13]~regout ;
wire \rf[10][13]~regout ;
wire \rs1~142_combout ;
wire \rs1~144_combout ;
wire \rs1[13]~reg0_regout ;
wire \rd_in[14]~combout ;
wire \rf[14][14]~regout ;
wire \rf[6][14]~regout ;
wire \rf[30][14]~regout ;
wire \rs1~153_combout ;
wire \rf[10][14]~regout ;
wire \rf[18][14]~regout ;
wire \rf[2][14]~regout ;
wire \rf[26][14]~regout ;
wire \rs1~152_combout ;
wire \rf[16][14]~regout ;
wire \rf[24][14]~regout ;
wire \rf[4][14]~regout ;
wire \rf[20][14]~regout ;
wire \rf[12][14]~feeder_combout ;
wire \rf[12][14]~regout ;
wire \rf[28][14]~feeder_combout ;
wire \rf[28][14]~regout ;
wire \rs1~150_combout ;
wire \rf[8][14]~regout ;
wire \rs1~151_combout ;
wire \rf[1][14]~regout ;
wire \rf[7][14]~regout ;
wire \rf[3][14]~regout ;
wire \rf[5][14]~regout ;
wire \rs1~145_combout ;
wire \rf[13][14]~regout ;
wire \rf[9][14]~regout ;
wire \rf[15][14]~regout ;
wire \rf[11][14]~regout ;
wire \rs1~147_combout ;
wire \rf[17][14]~regout ;
wire \rf[19][14]~regout ;
wire \rf[23][14]~regout ;
wire \rf[21][14]~regout ;
wire \rs1~146_combout ;
wire \rf[27][14]~regout ;
wire \rf[31][14]~regout ;
wire \rf[29][14]~regout ;
wire \rs1~148_combout ;
wire \rs1~149_combout ;
wire \rs1~154_combout ;
wire \rs1[14]~reg0_regout ;
wire \rd_in[15]~combout ;
wire \rf[22][15]~regout ;
wire \rf[6][15]~regout ;
wire \rf[14][15]~regout ;
wire \rs1~163_combout ;
wire \rf[19][15]~regout ;
wire \rf[17][15]~regout ;
wire \rf[21][15]~regout ;
wire \rf[23][15]~regout ;
wire \rs1~156_combout ;
wire \rf[31][15]~regout ;
wire \rf[25][15]~regout ;
wire \rf[27][15]~regout ;
wire \rf[29][15]~regout ;
wire \rs1~158_combout ;
wire \rf[5][15]~regout ;
wire \rf[3][15]~regout ;
wire \rf[1][15]~regout ;
wire \rf[7][15]~regout ;
wire \rs1~155_combout ;
wire \rf[11][15]~regout ;
wire \rf[9][15]~regout ;
wire \rf[13][15]~regout ;
wire \rf[15][15]~regout ;
wire \rs1~157_combout ;
wire \rs1~159_combout ;
wire \rf[8][15]~regout ;
wire \rf[16][15]~regout ;
wire \rf[24][15]~regout ;
wire \rf[20][15]~regout ;
wire \rf[12][15]~regout ;
wire \rf[28][15]~regout ;
wire \rs1~160_combout ;
wire \rs1~161_combout ;
wire \rs1~164_combout ;
wire \rs1[15]~reg0_regout ;
wire \rd_in[16]~combout ;
wire \rf[14][16]~regout ;
wire \rf[6][16]~regout ;
wire \rf[30][16]~regout ;
wire \rs1~173_combout ;
wire \rf[10][16]~regout ;
wire \rf[26][16]~feeder_combout ;
wire \rf[26][16]~regout ;
wire \rf[2][16]~regout ;
wire \rf[18][16]~regout ;
wire \rs1~172_combout ;
wire \rf[27][16]~regout ;
wire \rf[31][16]~regout ;
wire \rf[25][16]~regout ;
wire \rs1~168_combout ;
wire \rf[15][16]~feeder_combout ;
wire \rf[15][16]~regout ;
wire \rf[9][16]~regout ;
wire \rf[13][16]~regout ;
wire \rf[11][16]~regout ;
wire \rs1~167_combout ;
wire \rf[21][16]~regout ;
wire \rf[19][16]~regout ;
wire \rf[17][16]~regout ;
wire \rs1~166_combout ;
wire \rs1~169_combout ;
wire \rf[8][16]~regout ;
wire \rf[16][16]~regout ;
wire \rf[28][16]~feeder_combout ;
wire \rf[28][16]~regout ;
wire \rf[20][16]~regout ;
wire \rf[12][16]~regout ;
wire \rs1~170_combout ;
wire \rs1~171_combout ;
wire \rs1~174_combout ;
wire \rs1[16]~reg0_regout ;
wire \rd_in[17]~combout ;
wire \rf[9][17]~regout ;
wire \rf[15][17]~regout ;
wire \rf[11][17]~regout ;
wire \rs1~177_combout ;
wire \rf[25][17]~regout ;
wire \rf[27][17]~regout ;
wire \rf[31][17]~regout ;
wire \rf[29][17]~regout ;
wire \rs1~178_combout ;
wire \rf[1][17]~regout ;
wire \rf[3][17]~regout ;
wire \rf[7][17]~feeder_combout ;
wire \rf[7][17]~regout ;
wire \rf[5][17]~regout ;
wire \rs1~175_combout ;
wire \rs1~179_combout ;
wire \rf[18][17]~regout ;
wire \rf[26][17]~regout ;
wire \rf[2][17]~regout ;
wire \rf[10][17]~regout ;
wire \rs1~182_combout ;
wire \rf[22][17]~regout ;
wire \rf[30][17]~regout ;
wire \rf[6][17]~regout ;
wire \rf[14][17]~regout ;
wire \rs1~183_combout ;
wire \rf[8][17]~regout ;
wire \rf[24][17]~regout ;
wire \rf[16][17]~regout ;
wire \rf[4][17]~regout ;
wire \rf[28][17]~regout ;
wire \rf[12][17]~regout ;
wire \rs1~180_combout ;
wire \rs1~181_combout ;
wire \rs1~184_combout ;
wire \rs1[17]~reg0_regout ;
wire \rd_in[18]~combout ;
wire \rf[22][18]~regout ;
wire \rf[14][18]~regout ;
wire \rf[6][18]~regout ;
wire \rf[30][18]~regout ;
wire \rs1~193_combout ;
wire \rf[5][18]~regout ;
wire \rf[1][18]~regout ;
wire \rf[7][18]~feeder_combout ;
wire \rf[7][18]~regout ;
wire \rf[3][18]~feeder_combout ;
wire \rf[3][18]~regout ;
wire \rs1~185_combout ;
wire \rf[27][18]~regout ;
wire \rf[31][18]~regout ;
wire \rf[25][18]~regout ;
wire \rf[29][18]~regout ;
wire \rs1~188_combout ;
wire \rf[13][18]~regout ;
wire \rf[15][18]~regout ;
wire \rf[9][18]~regout ;
wire \rf[11][18]~regout ;
wire \rs1~187_combout ;
wire \rs1~189_combout ;
wire \rf[18][18]~regout ;
wire \rf[26][18]~regout ;
wire \rf[2][18]~regout ;
wire \rf[10][18]~regout ;
wire \rs1~192_combout ;
wire \rf[8][18]~regout ;
wire \rf[24][18]~regout ;
wire \rf[16][18]~regout ;
wire \rf[20][18]~regout ;
wire \rf[4][18]~regout ;
wire \rf[28][18]~regout ;
wire \rf[12][18]~regout ;
wire \rs1~190_combout ;
wire \rs1~191_combout ;
wire \rs1~194_combout ;
wire \rs1[18]~reg0_regout ;
wire \rd_in[19]~combout ;
wire \rf[22][19]~regout ;
wire \rf[30][19]~regout ;
wire \rf[6][19]~regout ;
wire \rf[14][19]~regout ;
wire \rs1~203_combout ;
wire \rf[18][19]~regout ;
wire \rf[10][19]~regout ;
wire \rf[2][19]~regout ;
wire \rf[26][19]~regout ;
wire \rs1~202_combout ;
wire \rf[13][19]~regout ;
wire \rf[15][19]~regout ;
wire \rf[9][19]~regout ;
wire \rf[11][19]~regout ;
wire \rs1~197_combout ;
wire \rf[17][19]~regout ;
wire \rf[21][19]~regout ;
wire \rf[19][19]~regout ;
wire \rs1~196_combout ;
wire \rf[3][19]~feeder_combout ;
wire \rf[3][19]~regout ;
wire \rf[7][19]~feeder_combout ;
wire \rf[7][19]~regout ;
wire \rf[5][19]~feeder_combout ;
wire \rf[5][19]~regout ;
wire \rf[1][19]~regout ;
wire \rs1~195_combout ;
wire \rs1~199_combout ;
wire \rf[20][19]~regout ;
wire \rf[28][19]~feeder_combout ;
wire \rf[28][19]~regout ;
wire \rf[4][19]~regout ;
wire \rf[12][19]~regout ;
wire \rs1~200_combout ;
wire \rf[24][19]~regout ;
wire \rf[16][19]~regout ;
wire \rf[8][19]~regout ;
wire \rs1~201_combout ;
wire \rs1~204_combout ;
wire \rs1[19]~reg0_regout ;
wire \rd_in[20]~combout ;
wire \rf[16][20]~regout ;
wire \rf[8][20]~regout ;
wire \rf[24][20]~regout ;
wire \rf[20][20]~regout ;
wire \rf[4][20]~regout ;
wire \rf[12][20]~feeder_combout ;
wire \rf[12][20]~regout ;
wire \rf[28][20]~feeder_combout ;
wire \rf[28][20]~regout ;
wire \rs1~210_combout ;
wire \rs1~211_combout ;
wire \rf[18][20]~regout ;
wire \rf[10][20]~regout ;
wire \rf[2][20]~regout ;
wire \rf[26][20]~regout ;
wire \rs1~212_combout ;
wire \rf[13][20]~regout ;
wire \rf[9][20]~regout ;
wire \rf[11][20]~regout ;
wire \rs1~207_combout ;
wire \rf[3][20]~regout ;
wire \rf[5][20]~regout ;
wire \rf[1][20]~regout ;
wire \rf[7][20]~regout ;
wire \rs1~205_combout ;
wire \rf[29][20]~regout ;
wire \rf[27][20]~regout ;
wire \rf[25][20]~regout ;
wire \rf[31][20]~feeder_combout ;
wire \rf[31][20]~regout ;
wire \rs1~208_combout ;
wire \rf[19][20]~feeder_combout ;
wire \rf[19][20]~regout ;
wire \rf[17][20]~feeder_combout ;
wire \rf[17][20]~regout ;
wire \rf[21][20]~feeder_combout ;
wire \rf[21][20]~regout ;
wire \rf[23][20]~regout ;
wire \rs1~206_combout ;
wire \rs1~209_combout ;
wire \rs1~214_combout ;
wire \rs1[20]~reg0_regout ;
wire \rd_in[21]~combout ;
wire \rf[14][21]~regout ;
wire \rf[30][21]~regout ;
wire \rf[22][21]~regout ;
wire \rf[6][21]~regout ;
wire \rs1~223_combout ;
wire \rf[26][21]~regout ;
wire \rf[10][21]~regout ;
wire \rf[2][21]~regout ;
wire \rf[18][21]~regout ;
wire \rs1~222_combout ;
wire \rf[8][21]~DUPLICATE_regout ;
wire \rf[24][21]~regout ;
wire \rf[12][21]~feeder_combout ;
wire \rf[12][21]~regout ;
wire \rf[4][21]~regout ;
wire \rf[28][21]~feeder_combout ;
wire \rf[28][21]~regout ;
wire \rs1~220_combout ;
wire \rs1~221_combout ;
wire \rf[19][21]~regout ;
wire \rf[21][21]~regout ;
wire \rf[23][21]~regout ;
wire \rf[17][21]~regout ;
wire \rs1~216_combout ;
wire \rf[5][21]~regout ;
wire \rf[1][21]~regout ;
wire \rf[7][21]~regout ;
wire \rf[3][21]~feeder_combout ;
wire \rf[3][21]~regout ;
wire \rs1~215_combout ;
wire \rf[11][21]~regout ;
wire \rf[9][21]~regout ;
wire \rf[15][21]~regout ;
wire \rs1~217_combout ;
wire \rs1~219_combout ;
wire \rs1~224_combout ;
wire \rs1[21]~reg0_regout ;
wire \rd_in[22]~combout ;
wire \rf[22][22]~regout ;
wire \rf[6][22]~regout ;
wire \rf[14][22]~regout ;
wire \rs1~233_combout ;
wire \rf[24][22]~regout ;
wire \rf[8][22]~regout ;
wire \rf[4][22]~regout ;
wire \rf[12][22]~regout ;
wire \rf[20][22]~regout ;
wire \rf[28][22]~regout ;
wire \rs1~230_combout ;
wire \rs1~231_combout ;
wire \rf[10][22]~regout ;
wire \rf[2][22]~regout ;
wire \rf[18][22]~regout ;
wire \rs1~232_combout ;
wire \rf[13][22]~regout ;
wire \rf[11][22]~regout ;
wire \rf[9][22]~regout ;
wire \rf[15][22]~regout ;
wire \rs1~227_combout ;
wire \rf[21][22]~regout ;
wire \rf[23][22]~regout ;
wire \rf[17][22]~regout ;
wire \rs1~226_combout ;
wire \rf[3][22]~regout ;
wire \rf[1][22]~regout ;
wire \rf[7][22]~regout ;
wire \rs1~225_combout ;
wire \rf[27][22]~regout ;
wire \rf[31][22]~regout ;
wire \rf[25][22]~regout ;
wire \rs1~228_combout ;
wire \rs1~229_combout ;
wire \rs1~234_combout ;
wire \rs1[22]~reg0_regout ;
wire \rd_in[23]~combout ;
wire \rf[26][23]~regout ;
wire \rf[2][23]~regout ;
wire \rf[10][23]~regout ;
wire \rs1~242_combout ;
wire \rf[22][23]~regout ;
wire \rf[6][23]~regout ;
wire \rf[14][23]~regout ;
wire \rs1~243_combout ;
wire \rf[16][23]~regout ;
wire \rf[8][23]~regout ;
wire \rf[24][23]~regout ;
wire \rf[20][23]~regout ;
wire \rf[12][23]~regout ;
wire \rf[28][23]~regout ;
wire \rs1~240_combout ;
wire \rs1~241_combout ;
wire \rf[13][23]~regout ;
wire \rf[9][23]~regout ;
wire \rf[11][23]~regout ;
wire \rs1~237_combout ;
wire \rf[29][23]~feeder_combout ;
wire \rf[29][23]~regout ;
wire \rf[25][23]~regout ;
wire \rf[27][23]~regout ;
wire \rs1~238_combout ;
wire \rf[17][23]~regout ;
wire \rf[19][23]~regout ;
wire \rf[21][23]~regout ;
wire \rf[23][23]~regout ;
wire \rs1~236_combout ;
wire \rf[3][23]~regout ;
wire \rf[1][23]~regout ;
wire \rf[7][23]~feeder_combout ;
wire \rf[7][23]~regout ;
wire \rs1~235_combout ;
wire \rs1~239_combout ;
wire \rs1~244_combout ;
wire \rs1[23]~reg0_regout ;
wire \rd_in[24]~combout ;
wire \rf[18][24]~regout ;
wire \rf[10][24]~regout ;
wire \rf[26][24]~feeder_combout ;
wire \rf[26][24]~regout ;
wire \rf[2][24]~regout ;
wire \rs1~252_combout ;
wire \rf[16][24]~regout ;
wire \rf[20][24]~regout ;
wire \rf[12][24]~feeder_combout ;
wire \rf[12][24]~regout ;
wire \rf[4][24]~regout ;
wire \rf[28][24]~feeder_combout ;
wire \rf[28][24]~regout ;
wire \rs1~250_combout ;
wire \rf[8][24]~regout ;
wire \rs1~251_combout ;
wire \rf[17][24]~regout ;
wire \rf[21][24]~regout ;
wire \rf[23][24]~regout ;
wire \rf[19][24]~regout ;
wire \rs1~246_combout ;
wire \rf[3][24]~regout ;
wire \rf[1][24]~regout ;
wire \rf[5][24]~feeder_combout ;
wire \rf[5][24]~regout ;
wire \rf[7][24]~feeder_combout ;
wire \rf[7][24]~regout ;
wire \rs1~245_combout ;
wire \rf[9][24]~regout ;
wire \rf[11][24]~regout ;
wire \rf[13][24]~regout ;
wire \rf[15][24]~regout ;
wire \rs1~247_combout ;
wire \rf[25][24]~regout ;
wire \rf[31][24]~regout ;
wire \rf[29][24]~regout ;
wire \rs1~248_combout ;
wire \rs1~249_combout ;
wire \rs1~254_combout ;
wire \rs1[24]~reg0_regout ;
wire \rd_in[25]~combout ;
wire \rf[28][25]~feeder_combout ;
wire \rf[28][25]~regout ;
wire \rf[20][25]~regout ;
wire \rf[4][25]~regout ;
wire \rf[12][25]~feeder_combout ;
wire \rf[12][25]~regout ;
wire \rs1~260_combout ;
wire \rf[16][25]~regout ;
wire \rf[8][25]~DUPLICATE_regout ;
wire \rs1~261_combout ;
wire \rf[22][25]~regout ;
wire \rf[6][25]~regout ;
wire \rf[30][25]~regout ;
wire \rs1~263_combout ;
wire \rf[19][25]~regout ;
wire \rf[17][25]~regout ;
wire \rf[23][25]~regout ;
wire \rf[21][25]~feeder_combout ;
wire \rf[21][25]~regout ;
wire \rs1~256_combout ;
wire \rf[7][25]~feeder_combout ;
wire \rf[7][25]~regout ;
wire \rf[1][25]~regout ;
wire \rf[5][25]~regout ;
wire \rf[3][25]~regout ;
wire \rs1~255_combout ;
wire \rf[25][25]~regout ;
wire \rf[27][25]~regout ;
wire \rf[29][25]~regout ;
wire \rf[31][25]~feeder_combout ;
wire \rf[31][25]~regout ;
wire \rs1~258_combout ;
wire \rf[9][25]~regout ;
wire \rf[13][25]~feeder_combout ;
wire \rf[13][25]~regout ;
wire \rf[11][25]~regout ;
wire \rf[15][25]~feeder_combout ;
wire \rf[15][25]~regout ;
wire \rs1~257_combout ;
wire \rs1~259_combout ;
wire \rs1~264_combout ;
wire \rs1[25]~reg0_regout ;
wire \rd_in[26]~combout ;
wire \rf[18][26]~regout ;
wire \rf[2][26]~regout ;
wire \rf[26][26]~regout ;
wire \rf[10][26]~regout ;
wire \rs1~272_combout ;
wire \rf[8][26]~regout ;
wire \rf[16][26]~regout ;
wire \rf[4][26]~regout ;
wire \rf[20][26]~regout ;
wire \rf[12][26]~feeder_combout ;
wire \rf[12][26]~regout ;
wire \rf[28][26]~regout ;
wire \rs1~270_combout ;
wire \rs1~271_combout ;
wire \rf[27][26]~regout ;
wire \rf[25][26]~regout ;
wire \rf[31][26]~feeder_combout ;
wire \rf[31][26]~regout ;
wire \rs1~268_combout ;
wire \rf[19][26]~regout ;
wire \rf[23][26]~regout ;
wire \rf[17][26]~regout ;
wire \rf[21][26]~regout ;
wire \rs1~266_combout ;
wire \rf[15][26]~regout ;
wire \rf[13][26]~regout ;
wire \rf[9][26]~regout ;
wire \rf[11][26]~regout ;
wire \rs1~267_combout ;
wire \rf[5][26]~feeder_combout ;
wire \rf[5][26]~regout ;
wire \rf[1][26]~regout ;
wire \rf[7][26]~feeder_combout ;
wire \rf[7][26]~regout ;
wire \rs1~265_combout ;
wire \rs1~269_combout ;
wire \rs1~274_combout ;
wire \rs1[26]~reg0_regout ;
wire \rd_in[27]~combout ;
wire \rf[14][27]~regout ;
wire \rf[6][27]~regout ;
wire \rf[30][27]~regout ;
wire \rs1~283_combout ;
wire \rf[12][27]~feeder_combout ;
wire \rf[12][27]~regout ;
wire \rf[28][27]~feeder_combout ;
wire \rf[28][27]~regout ;
wire \rf[20][27]~regout ;
wire \rs1~280_combout ;
wire \rf[24][27]~regout ;
wire \rf[16][27]~regout ;
wire \rf[8][27]~regout ;
wire \rs1~281_combout ;
wire \rf[18][27]~regout ;
wire \rf[10][27]~regout ;
wire \rf[2][27]~regout ;
wire \rf[26][27]~feeder_combout ;
wire \rf[26][27]~regout ;
wire \rs1~282_combout ;
wire \rf[5][27]~regout ;
wire \rf[3][27]~regout ;
wire \rf[1][27]~regout ;
wire \rf[7][27]~regout ;
wire \rs1~275_combout ;
wire \rf[13][27]~regout ;
wire \rf[15][27]~feeder_combout ;
wire \rf[15][27]~regout ;
wire \rf[11][27]~regout ;
wire \rf[9][27]~regout ;
wire \rs1~277_combout ;
wire \rf[29][27]~regout ;
wire \rf[25][27]~regout ;
wire \rf[27][27]~regout ;
wire \rf[31][27]~regout ;
wire \rs1~278_combout ;
wire \rf[21][27]~regout ;
wire \rf[17][27]~regout ;
wire \rf[23][27]~regout ;
wire \rf[19][27]~regout ;
wire \rs1~276_combout ;
wire \rs1~279_combout ;
wire \rs1~284_combout ;
wire \rs1[27]~reg0_regout ;
wire \rf[14][28]~feeder_combout ;
wire \rf[14][28]~regout ;
wire \rd_in[28]~combout ;
wire \rf[6][28]~regout ;
wire \rf[22][28]~regout ;
wire \rs1~293_combout ;
wire \rf[24][28]~regout ;
wire \rf[8][28]~regout ;
wire \rf[16][28]~regout ;
wire \rf[12][28]~feeder_combout ;
wire \rf[12][28]~regout ;
wire \rf[20][28]~regout ;
wire \rf[4][28]~regout ;
wire \rf[28][28]~feeder_combout ;
wire \rf[28][28]~regout ;
wire \rs1~290_combout ;
wire \rs1~291_combout ;
wire \rf[2][28]~regout ;
wire \rf[18][28]~regout ;
wire \rf[26][28]~regout ;
wire \rs1~292_combout ;
wire \rf[27][28]~regout ;
wire \rf[25][28]~regout ;
wire \rf[31][28]~feeder_combout ;
wire \rf[31][28]~regout ;
wire \rs1~288_combout ;
wire \rf[17][28]~regout ;
wire \rf[23][28]~regout ;
wire \rf[21][28]~regout ;
wire \rs1~286_combout ;
wire \rf[1][28]~regout ;
wire \rf[5][28]~feeder_combout ;
wire \rf[5][28]~regout ;
wire \rf[7][28]~feeder_combout ;
wire \rf[7][28]~regout ;
wire \rs1~285_combout ;
wire \rf[13][28]~regout ;
wire \rf[15][28]~regout ;
wire \rf[9][28]~regout ;
wire \rf[11][28]~regout ;
wire \rs1~287_combout ;
wire \rs1~289_combout ;
wire \rs1~294_combout ;
wire \rs1[28]~reg0_regout ;
wire \rd_in[29]~combout ;
wire \rf[24][29]~regout ;
wire \rf[16][29]~regout ;
wire \rf[4][29]~regout ;
wire \rf[28][29]~feeder_combout ;
wire \rf[28][29]~regout ;
wire \rf[12][29]~feeder_combout ;
wire \rf[12][29]~regout ;
wire \rf[20][29]~regout ;
wire \rs1~300_combout ;
wire \rs1~301_combout ;
wire \rf[30][29]~regout ;
wire \rf[6][29]~regout ;
wire \rf[22][29]~regout ;
wire \rs1~303_combout ;
wire \rf[15][29]~regout ;
wire \rf[13][29]~regout ;
wire \rf[9][29]~regout ;
wire \rf[11][29]~regout ;
wire \rs1~297_combout ;
wire \rf[3][29]~regout ;
wire \rf[5][29]~regout ;
wire \rf[1][29]~regout ;
wire \rf[7][29]~feeder_combout ;
wire \rf[7][29]~regout ;
wire \rs1~295_combout ;
wire \rf[25][29]~regout ;
wire \rf[27][29]~regout ;
wire \rf[29][29]~regout ;
wire \rf[31][29]~feeder_combout ;
wire \rf[31][29]~regout ;
wire \rs1~298_combout ;
wire \rf[23][29]~feeder_combout ;
wire \rf[23][29]~regout ;
wire \rf[17][29]~regout ;
wire \rf[21][29]~regout ;
wire \rs1~296_combout ;
wire \rs1~299_combout ;
wire \rs1~304_combout ;
wire \rs1[29]~reg0_regout ;
wire \rd_in[30]~combout ;
wire \rf[18][30]~regout ;
wire \rf[26][30]~regout ;
wire \rf[10][30]~regout ;
wire \rf[2][30]~regout ;
wire \rs1~312_combout ;
wire \rf[24][30]~regout ;
wire \rf[4][30]~regout ;
wire \rf[12][30]~regout ;
wire \rf[28][30]~regout ;
wire \rs1~310_combout ;
wire \rf[16][30]~regout ;
wire \rf[8][30]~DUPLICATE_regout ;
wire \rs1~311_combout ;
wire \rf[13][30]~regout ;
wire \rf[9][30]~regout ;
wire \rf[15][30]~regout ;
wire \rf[11][30]~regout ;
wire \rs1~307_combout ;
wire \rf[31][30]~feeder_combout ;
wire \rf[31][30]~regout ;
wire \rf[27][30]~regout ;
wire \rf[29][30]~regout ;
wire \rs1~308_combout ;
wire \rf[1][30]~regout ;
wire \rf[3][30]~regout ;
wire \rf[7][30]~feeder_combout ;
wire \rf[7][30]~regout ;
wire \rf[5][30]~regout ;
wire \rs1~305_combout ;
wire \rf[23][30]~regout ;
wire \rf[17][30]~regout ;
wire \rf[21][30]~feeder_combout ;
wire \rf[21][30]~regout ;
wire \rs1~306_combout ;
wire \rs1~309_combout ;
wire \rs1~314_combout ;
wire \rs1[30]~reg0_regout ;
wire \rd_in[31]~combout ;
wire \rf[16][31]~regout ;
wire \rf[24][31]~regout ;
wire \rf[20][31]~regout ;
wire \rf[12][31]~regout ;
wire \rf[4][31]~regout ;
wire \rf[28][31]~regout ;
wire \rs1~320_combout ;
wire \rs1~321_combout ;
wire \rf[6][31]~regout ;
wire \rf[22][31]~regout ;
wire \rf[30][31]~regout ;
wire \rf[14][31]~regout ;
wire \rs1~323_combout ;
wire \rf[2][31]~regout ;
wire \rf[26][31]~regout ;
wire \rf[10][31]~regout ;
wire \rf[18][31]~regout ;
wire \rs1~322_combout ;
wire \rf[1][31]~regout ;
wire \rf[7][31]~feeder_combout ;
wire \rf[7][31]~regout ;
wire \rf[3][31]~regout ;
wire \rs1~315_combout ;
wire \rf[9][31]~regout ;
wire \rf[11][31]~regout ;
wire \rf[13][31]~regout ;
wire \rs1~317_combout ;
wire \rf[25][31]~regout ;
wire \rf[29][31]~regout ;
wire \rf[31][31]~feeder_combout ;
wire \rf[31][31]~regout ;
wire \rf[27][31]~regout ;
wire \rs1~318_combout ;
wire \rf[23][31]~regout ;
wire \rf[17][31]~regout ;
wire \rf[19][31]~regout ;
wire \rf[21][31]~feeder_combout ;
wire \rf[21][31]~regout ;
wire \rs1~316_combout ;
wire \rs1~319_combout ;
wire \rs1~324_combout ;
wire \rs1[31]~reg0_regout ;
wire \rs2_addr[1]~combout ;
wire \rs2_addr[0]~combout ;
wire \rs2[0]~12_combout ;
wire \rs2_addr[3]~combout ;
wire \rs2_addr[2]~combout ;
wire \rs2[0]~7_combout ;
wire \rf[24][0]~regout ;
wire \rs2_addr[4]~combout ;
wire \rs2~5_combout ;
wire \rs2~8_combout ;
wire \rs2~9_combout ;
wire \rs2~10_combout ;
wire \rf[27][0]~regout ;
wire \rs2~3_combout ;
wire \rs2~0_combout ;
wire \rs2~2_combout ;
wire \rs2~1_combout ;
wire \rs2~4_combout ;
wire \rs2~13_combout ;
wire \rs2[0]~14_combout ;
wire \rs2[0]~reg0_regout ;
wire \rs2~22_combout ;
wire \rs2~23_combout ;
wire \rf[28][1]~regout ;
wire \rs2~20_combout ;
wire \rs2~21_combout ;
wire \rf[29][1]~regout ;
wire \rs2~18_combout ;
wire \rs2~16_combout ;
wire \rs2~17_combout ;
wire \rs2~19_combout ;
wire \rs2~24_combout ;
wire \rs2[1]~reg0_regout ;
wire \rf[20][2]~regout ;
wire \rs2~30_combout ;
wire \rs2~31_combout ;
wire \rf[26][2]~regout ;
wire \rf[18][2]~regout ;
wire \rf[2][2]~regout ;
wire \rs2~32_combout ;
wire \rs2~25_combout ;
wire \rf[27][2]~regout ;
wire \rs2~28_combout ;
wire \rf[19][2]~regout ;
wire \rs2~26_combout ;
wire \rs2~27_combout ;
wire \rs2~29_combout ;
wire \rf[6][2]~regout ;
wire \rs2~33_combout ;
wire \rs2~34_combout ;
wire \rs2[2]~reg0_regout ;
wire \rs2~43_combout ;
wire \rs2[0]~11_combout ;
wire \rs2~42_combout ;
wire \rf[13][3]~regout ;
wire \rs2~37_combout ;
wire \rs2~36_combout ;
wire \rf[27][3]~regout ;
wire \rs2~38_combout ;
wire \rs2~39_combout ;
wire \rf[16][3]~regout ;
wire \rf[24][3]~regout ;
wire \rf[8][3]~regout ;
wire \rf[20][3]~regout ;
wire \rf[4][3]~regout ;
wire \rf[28][3]~regout ;
wire \rf[12][3]~regout ;
wire \rs2~40_combout ;
wire \rs2~41_combout ;
wire \rs2~44_combout ;
wire \rs2[3]~reg0_regout ;
wire \rs2~52_combout ;
wire \rs2~53_combout ;
wire \rf[17][4]~regout ;
wire \rf[21][4]~regout ;
wire \rf[23][4]~regout ;
wire \rf[19][4]~regout ;
wire \rs2~46_combout ;
wire \rf[25][4]~regout ;
wire \rf[31][4]~regout ;
wire \rf[27][4]~regout ;
wire \rf[29][4]~regout ;
wire \rs2~48_combout ;
wire \rf[11][4]~regout ;
wire \rf[15][4]~feeder_combout ;
wire \rf[15][4]~regout ;
wire \rf[9][4]~regout ;
wire \rf[13][4]~regout ;
wire \rs2~47_combout ;
wire \rf[7][4]~regout ;
wire \rf[5][4]~regout ;
wire \rf[1][4]~regout ;
wire \rf[3][4]~regout ;
wire \rs2~45_combout ;
wire \rs2~49_combout ;
wire \rf[4][4]~regout ;
wire \rs2~50_combout ;
wire \rs2~51_combout ;
wire \rs2~54_combout ;
wire \rs2[4]~reg0_regout ;
wire \rf[22][5]~regout ;
wire \rs2~63_combout ;
wire \rs2~62_combout ;
wire \rf[24][5]~regout ;
wire \rf[16][5]~regout ;
wire \rf[8][5]~regout ;
wire \rf[4][5]~regout ;
wire \rf[20][5]~regout ;
wire \rf[28][5]~feeder_combout ;
wire \rf[28][5]~regout ;
wire \rf[12][5]~feeder_combout ;
wire \rf[12][5]~regout ;
wire \rs2~60_combout ;
wire \rs2~61_combout ;
wire \rs2~56_combout ;
wire \rf[27][5]~regout ;
wire \rs2~58_combout ;
wire \rf[9][5]~regout ;
wire \rs2~57_combout ;
wire \rs2~55_combout ;
wire \rs2~59_combout ;
wire \rs2~64_combout ;
wire \rs2[5]~reg0_regout ;
wire \rf[16][6]~regout ;
wire \rs2[0]~6_combout ;
wire \rf[8][6]~regout ;
wire \rf[4][6]~regout ;
wire \rf[12][6]~regout ;
wire \rf[28][6]~regout ;
wire \rs2~70_combout ;
wire \rs2~71_combout ;
wire \rs2~73_combout ;
wire \rs2~72_combout ;
wire \rs2~66_combout ;
wire \rf[25][6]~regout ;
wire \rs2~68_combout ;
wire \rs2~65_combout ;
wire \rs2~67_combout ;
wire \rs2~69_combout ;
wire \rs2~74_combout ;
wire \rs2[6]~reg0_regout ;
wire \rf[16][7]~regout ;
wire \rf[24][7]~regout ;
wire \rf[8][7]~regout ;
wire \rf[20][7]~regout ;
wire \rf[12][7]~feeder_combout ;
wire \rf[12][7]~regout ;
wire \rf[28][7]~feeder_combout ;
wire \rf[28][7]~regout ;
wire \rs2~80_combout ;
wire \rs2~81_combout ;
wire \rs2~82_combout ;
wire \rs2~83_combout ;
wire \rs2~77_combout ;
wire \rs2~76_combout ;
wire \rs2~75_combout ;
wire \rf[27][7]~regout ;
wire \rs2~78_combout ;
wire \rs2~79_combout ;
wire \rs2~84_combout ;
wire \rs2[7]~reg0_regout ;
wire \rs2~93_combout ;
wire \rf[10][8]~regout ;
wire \rf[18][8]~regout ;
wire \rf[26][8]~regout ;
wire \rs2~92_combout ;
wire \rs2~85_combout ;
wire \rf[13][8]~regout ;
wire \rs2~87_combout ;
wire \rf[19][8]~regout ;
wire \rs2~86_combout ;
wire \rf[29][8]~regout ;
wire \rs2~88_combout ;
wire \rs2~89_combout ;
wire \rs2~90_combout ;
wire \rs2~91_combout ;
wire \rs2~94_combout ;
wire \rs2[8]~reg0_regout ;
wire \rf[18][9]~regout ;
wire \rs2~102_combout ;
wire \rs2~103_combout ;
wire \rf[25][9]~regout ;
wire \rs2~98_combout ;
wire \rs2~96_combout ;
wire \rf[11][9]~regout ;
wire \rf[15][9]~regout ;
wire \rf[9][9]~regout ;
wire \rf[13][9]~regout ;
wire \rs2~97_combout ;
wire \rs2~99_combout ;
wire \rf[20][9]~regout ;
wire \rs2~100_combout ;
wire \rs2~101_combout ;
wire \rs2~104_combout ;
wire \rs2[9]~reg0_regout ;
wire \rs2~110_combout ;
wire \rs2~111_combout ;
wire \rf[2][10]~regout ;
wire \rf[18][10]~regout ;
wire \rf[10][10]~regout ;
wire \rs2~112_combout ;
wire \rs2~106_combout ;
wire \rf[13][10]~feeder_combout ;
wire \rf[13][10]~regout ;
wire \rs2~107_combout ;
wire \rf[3][10]~regout ;
wire \rs2~105_combout ;
wire \rs2~108_combout ;
wire \rs2~109_combout ;
wire \rs2~113_combout ;
wire \rs2~114_combout ;
wire \rs2[10]~reg0_regout ;
wire \rs2~115_combout ;
wire \rf[25][11]~regout ;
wire \rs2~118_combout ;
wire \rs2~117_combout ;
wire \rf[17][11]~regout ;
wire \rs2~116_combout ;
wire \rs2~119_combout ;
wire \rs2~123_combout ;
wire \rf[16][11]~regout ;
wire \rf[20][11]~regout ;
wire \rs2~120_combout ;
wire \rs2~121_combout ;
wire \rs2~124_combout ;
wire \rs2[11]~reg0_regout ;
wire \rs2~125_combout ;
wire \rf[23][12]~regout ;
wire \rs2~126_combout ;
wire \rs2~127_combout ;
wire \rs2~129_combout ;
wire \rs2~130_combout ;
wire \rs2~131_combout ;
wire \rs2~133_combout ;
wire \rs2~132_combout ;
wire \rs2~134_combout ;
wire \rs2[12]~reg0_regout ;
wire \rs2~143_combout ;
wire \rs2~140_combout ;
wire \rs2~141_combout ;
wire \rf[18][13]~regout ;
wire \rs2~142_combout ;
wire \rs2~137_combout ;
wire \rs2~138_combout ;
wire \rf[23][13]~regout ;
wire \rs2~136_combout ;
wire \rs2~135_combout ;
wire \rs2~139_combout ;
wire \rs2~144_combout ;
wire \rs2[13]~reg0_regout ;
wire \rs2~152_combout ;
wire \rs2~150_combout ;
wire \rs2~151_combout ;
wire \rf[22][14]~regout ;
wire \rs2~153_combout ;
wire \rs2~145_combout ;
wire \rf[25][14]~regout ;
wire \rs2~148_combout ;
wire \rs2~146_combout ;
wire \rs2~147_combout ;
wire \rs2~149_combout ;
wire \rs2~154_combout ;
wire \rs2[14]~reg0_regout ;
wire \rf[10][15]~regout ;
wire \rf[2][15]~regout ;
wire \rf[18][15]~regout ;
wire \rf[26][15]~regout ;
wire \rs2~162_combout ;
wire \rs2~163_combout ;
wire \rf[4][15]~regout ;
wire \rs2~160_combout ;
wire \rs2~161_combout ;
wire \rs2~158_combout ;
wire \rs2~156_combout ;
wire \rs2~155_combout ;
wire \rs2~157_combout ;
wire \rs2~159_combout ;
wire \rs2~164_combout ;
wire \rs2[15]~reg0_regout ;
wire \rf[29][16]~regout ;
wire \rs2~168_combout ;
wire \rf[1][16]~regout ;
wire \rf[7][16]~regout ;
wire \rf[3][16]~regout ;
wire \rf[5][16]~regout ;
wire \rs2~165_combout ;
wire \rs2~166_combout ;
wire \rs2~169_combout ;
wire \rs2~172_combout ;
wire \rf[24][16]~regout ;
wire \rf[4][16]~regout ;
wire \rs2~170_combout ;
wire \rs2~171_combout ;
wire \rs2~174_combout ;
wire \rs2[16]~reg0_regout ;
wire \rs2~183_combout ;
wire \rs2~182_combout ;
wire \rf[16][17]~DUPLICATE_regout ;
wire \rf[20][17]~regout ;
wire \rs2~180_combout ;
wire \rs2~181_combout ;
wire \rf[13][17]~regout ;
wire \rs2~177_combout ;
wire \rf[21][17]~regout ;
wire \rf[23][17]~regout ;
wire \rf[17][17]~regout ;
wire \rf[19][17]~regout ;
wire \rs2~176_combout ;
wire \rs2~175_combout ;
wire \rs2~178_combout ;
wire \rs2~179_combout ;
wire \rs2~184_combout ;
wire \rs2[17]~reg0_regout ;
wire \rs2~192_combout ;
wire \rf[23][18]~regout ;
wire \rf[19][18]~feeder_combout ;
wire \rf[19][18]~regout ;
wire \rf[17][18]~regout ;
wire \rf[21][18]~regout ;
wire \rs2~186_combout ;
wire \rs2~185_combout ;
wire \rs2~187_combout ;
wire \rs2~189_combout ;
wire \rf[16][18]~DUPLICATE_regout ;
wire \rs2~190_combout ;
wire \rs2~191_combout ;
wire \rs2~194_combout ;
wire \rs2[18]~reg0_regout ;
wire \rs2~203_combout ;
wire \rs2~200_combout ;
wire \rs2~201_combout ;
wire \rs2~197_combout ;
wire \rf[23][19]~regout ;
wire \rs2~196_combout ;
wire \rs2~195_combout ;
wire \rs2~199_combout ;
wire \rs2~204_combout ;
wire \rs2[19]~reg0_regout ;
wire \rs2~212_combout ;
wire \rf[15][20]~feeder_combout ;
wire \rf[15][20]~regout ;
wire \rs2~207_combout ;
wire \rs2~208_combout ;
wire \rs2~206_combout ;
wire \rs2~209_combout ;
wire \rs2~210_combout ;
wire \rs2~211_combout ;
wire \rs2~214_combout ;
wire \rs2[20]~reg0_regout ;
wire \rs2~222_combout ;
wire \rf[16][21]~regout ;
wire \rf[8][21]~regout ;
wire \rf[20][21]~regout ;
wire \rs2~220_combout ;
wire \rs2~221_combout ;
wire \rs2~216_combout ;
wire \rf[13][21]~regout ;
wire \rs2~217_combout ;
wire \rs2~215_combout ;
wire \rf[25][21]~regout ;
wire \rf[27][21]~regout ;
wire \rf[31][21]~feeder_combout ;
wire \rf[31][21]~regout ;
wire \rs2~218_combout ;
wire \rs2~219_combout ;
wire \rs2~224_combout ;
wire \rs2[21]~reg0_regout ;
wire \rf[26][22]~regout ;
wire \rs2~232_combout ;
wire \rf[30][22]~regout ;
wire \rs2~233_combout ;
wire \rs2~227_combout ;
wire \rs2~226_combout ;
wire \rf[29][22]~regout ;
wire \rs2~228_combout ;
wire \rf[5][22]~regout ;
wire \rs2~225_combout ;
wire \rs2~229_combout ;
wire \rs2~234_combout ;
wire \rs2[22]~reg0_regout ;
wire \rs2~243_combout ;
wire \rf[18][23]~regout ;
wire \rs2~242_combout ;
wire \rf[5][23]~regout ;
wire \rs2~235_combout ;
wire \rf[15][23]~regout ;
wire \rs2~237_combout ;
wire \rs2~236_combout ;
wire \rf[31][23]~regout ;
wire \rs2~238_combout ;
wire \rs2~239_combout ;
wire \rf[4][23]~regout ;
wire \rs2~240_combout ;
wire \rs2~241_combout ;
wire \rs2~244_combout ;
wire \rs2[23]~reg0_regout ;
wire \rf[6][24]~regout ;
wire \rf[30][24]~feeder_combout ;
wire \rf[30][24]~regout ;
wire \rf[22][24]~regout ;
wire \rf[14][24]~regout ;
wire \rs2~253_combout ;
wire \rf[24][24]~regout ;
wire \rs2~250_combout ;
wire \rs2~251_combout ;
wire \rs2~247_combout ;
wire \rf[27][24]~regout ;
wire \rs2~248_combout ;
wire \rs2~245_combout ;
wire \rs2~246_combout ;
wire \rs2~249_combout ;
wire \rs2~254_combout ;
wire \rs2[24]~reg0_regout ;
wire \rf[10][25]~regout ;
wire \rf[18][25]~regout ;
wire \rf[26][25]~feeder_combout ;
wire \rf[26][25]~regout ;
wire \rs2~262_combout ;
wire \rf[24][25]~regout ;
wire \rf[8][25]~regout ;
wire \rs2~260_combout ;
wire \rs2~261_combout ;
wire \rs2~257_combout ;
wire \rs2~255_combout ;
wire \rs2~258_combout ;
wire \rs2~256_combout ;
wire \rs2~259_combout ;
wire \rs2~264_combout ;
wire \rs2[25]~reg0_regout ;
wire \rf[16][26]~DUPLICATE_regout ;
wire \rf[24][26]~regout ;
wire \rs2~270_combout ;
wire \rs2~271_combout ;
wire \rs2~272_combout ;
wire \rs2~267_combout ;
wire \rf[3][26]~regout ;
wire \rs2~265_combout ;
wire \rf[29][26]~regout ;
wire \rs2~268_combout ;
wire \rs2~266_combout ;
wire \rs2~269_combout ;
wire \rs2~274_combout ;
wire \rs2[26]~reg0_regout ;
wire \rf[22][27]~regout ;
wire \rs2~283_combout ;
wire \rf[4][27]~regout ;
wire \rs2~280_combout ;
wire \rs2~281_combout ;
wire \rs2~282_combout ;
wire \rs2~276_combout ;
wire \rs2~275_combout ;
wire \rs2~278_combout ;
wire \rs2~277_combout ;
wire \rs2~279_combout ;
wire \rs2~284_combout ;
wire \rs2[27]~reg0_regout ;
wire \rf[30][28]~feeder_combout ;
wire \rf[30][28]~regout ;
wire \rs2~293_combout ;
wire \rf[10][28]~regout ;
wire \rs2~292_combout ;
wire \rs2~286_combout ;
wire \rs2~287_combout ;
wire \rf[3][28]~regout ;
wire \rs2~285_combout ;
wire \rf[29][28]~regout ;
wire \rs2~288_combout ;
wire \rs2~289_combout ;
wire \rs2~294_combout ;
wire \rs2[28]~reg0_regout ;
wire \rs2~297_combout ;
wire \rf[17][29]~DUPLICATE_regout ;
wire \rf[19][29]~regout ;
wire \rs2~296_combout ;
wire \rs2~298_combout ;
wire \rs2~295_combout ;
wire \rs2~299_combout ;
wire \rf[14][29]~regout ;
wire \rs2~303_combout ;
wire \rf[2][29]~regout ;
wire \rf[18][29]~regout ;
wire \rf[10][29]~regout ;
wire \rs2~302_combout ;
wire \rf[8][29]~regout ;
wire \rs2~300_combout ;
wire \rs2~301_combout ;
wire \rs2~304_combout ;
wire \rs2[29]~reg0_regout ;
wire \rs2~312_combout ;
wire \rf[30][30]~regout ;
wire \rf[14][30]~regout ;
wire \rf[22][30]~regout ;
wire \rf[6][30]~regout ;
wire \rs2~313_combout ;
wire \rf[8][30]~regout ;
wire \rs2~310_combout ;
wire \rs2~311_combout ;
wire \rs2~305_combout ;
wire \rf[19][30]~regout ;
wire \rs2~306_combout ;
wire \rs2~307_combout ;
wire \rf[25][30]~regout ;
wire \rs2~308_combout ;
wire \rs2~309_combout ;
wire \rs2~314_combout ;
wire \rs2[30]~reg0_regout ;
wire \rf[8][31]~regout ;
wire \rs2~320_combout ;
wire \rs2~321_combout ;
wire \rs2~323_combout ;
wire \rs2~317_combout ;
wire \rs2~316_combout ;
wire \rs2~318_combout ;
wire \rs2~319_combout ;
wire \rs2~322_combout ;
wire \rs2~324_combout ;
wire \rs2[31]~reg0_regout ;

wire \ALT_INV_clock~clkctrl_outclk ;

INV \INV_INST_clock~clkctrl_outclk  (
	.IN1(\clock~clkctrl_outclk ),
	.Y(\ALT_INV_clock~clkctrl_outclk ));

// Location: LCFF_X17_Y19_N3
stratixii_lcell_ff \rf[10][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][2]~regout ));

// Location: LCCOMB_X17_Y21_N4
stratixii_lcell_comb_1000_1015B0B51A1FBABF_81_4 \rs1~32 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[10][2]~regout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[26][2]~regout ),
	.datae(\rf[2][2]~regout ),
	.dataf(\rf[18][2]~regout ),
	.combout(\rs1~32_combout ));
// synopsys translate_off
// defparam \rs1~32 .extended_lut = "off";
// defparam \rs1~32 .lut_mask = 64'h1015B0B51A1FBABF;
// defparam \rs1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
stratixii_lcell_comb_1000_407043734C7C4F7F_81_4 \rs1~40 (
	.dataa(\rf[4][3]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[20][3]~regout ),
	.datae(\rf[28][3]~regout ),
	.dataf(\rf[12][3]~regout ),
	.combout(\rs1~40_combout ));
// synopsys translate_off
// defparam \rs1~40 .extended_lut = "off";
// defparam \rs1~40 .lut_mask = 64'h407043734C7C4F7F;
// defparam \rs1~40 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
stratixii_lcell_comb_1000_01510B5BA1F1ABFB_81_4 \rs1~41 (
	.dataa(\rs1[0]~6_combout ),
	.datab(\rf[24][3]~regout ),
	.datac(\rs1[0]~7_combout ),
	.datad(\rf[16][3]~regout ),
	.datae(\rf[8][3]~DUPLICATE_regout ),
	.dataf(\rs1~40_combout ),
	.combout(\rs1~41_combout ));
// synopsys translate_off
// defparam \rs1~41 .extended_lut = "off";
// defparam \rs1~41 .lut_mask = 64'h01510B5BA1F1ABFB;
// defparam \rs1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs1~45 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[5][4]~regout ),
	.datad(\rf[1][4]~regout ),
	.datae(\rf[7][4]~regout ),
	.dataf(\rf[3][4]~regout ),
	.combout(\rs1~45_combout ));
// synopsys translate_off
// defparam \rs1~45 .extended_lut = "off";
// defparam \rs1~45 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
stratixii_lcell_comb_1000_1D001D331DCC1DFF_81_4 \rs1~46 (
	.dataa(\rf[19][4]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[17][4]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[23][4]~regout ),
	.dataf(\rf[21][4]~regout ),
	.combout(\rs1~46_combout ));
// synopsys translate_off
// defparam \rs1~46 .extended_lut = "off";
// defparam \rs1~46 .lut_mask = 64'h1D001D331DCC1DFF;
// defparam \rs1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
stratixii_lcell_comb_1000_014589CD2367ABEF_81_4 \rs1~47 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[15][4]~regout ),
	.datad(\rf[11][4]~regout ),
	.datae(\rf[9][4]~regout ),
	.dataf(\rf[13][4]~regout ),
	.combout(\rs1~47_combout ));
// synopsys translate_off
// defparam \rs1~47 .extended_lut = "off";
// defparam \rs1~47 .lut_mask = 64'h014589CD2367ABEF;
// defparam \rs1~47 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
stratixii_lcell_comb_1000_001DCC1D331DFF1D_81_4 \rs1~48 (
	.dataa(\rf[31][4]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[29][4]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[25][4]~regout ),
	.dataf(\rf[27][4]~regout ),
	.combout(\rs1~48_combout ));
// synopsys translate_off
// defparam \rs1~48 .extended_lut = "off";
// defparam \rs1~48 .lut_mask = 64'h001DCC1D331DFF1D;
// defparam \rs1~48 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
stratixii_lcell_comb_1000_042615378CAE9DBF_81_4 \rs1~49 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rs1~46_combout ),
	.datad(\rs1~47_combout ),
	.datae(\rs1~48_combout ),
	.dataf(\rs1~45_combout ),
	.combout(\rs1~49_combout ));
// synopsys translate_off
// defparam \rs1~49 .extended_lut = "off";
// defparam \rs1~49 .lut_mask = 64'h042615378CAE9DBF;
// defparam \rs1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
stratixii_lcell_comb_1000_042615378CAE9DBF_81_4 \rs1~60 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[12][5]~regout ),
	.datad(\rf[20][5]~regout ),
	.datae(\rf[28][5]~regout ),
	.dataf(\rf[4][5]~regout ),
	.combout(\rs1~60_combout ));
// synopsys translate_off
// defparam \rs1~60 .extended_lut = "off";
// defparam \rs1~60 .lut_mask = 64'h042615378CAE9DBF;
// defparam \rs1~60 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
stratixii_lcell_comb_1000_101C131FD0DCD3DF_81_4 \rs1~61 (
	.dataa(\rf[16][5]~regout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rs1[0]~7_combout ),
	.datad(\rf[8][5]~regout ),
	.datae(\rf[24][5]~regout ),
	.dataf(\rs1~60_combout ),
	.combout(\rs1~61_combout ));
// synopsys translate_off
// defparam \rs1~61 .extended_lut = "off";
// defparam \rs1~61 .lut_mask = 64'h101C131FD0DCD3DF;
// defparam \rs1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y14_N7
stratixii_lcell_ff \rf[20][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][6]~regout ));

// Location: LCCOMB_X13_Y14_N18
stratixii_lcell_comb_1000_02A207A752F257F7_81_4 \rs1~70 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[20][6]~regout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[4][6]~regout ),
	.datae(\rf[28][6]~regout ),
	.dataf(\rf[12][6]~regout ),
	.combout(\rs1~70_combout ));
// synopsys translate_off
// defparam \rs1~70 .extended_lut = "off";
// defparam \rs1~70 .lut_mask = 64'h02A207A752F257F7;
// defparam \rs1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X13_Y17_N11
stratixii_lcell_ff \rf[24][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][6]~regout ));

// Location: LCCOMB_X13_Y14_N20
stratixii_lcell_comb_1000_0C440C773F443F77_81_4 \rs1~71 (
	.dataa(\rf[16][6]~regout ),
	.datab(\rs1[0]~7_combout ),
	.datac(\rs1~70_combout ),
	.datad(\rs1[0]~6_combout ),
	.datae(\rf[24][6]~regout ),
	.dataf(\rf[8][6]~regout ),
	.combout(\rs1~71_combout ));
// synopsys translate_off
// defparam \rs1~71 .extended_lut = "off";
// defparam \rs1~71 .lut_mask = 64'h0C440C773F443F77;
// defparam \rs1~71 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y15_N1
stratixii_lcell_ff \rf[4][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][7]~regout ));

// Location: LCCOMB_X15_Y15_N10
stratixii_lcell_comb_1000_048C26AE159D37BF_81_4 \rs1~80 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rf[20][7]~regout ),
	.datad(\rf[4][7]~regout ),
	.datae(\rf[12][7]~regout ),
	.dataf(\rf[28][7]~regout ),
	.combout(\rs1~80_combout ));
// synopsys translate_off
// defparam \rs1~80 .extended_lut = "off";
// defparam \rs1~80 .lut_mask = 64'h048C26AE159D37BF;
// defparam \rs1~80 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
stratixii_lcell_comb_1000_110A115FBB0ABB5F_81_4 \rs1~81 (
	.dataa(\rs1[0]~7_combout ),
	.datab(\rf[8][7]~regout ),
	.datac(\rf[16][7]~regout ),
	.datad(\rs1[0]~6_combout ),
	.datae(\rf[24][7]~regout ),
	.dataf(\rs1~80_combout ),
	.combout(\rs1~81_combout ));
// synopsys translate_off
// defparam \rs1~81 .extended_lut = "off";
// defparam \rs1~81 .lut_mask = 64'h110A115FBB0ABB5F;
// defparam \rs1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y19_N21
stratixii_lcell_ff \rf[2][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][8]~regout ));

// Location: LCCOMB_X17_Y19_N20
stratixii_lcell_comb_1000_1111BBBB0A5F0A5F_81_4 \rs1~92 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[10][8]~regout ),
	.datac(\rf[18][8]~regout ),
	.datad(\rf[26][8]~regout ),
	.datae(\rf[2][8]~regout ),
	.dataf(\rs1_addr[4]~combout ),
	.combout(\rs1~92_combout ));
// synopsys translate_off
// defparam \rs1~92 .extended_lut = "off";
// defparam \rs1~92 .lut_mask = 64'h1111BBBB0A5F0A5F;
// defparam \rs1~92 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y15_N1
stratixii_lcell_ff \rf[17][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][9]~regout ));

// Location: LCCOMB_X23_Y15_N10
stratixii_lcell_comb_1000_1015B0B51A1FBABF_81_4 \rs1~97 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[13][9]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[15][9]~regout ),
	.datae(\rf[9][9]~regout ),
	.dataf(\rf[11][9]~regout ),
	.combout(\rs1~97_combout ));
// synopsys translate_off
// defparam \rs1~97 .extended_lut = "off";
// defparam \rs1~97 .lut_mask = 64'h1015B0B51A1FBABF;
// defparam \rs1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y21_N21
stratixii_lcell_ff \rf[26][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][10]~regout ));

// Location: LCCOMB_X17_Y21_N12
stratixii_lcell_comb_1000_012389AB4567CDEF_81_4 \rs1~112 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[26][10]~regout ),
	.datad(\rf[18][10]~regout ),
	.datae(\rf[2][10]~regout ),
	.dataf(\rf[10][10]~regout ),
	.combout(\rs1~112_combout ));
// synopsys translate_off
// defparam \rs1~112 .extended_lut = "off";
// defparam \rs1~112 .lut_mask = 64'h012389AB4567CDEF;
// defparam \rs1~112 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y12_N15
stratixii_lcell_ff \rf[18][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][11]~regout ));

// Location: LCCOMB_X29_Y18_N18
stratixii_lcell_comb_1000_0252A2F20757A7F7_81_4 \rs1~162 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[10][15]~regout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[18][15]~regout ),
	.datae(\rf[2][15]~regout ),
	.dataf(\rf[26][15]~regout ),
	.combout(\rs1~162_combout ));
// synopsys translate_off
// defparam \rs1~162 .extended_lut = "off";
// defparam \rs1~162 .lut_mask = 64'h0252A2F20757A7F7;
// defparam \rs1~162 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y15_N17
stratixii_lcell_ff \rf[30][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][15]~regout ));

// Location: LCCOMB_X19_Y16_N8
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs1~165 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[3][16]~regout ),
	.datad(\rf[1][16]~regout ),
	.datae(\rf[7][16]~regout ),
	.dataf(\rf[5][16]~regout ),
	.combout(\rs1~165_combout ));
// synopsys translate_off
// defparam \rs1~165 .extended_lut = "off";
// defparam \rs1~165 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs1~165 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N9
stratixii_lcell_ff \rf[23][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][16]~regout ));

// Location: LCFF_X26_Y15_N9
stratixii_lcell_ff \rf[22][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][16]~regout ));

// Location: LCCOMB_X23_Y20_N28
stratixii_lcell_comb_1000_0434C4F40737C7F7_81_4 \rs1~176 (
	.dataa(\rf[21][17]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[19][17]~regout ),
	.datae(\rf[17][17]~regout ),
	.dataf(\rf[23][17]~regout ),
	.combout(\rs1~176_combout ));
// synopsys translate_off
// defparam \rs1~176 .extended_lut = "off";
// defparam \rs1~176 .lut_mask = 64'h0434C4F40737C7F7;
// defparam \rs1~176 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
stratixii_lcell_comb_1000_010DC1CD313DF1FD_81_4 \rs1~186 (
	.dataa(\rf[23][18]~regout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[19][18]~regout ),
	.datae(\rf[17][18]~regout ),
	.dataf(\rf[21][18]~regout ),
	.combout(\rs1~186_combout ));
// synopsys translate_off
// defparam \rs1~186 .extended_lut = "off";
// defparam \rs1~186 .lut_mask = 64'h010DC1CD313DF1FD;
// defparam \rs1~186 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y15_N31
stratixii_lcell_ff \rf[25][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][19]~regout ));

// Location: LCFF_X18_Y15_N1
stratixii_lcell_ff \rf[27][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][19]~regout ));

// Location: LCFF_X14_Y15_N19
stratixii_lcell_ff \rf[29][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][19]~regout ));

// Location: LCFF_X18_Y15_N25
stratixii_lcell_ff \rf[31][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][19]~regout ));

// Location: LCCOMB_X18_Y15_N30
stratixii_lcell_comb_1000_012389AB4567CDEF_81_4 \rs1~198 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[31][19]~regout ),
	.datad(\rf[29][19]~regout ),
	.datae(\rf[25][19]~regout ),
	.dataf(\rf[27][19]~regout ),
	.combout(\rs1~198_combout ));
// synopsys translate_off
// defparam \rs1~198 .extended_lut = "off";
// defparam \rs1~198 .lut_mask = 64'h012389AB4567CDEF;
// defparam \rs1~198 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y15_N25
stratixii_lcell_ff \rf[6][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][20]~regout ));

// Location: LCFF_X25_Y15_N11
stratixii_lcell_ff \rf[22][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][20]~regout ));

// Location: LCFF_X25_Y15_N17
stratixii_lcell_ff \rf[14][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][20]~regout ));

// Location: LCFF_X26_Y15_N27
stratixii_lcell_ff \rf[30][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][20]~regout ));

// Location: LCCOMB_X25_Y15_N24
stratixii_lcell_comb_1000_0207A2A75257F2F7_81_4 \rs1~213 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[22][20]~regout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[30][20]~regout ),
	.datae(\rf[6][20]~regout ),
	.dataf(\rf[14][20]~regout ),
	.combout(\rs1~213_combout ));
// synopsys translate_off
// defparam \rs1~213 .extended_lut = "off";
// defparam \rs1~213 .lut_mask = 64'h0207A2A75257F2F7;
// defparam \rs1~213 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y17_N27
stratixii_lcell_ff \rf[29][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][21]~regout ));

// Location: LCCOMB_X22_Y17_N30
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs1~218 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[27][21]~regout ),
	.datad(\rf[29][21]~regout ),
	.datae(\rf[25][21]~regout ),
	.dataf(\rf[31][21]~regout ),
	.combout(\rs1~218_combout ));
// synopsys translate_off
// defparam \rs1~218 .extended_lut = "off";
// defparam \rs1~218 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs1~218 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y18_N17
stratixii_lcell_ff \rf[19][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][22]~regout ));

// Location: LCFF_X15_Y18_N7
stratixii_lcell_ff \rf[16][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][22]~regout ));

// Location: LCFF_X23_Y13_N13
stratixii_lcell_ff \rf[30][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][23]~regout ));

// Location: LCCOMB_X25_Y19_N16
stratixii_lcell_comb_1000_0207A2A75257F2F7_81_4 \rs1~253 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[22][24]~regout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[30][24]~regout ),
	.datae(\rf[6][24]~regout ),
	.dataf(\rf[14][24]~regout ),
	.combout(\rs1~253_combout ));
// synopsys translate_off
// defparam \rs1~253 .extended_lut = "off";
// defparam \rs1~253 .lut_mask = 64'h0207A2A75257F2F7;
// defparam \rs1~253 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X29_Y18_N13
stratixii_lcell_ff \rf[2][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][25]~regout ));

// Location: LCCOMB_X29_Y18_N12
stratixii_lcell_comb_1000_110ABB0A115FBB5F_81_4 \rs1~262 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[18][25]~regout ),
	.datac(\rf[10][25]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[2][25]~regout ),
	.dataf(\rf[26][25]~regout ),
	.combout(\rs1~262_combout ));
// synopsys translate_off
// defparam \rs1~262 .extended_lut = "off";
// defparam \rs1~262 .lut_mask = 64'h110ABB0A115FBB5F;
// defparam \rs1~262 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y21_N21
stratixii_lcell_ff \rf[14][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][25]~regout ));

// Location: LCFF_X27_Y18_N19
stratixii_lcell_ff \rf[6][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][26]~regout ));

// Location: LCFF_X26_Y14_N17
stratixii_lcell_ff \rf[22][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][26]~regout ));

// Location: LCFF_X26_Y14_N23
stratixii_lcell_ff \rf[14][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][26]~regout ));

// Location: LCFF_X26_Y14_N19
stratixii_lcell_ff \rf[30][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][26]~regout ));

// Location: LCCOMB_X27_Y18_N18
stratixii_lcell_comb_1000_1105BB0511AFBBAF_81_4 \rs1~273 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[14][26]~regout ),
	.datac(\rf[30][26]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[6][26]~regout ),
	.dataf(\rf[22][26]~regout ),
	.combout(\rs1~273_combout ));
// synopsys translate_off
// defparam \rs1~273 .extended_lut = "off";
// defparam \rs1~273 .lut_mask = 64'h1105BB0511AFBBAF;
// defparam \rs1~273 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y18_N31
stratixii_lcell_ff \rf[19][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][28]~regout ));

// Location: LCFF_X26_Y13_N11
stratixii_lcell_ff \rf[26][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][29]~regout ));

// Location: LCCOMB_X26_Y13_N30
stratixii_lcell_comb_1000_1105BB0511AFBBAF_81_4 \rs1~302 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[10][29]~regout ),
	.datac(\rf[26][29]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[2][29]~regout ),
	.dataf(\rf[18][29]~regout ),
	.combout(\rs1~302_combout ));
// synopsys translate_off
// defparam \rs1~302 .extended_lut = "off";
// defparam \rs1~302 .lut_mask = 64'h1105BB0511AFBBAF;
// defparam \rs1~302 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y18_N17
stratixii_lcell_ff \rf[20][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][30]~regout ));

// Location: LCCOMB_X26_Y21_N8
stratixii_lcell_comb_1000_0151A1F10B5BABFB_81_4 \rs1~313 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[30][30]~regout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[14][30]~regout ),
	.datae(\rf[6][30]~regout ),
	.dataf(\rf[22][30]~regout ),
	.combout(\rs1~313_combout ));
// synopsys translate_off
// defparam \rs1~313 .extended_lut = "off";
// defparam \rs1~313 .lut_mask = 64'h0151A1F10B5BABFB;
// defparam \rs1~313 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y18_N31
stratixii_lcell_ff \rf[5][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][31]~regout ));

// Location: LCFF_X25_Y16_N3
stratixii_lcell_ff \rf[15][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][31]~regout ));

// Location: LCCOMB_X18_Y17_N14
stratixii_lcell_comb_1000_1015B0B51A1FBABF_81_4 \rs2~15 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[5][1]~regout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[7][1]~regout ),
	.datae(\rf[1][1]~regout ),
	.dataf(\rf[3][1]~regout ),
	.combout(\rs2~15_combout ));
// synopsys translate_off
// defparam \rs2~15 .extended_lut = "off";
// defparam \rs2~15 .lut_mask = 64'h1015B0B51A1FBABF;
// defparam \rs2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
stratixii_lcell_comb_1000_0A220A775F225F77_81_4 \rs2~35 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[5][3]~regout ),
	.datac(\rf[1][3]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[7][3]~regout ),
	.dataf(\rf[3][3]~regout ),
	.combout(\rs2~35_combout ));
// synopsys translate_off
// defparam \rs2~35 .extended_lut = "off";
// defparam \rs2~35 .lut_mask = 64'h0A220A775F225F77;
// defparam \rs2~35 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
stratixii_lcell_comb_1000_01C10DCD31F13DFD_81_4 \rs2~95 (
	.dataa(\rf[7][9]~regout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[1][9]~regout ),
	.datae(\rf[3][9]~regout ),
	.dataf(\rf[5][9]~regout ),
	.combout(\rs2~95_combout ));
// synopsys translate_off
// defparam \rs2~95 .extended_lut = "off";
// defparam \rs2~95 .lut_mask = 64'h01C10DCD31F13DFD;
// defparam \rs2~95 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
stratixii_lcell_comb_1000_440344CF770377CF_81_4 \rs2~122 (
	.dataa(\rf[2][11]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[26][11]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[18][11]~regout ),
	.dataf(\rf[10][11]~regout ),
	.combout(\rs2~122_combout ));
// synopsys translate_off
// defparam \rs2~122 .extended_lut = "off";
// defparam \rs2~122 .lut_mask = 64'h440344CF770377CF;
// defparam \rs2~122 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
stratixii_lcell_comb_1000_014589CD2367ABEF_81_4 \rs2~128 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[31][12]~regout ),
	.datad(\rf[27][12]~regout ),
	.datae(\rf[25][12]~regout ),
	.dataf(\rf[29][12]~regout ),
	.combout(\rs2~128_combout ));
// synopsys translate_off
// defparam \rs2~128 .extended_lut = "off";
// defparam \rs2~128 .lut_mask = 64'h014589CD2367ABEF;
// defparam \rs2~128 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
stratixii_lcell_comb_1000_10151A1FB0B5BABF_81_4 \rs2~167 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[13][16]~regout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[15][16]~regout ),
	.datae(\rf[11][16]~regout ),
	.dataf(\rf[9][16]~regout ),
	.combout(\rs2~167_combout ));
// synopsys translate_off
// defparam \rs2~167 .extended_lut = "off";
// defparam \rs2~167 .lut_mask = 64'h10151A1FB0B5BABF;
// defparam \rs2~167 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
stratixii_lcell_comb_1000_010D313DC1CDF1FD_81_4 \rs2~173 (
	.dataa(\rf[30][16]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[14][16]~regout ),
	.datae(\rf[22][16]~regout ),
	.dataf(\rf[6][16]~regout ),
	.combout(\rs2~173_combout ));
// synopsys translate_off
// defparam \rs2~173 .extended_lut = "off";
// defparam \rs2~173 .lut_mask = 64'h010D313DC1CDF1FD;
// defparam \rs2~173 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
stratixii_lcell_comb_1000_01C131F10DCD3DFD_81_4 \rs2~188 (
	.dataa(\rf[31][18]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[25][18]~regout ),
	.datae(\rf[27][18]~regout ),
	.dataf(\rf[29][18]~regout ),
	.combout(\rs2~188_combout ));
// synopsys translate_off
// defparam \rs2~188 .extended_lut = "off";
// defparam \rs2~188 .lut_mask = 64'h01C131F10DCD3DFD;
// defparam \rs2~188 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
stratixii_lcell_comb_1000_00473347CC47FF47_81_4 \rs2~193 (
	.dataa(\rf[14][18]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[30][18]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[22][18]~regout ),
	.dataf(\rf[6][18]~regout ),
	.combout(\rs2~193_combout ));
// synopsys translate_off
// defparam \rs2~193 .extended_lut = "off";
// defparam \rs2~193 .lut_mask = 64'h00473347CC47FF47;
// defparam \rs2~193 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 \rs2~198 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[25][19]~regout ),
	.datad(\rf[31][19]~regout ),
	.datae(\rf[27][19]~regout ),
	.dataf(\rf[29][19]~regout ),
	.combout(\rs2~198_combout ));
// synopsys translate_off
// defparam \rs2~198 .extended_lut = "off";
// defparam \rs2~198 .lut_mask = 64'h08192A3B4C5D6E7F;
// defparam \rs2~198 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
stratixii_lcell_comb_1000_20702A7A25752F7F_81_4 \rs2~202 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[2][19]~regout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[10][19]~regout ),
	.datae(\rf[18][19]~regout ),
	.dataf(\rf[26][19]~regout ),
	.combout(\rs2~202_combout ));
// synopsys translate_off
// defparam \rs2~202 .extended_lut = "off";
// defparam \rs2~202 .lut_mask = 64'h20702A7A25752F7F;
// defparam \rs2~202 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
stratixii_lcell_comb_1000_084C2A6E195D3B7F_81_4 \rs2~205 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[1][20]~regout ),
	.datad(\rf[5][20]~regout ),
	.datae(\rf[3][20]~regout ),
	.dataf(\rf[7][20]~regout ),
	.combout(\rs2~205_combout ));
// synopsys translate_off
// defparam \rs2~205 .extended_lut = "off";
// defparam \rs2~205 .lut_mask = 64'h084C2A6E195D3B7F;
// defparam \rs2~205 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
stratixii_lcell_comb_1000_018923AB45CD67EF_81_4 \rs2~213 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[30][20]~regout ),
	.datad(\rf[6][20]~regout ),
	.datae(\rf[22][20]~regout ),
	.dataf(\rf[14][20]~regout ),
	.combout(\rs2~213_combout ));
// synopsys translate_off
// defparam \rs2~213 .extended_lut = "off";
// defparam \rs2~213 .lut_mask = 64'h018923AB45CD67EF;
// defparam \rs2~213 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
stratixii_lcell_comb_1000_110511AFBB05BBAF_81_4 \rs2~223 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[14][21]~regout ),
	.datac(\rf[30][21]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[22][21]~regout ),
	.dataf(\rf[6][21]~regout ),
	.combout(\rs2~223_combout ));
// synopsys translate_off
// defparam \rs2~223 .extended_lut = "off";
// defparam \rs2~223 .lut_mask = 64'h110511AFBB05BBAF;
// defparam \rs2~223 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
stratixii_lcell_comb_1000_051105BBAF11AFBB_81_4 \rs2~230 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[28][22]~regout ),
	.datac(\rf[12][22]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[20][22]~regout ),
	.dataf(\rf[4][22]~regout ),
	.combout(\rs2~230_combout ));
// synopsys translate_off
// defparam \rs2~230 .extended_lut = "off";
// defparam \rs2~230 .lut_mask = 64'h051105BBAF11AFBB;
// defparam \rs2~230 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
stratixii_lcell_comb_1000_20252A2F70757A7F_81_4 \rs2~231 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2~230_combout ),
	.datac(\rs2[0]~7_combout ),
	.datad(\rf[24][22]~regout ),
	.datae(\rf[8][22]~regout ),
	.dataf(\rf[16][22]~regout ),
	.combout(\rs2~231_combout ));
// synopsys translate_off
// defparam \rs2~231 .extended_lut = "off";
// defparam \rs2~231 .lut_mask = 64'h20252A2F70757A7F;
// defparam \rs2~231 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
stratixii_lcell_comb_1000_04C434F407C737F7_81_4 \rs2~252 (
	.dataa(\rf[10][24]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[2][24]~regout ),
	.datae(\rf[18][24]~regout ),
	.dataf(\rf[26][24]~regout ),
	.combout(\rs2~252_combout ));
// synopsys translate_off
// defparam \rs2~252 .extended_lut = "off";
// defparam \rs2~252 .lut_mask = 64'h04C434F407C737F7;
// defparam \rs2~252 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
stratixii_lcell_comb_1000_4403770344CF77CF_81_4 \rs2~263 (
	.dataa(\rf[6][25]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[30][25]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[22][25]~regout ),
	.dataf(\rf[14][25]~regout ),
	.combout(\rs2~263_combout ));
// synopsys translate_off
// defparam \rs2~263 .extended_lut = "off";
// defparam \rs2~263 .lut_mask = 64'h4403770344CF77CF;
// defparam \rs2~263 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
stratixii_lcell_comb_1000_04073437C4C7F4F7_81_4 \rs2~273 (
	.dataa(\rf[14][26]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[30][26]~regout ),
	.datae(\rf[22][26]~regout ),
	.dataf(\rf[6][26]~regout ),
	.combout(\rs2~273_combout ));
// synopsys translate_off
// defparam \rs2~273 .extended_lut = "off";
// defparam \rs2~273 .lut_mask = 64'h04073437C4C7F4F7;
// defparam \rs2~273 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
stratixii_lcell_comb_1000_048C26AE159D37BF_81_4 \rs2~290 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[12][28]~regout ),
	.datad(\rf[4][28]~regout ),
	.datae(\rf[20][28]~regout ),
	.dataf(\rf[28][28]~regout ),
	.combout(\rs2~290_combout ));
// synopsys translate_off
// defparam \rs2~290 .extended_lut = "off";
// defparam \rs2~290 .lut_mask = 64'h048C26AE159D37BF;
// defparam \rs2~290 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
stratixii_lcell_comb_1000_0145236789CDABEF_81_4 \rs2~291 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[24][28]~regout ),
	.datad(\rf[16][28]~regout ),
	.datae(\rf[8][28]~regout ),
	.dataf(\rs2~290_combout ),
	.combout(\rs2~291_combout ));
// synopsys translate_off
// defparam \rs2~291 .extended_lut = "off";
// defparam \rs2~291 .lut_mask = 64'h0145236789CDABEF;
// defparam \rs2~291 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
stratixii_lcell_comb_1000_10B01ABA15B51FBF_81_4 \rs2~315 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[3][31]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[1][31]~regout ),
	.datae(\rf[5][31]~regout ),
	.dataf(\rf[7][31]~regout ),
	.combout(\rs2~315_combout ));
// synopsys translate_off
// defparam \rs2~315 .extended_lut = "off";
// defparam \rs2~315 .lut_mask = 64'h10B01ABA15B51FBF;
// defparam \rs2~315 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X13_Y20_N3
stratixii_lcell_ff \rf[8][3]~DUPLICATE (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][3]~DUPLICATE_regout ));

// Location: LCFF_X15_Y15_N5
stratixii_lcell_ff \rf[16][8]~DUPLICATE (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][8]~DUPLICATE_regout ));

// Location: LCFF_X22_Y15_N7
stratixii_lcell_ff \rf[1][27]~DUPLICATE (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][27]~DUPLICATE_regout ));

// Location: LCFF_X27_Y14_N21
stratixii_lcell_ff \rf[10][28]~DUPLICATE (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][28]~DUPLICATE_regout ));

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \clock~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\clock~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
// defparam \clock~I .ddio_mode = "none";
// defparam \clock~I .ddioinclk_input = "negated_inclk";
// defparam \clock~I .dqs_delay_buffer_mode = "none";
// defparam \clock~I .dqs_out_mode = "none";
// defparam \clock~I .inclk_input = "normal";
// defparam \clock~I .input_async_reset = "none";
// defparam \clock~I .input_power_up = "low";
// defparam \clock~I .input_register_mode = "none";
// defparam \clock~I .input_sync_reset = "none";
// defparam \clock~I .oe_async_reset = "none";
// defparam \clock~I .oe_power_up = "low";
// defparam \clock~I .oe_register_mode = "none";
// defparam \clock~I .oe_sync_reset = "none";
// defparam \clock~I .operation_mode = "input";
// defparam \clock~I .output_async_reset = "none";
// defparam \clock~I .output_power_up = "low";
// defparam \clock~I .output_register_mode = "none";
// defparam \clock~I .output_sync_reset = "none";
// defparam \clock~I .sim_dqs_delay_increment = 0;
// defparam \clock~I .sim_dqs_intrinsic_delay = 0;
// defparam \clock~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
stratixii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.modesel(4'b0000),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
// defparam \clock~clkctrl .clock_type = "global clock";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs1_addr[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs1_addr[1]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1_addr[1]));
// synopsys translate_off
// defparam \rs1_addr[1]~I .ddio_mode = "none";
// defparam \rs1_addr[1]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1_addr[1]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1_addr[1]~I .dqs_out_mode = "none";
// defparam \rs1_addr[1]~I .inclk_input = "normal";
// defparam \rs1_addr[1]~I .input_async_reset = "none";
// defparam \rs1_addr[1]~I .input_power_up = "low";
// defparam \rs1_addr[1]~I .input_register_mode = "none";
// defparam \rs1_addr[1]~I .input_sync_reset = "none";
// defparam \rs1_addr[1]~I .oe_async_reset = "none";
// defparam \rs1_addr[1]~I .oe_power_up = "low";
// defparam \rs1_addr[1]~I .oe_register_mode = "none";
// defparam \rs1_addr[1]~I .oe_sync_reset = "none";
// defparam \rs1_addr[1]~I .operation_mode = "input";
// defparam \rs1_addr[1]~I .output_async_reset = "none";
// defparam \rs1_addr[1]~I .output_power_up = "low";
// defparam \rs1_addr[1]~I .output_register_mode = "none";
// defparam \rs1_addr[1]~I .output_sync_reset = "none";
// defparam \rs1_addr[1]~I .sim_dqs_delay_increment = 0;
// defparam \rs1_addr[1]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1_addr[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs1_addr[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs1_addr[0]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1_addr[0]));
// synopsys translate_off
// defparam \rs1_addr[0]~I .ddio_mode = "none";
// defparam \rs1_addr[0]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1_addr[0]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1_addr[0]~I .dqs_out_mode = "none";
// defparam \rs1_addr[0]~I .inclk_input = "normal";
// defparam \rs1_addr[0]~I .input_async_reset = "none";
// defparam \rs1_addr[0]~I .input_power_up = "low";
// defparam \rs1_addr[0]~I .input_register_mode = "none";
// defparam \rs1_addr[0]~I .input_sync_reset = "none";
// defparam \rs1_addr[0]~I .oe_async_reset = "none";
// defparam \rs1_addr[0]~I .oe_power_up = "low";
// defparam \rs1_addr[0]~I .oe_register_mode = "none";
// defparam \rs1_addr[0]~I .oe_sync_reset = "none";
// defparam \rs1_addr[0]~I .operation_mode = "input";
// defparam \rs1_addr[0]~I .output_async_reset = "none";
// defparam \rs1_addr[0]~I .output_power_up = "low";
// defparam \rs1_addr[0]~I .output_register_mode = "none";
// defparam \rs1_addr[0]~I .output_sync_reset = "none";
// defparam \rs1_addr[0]~I .sim_dqs_delay_increment = 0;
// defparam \rs1_addr[0]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1_addr[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
stratixii_lcell_comb_1000_0F0F0F0F00000000_29_1 \rs1[0]~12 (
	.datac(\rs1_addr[1]~combout ),
	.dataf(\rs1_addr[0]~combout ),
	.combout(\rs1[0]~12_combout ));
// synopsys translate_off
// defparam \rs1[0]~12 .extended_lut = "off";
// defparam \rs1[0]~12 .lut_mask = 64'h0F0F0F0F00000000;
// defparam \rs1[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs1_addr[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs1_addr[3]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1_addr[3]));
// synopsys translate_off
// defparam \rs1_addr[3]~I .ddio_mode = "none";
// defparam \rs1_addr[3]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1_addr[3]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1_addr[3]~I .dqs_out_mode = "none";
// defparam \rs1_addr[3]~I .inclk_input = "normal";
// defparam \rs1_addr[3]~I .input_async_reset = "none";
// defparam \rs1_addr[3]~I .input_power_up = "low";
// defparam \rs1_addr[3]~I .input_register_mode = "none";
// defparam \rs1_addr[3]~I .input_sync_reset = "none";
// defparam \rs1_addr[3]~I .oe_async_reset = "none";
// defparam \rs1_addr[3]~I .oe_power_up = "low";
// defparam \rs1_addr[3]~I .oe_register_mode = "none";
// defparam \rs1_addr[3]~I .oe_sync_reset = "none";
// defparam \rs1_addr[3]~I .operation_mode = "input";
// defparam \rs1_addr[3]~I .output_async_reset = "none";
// defparam \rs1_addr[3]~I .output_power_up = "low";
// defparam \rs1_addr[3]~I .output_register_mode = "none";
// defparam \rs1_addr[3]~I .output_sync_reset = "none";
// defparam \rs1_addr[3]~I .sim_dqs_delay_increment = 0;
// defparam \rs1_addr[3]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1_addr[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[0]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[0]));
// synopsys translate_off
// defparam \rd_in[0]~I .ddio_mode = "none";
// defparam \rd_in[0]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[0]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[0]~I .dqs_out_mode = "none";
// defparam \rd_in[0]~I .inclk_input = "normal";
// defparam \rd_in[0]~I .input_async_reset = "none";
// defparam \rd_in[0]~I .input_power_up = "low";
// defparam \rd_in[0]~I .input_register_mode = "none";
// defparam \rd_in[0]~I .input_sync_reset = "none";
// defparam \rd_in[0]~I .oe_async_reset = "none";
// defparam \rd_in[0]~I .oe_power_up = "low";
// defparam \rd_in[0]~I .oe_register_mode = "none";
// defparam \rd_in[0]~I .oe_sync_reset = "none";
// defparam \rd_in[0]~I .operation_mode = "input";
// defparam \rd_in[0]~I .output_async_reset = "none";
// defparam \rd_in[0]~I .output_power_up = "low";
// defparam \rd_in[0]~I .output_register_mode = "none";
// defparam \rd_in[0]~I .output_sync_reset = "none";
// defparam \rd_in[0]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[0]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_addr[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_addr[2]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_addr[2]));
// synopsys translate_off
// defparam \rd_addr[2]~I .ddio_mode = "none";
// defparam \rd_addr[2]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_addr[2]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_addr[2]~I .dqs_out_mode = "none";
// defparam \rd_addr[2]~I .inclk_input = "normal";
// defparam \rd_addr[2]~I .input_async_reset = "none";
// defparam \rd_addr[2]~I .input_power_up = "low";
// defparam \rd_addr[2]~I .input_register_mode = "none";
// defparam \rd_addr[2]~I .input_sync_reset = "none";
// defparam \rd_addr[2]~I .oe_async_reset = "none";
// defparam \rd_addr[2]~I .oe_power_up = "low";
// defparam \rd_addr[2]~I .oe_register_mode = "none";
// defparam \rd_addr[2]~I .oe_sync_reset = "none";
// defparam \rd_addr[2]~I .operation_mode = "input";
// defparam \rd_addr[2]~I .output_async_reset = "none";
// defparam \rd_addr[2]~I .output_power_up = "low";
// defparam \rd_addr[2]~I .output_register_mode = "none";
// defparam \rd_addr[2]~I .output_sync_reset = "none";
// defparam \rd_addr[2]~I .sim_dqs_delay_increment = 0;
// defparam \rd_addr[2]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_addr[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_addr[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_addr[3]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_addr[3]));
// synopsys translate_off
// defparam \rd_addr[3]~I .ddio_mode = "none";
// defparam \rd_addr[3]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_addr[3]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_addr[3]~I .dqs_out_mode = "none";
// defparam \rd_addr[3]~I .inclk_input = "normal";
// defparam \rd_addr[3]~I .input_async_reset = "none";
// defparam \rd_addr[3]~I .input_power_up = "low";
// defparam \rd_addr[3]~I .input_register_mode = "none";
// defparam \rd_addr[3]~I .input_sync_reset = "none";
// defparam \rd_addr[3]~I .oe_async_reset = "none";
// defparam \rd_addr[3]~I .oe_power_up = "low";
// defparam \rd_addr[3]~I .oe_register_mode = "none";
// defparam \rd_addr[3]~I .oe_sync_reset = "none";
// defparam \rd_addr[3]~I .operation_mode = "input";
// defparam \rd_addr[3]~I .output_async_reset = "none";
// defparam \rd_addr[3]~I .output_power_up = "low";
// defparam \rd_addr[3]~I .output_register_mode = "none";
// defparam \rd_addr[3]~I .output_sync_reset = "none";
// defparam \rd_addr[3]~I .sim_dqs_delay_increment = 0;
// defparam \rd_addr[3]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_addr[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_addr[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_addr[1]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_addr[1]));
// synopsys translate_off
// defparam \rd_addr[1]~I .ddio_mode = "none";
// defparam \rd_addr[1]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_addr[1]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_addr[1]~I .dqs_out_mode = "none";
// defparam \rd_addr[1]~I .inclk_input = "normal";
// defparam \rd_addr[1]~I .input_async_reset = "none";
// defparam \rd_addr[1]~I .input_power_up = "low";
// defparam \rd_addr[1]~I .input_register_mode = "none";
// defparam \rd_addr[1]~I .input_sync_reset = "none";
// defparam \rd_addr[1]~I .oe_async_reset = "none";
// defparam \rd_addr[1]~I .oe_power_up = "low";
// defparam \rd_addr[1]~I .oe_register_mode = "none";
// defparam \rd_addr[1]~I .oe_sync_reset = "none";
// defparam \rd_addr[1]~I .operation_mode = "input";
// defparam \rd_addr[1]~I .output_async_reset = "none";
// defparam \rd_addr[1]~I .output_power_up = "low";
// defparam \rd_addr[1]~I .output_register_mode = "none";
// defparam \rd_addr[1]~I .output_sync_reset = "none";
// defparam \rd_addr[1]~I .sim_dqs_delay_increment = 0;
// defparam \rd_addr[1]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_addr[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_addr[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_addr[4]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_addr[4]));
// synopsys translate_off
// defparam \rd_addr[4]~I .ddio_mode = "none";
// defparam \rd_addr[4]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_addr[4]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_addr[4]~I .dqs_out_mode = "none";
// defparam \rd_addr[4]~I .inclk_input = "normal";
// defparam \rd_addr[4]~I .input_async_reset = "none";
// defparam \rd_addr[4]~I .input_power_up = "low";
// defparam \rd_addr[4]~I .input_register_mode = "none";
// defparam \rd_addr[4]~I .input_sync_reset = "none";
// defparam \rd_addr[4]~I .oe_async_reset = "none";
// defparam \rd_addr[4]~I .oe_power_up = "low";
// defparam \rd_addr[4]~I .oe_register_mode = "none";
// defparam \rd_addr[4]~I .oe_sync_reset = "none";
// defparam \rd_addr[4]~I .operation_mode = "input";
// defparam \rd_addr[4]~I .output_async_reset = "none";
// defparam \rd_addr[4]~I .output_power_up = "low";
// defparam \rd_addr[4]~I .output_register_mode = "none";
// defparam \rd_addr[4]~I .output_sync_reset = "none";
// defparam \rd_addr[4]~I .sim_dqs_delay_increment = 0;
// defparam \rd_addr[4]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_addr[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \cu_rdwrite~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\cu_rdwrite~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(cu_rdwrite));
// synopsys translate_off
// defparam \cu_rdwrite~I .ddio_mode = "none";
// defparam \cu_rdwrite~I .ddioinclk_input = "negated_inclk";
// defparam \cu_rdwrite~I .dqs_delay_buffer_mode = "none";
// defparam \cu_rdwrite~I .dqs_out_mode = "none";
// defparam \cu_rdwrite~I .inclk_input = "normal";
// defparam \cu_rdwrite~I .input_async_reset = "none";
// defparam \cu_rdwrite~I .input_power_up = "low";
// defparam \cu_rdwrite~I .input_register_mode = "none";
// defparam \cu_rdwrite~I .input_sync_reset = "none";
// defparam \cu_rdwrite~I .oe_async_reset = "none";
// defparam \cu_rdwrite~I .oe_power_up = "low";
// defparam \cu_rdwrite~I .oe_register_mode = "none";
// defparam \cu_rdwrite~I .oe_sync_reset = "none";
// defparam \cu_rdwrite~I .operation_mode = "input";
// defparam \cu_rdwrite~I .output_async_reset = "none";
// defparam \cu_rdwrite~I .output_power_up = "low";
// defparam \cu_rdwrite~I .output_register_mode = "none";
// defparam \cu_rdwrite~I .output_sync_reset = "none";
// defparam \cu_rdwrite~I .sim_dqs_delay_increment = 0;
// defparam \cu_rdwrite~I .sim_dqs_intrinsic_delay = 0;
// defparam \cu_rdwrite~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
stratixii_lcell_comb_1000_0000000000000020_81_2 \Decoder0~28 (
	.dataa(\rd_addr[0]~combout ),
	.datab(\rd_addr[2]~combout ),
	.datac(\rd_addr[3]~combout ),
	.datad(\rd_addr[1]~combout ),
	.datae(\rd_addr[4]~combout ),
	.dataf(\cu_rdwrite~combout ),
	.combout(\Decoder0~28_combout ));
// synopsys translate_off
// defparam \Decoder0~28 .extended_lut = "off";
// defparam \Decoder0~28 .lut_mask = 64'h0000000000000020;
// defparam \Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y21_N7
stratixii_lcell_ff \rf[22][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][0]~regout ));

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_addr[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_addr[0]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_addr[0]));
// synopsys translate_off
// defparam \rd_addr[0]~I .ddio_mode = "none";
// defparam \rd_addr[0]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_addr[0]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_addr[0]~I .dqs_out_mode = "none";
// defparam \rd_addr[0]~I .inclk_input = "normal";
// defparam \rd_addr[0]~I .input_async_reset = "none";
// defparam \rd_addr[0]~I .input_power_up = "low";
// defparam \rd_addr[0]~I .input_register_mode = "none";
// defparam \rd_addr[0]~I .input_sync_reset = "none";
// defparam \rd_addr[0]~I .oe_async_reset = "none";
// defparam \rd_addr[0]~I .oe_power_up = "low";
// defparam \rd_addr[0]~I .oe_register_mode = "none";
// defparam \rd_addr[0]~I .oe_sync_reset = "none";
// defparam \rd_addr[0]~I .operation_mode = "input";
// defparam \rd_addr[0]~I .output_async_reset = "none";
// defparam \rd_addr[0]~I .output_power_up = "low";
// defparam \rd_addr[0]~I .output_register_mode = "none";
// defparam \rd_addr[0]~I .output_sync_reset = "none";
// defparam \rd_addr[0]~I .sim_dqs_delay_increment = 0;
// defparam \rd_addr[0]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_addr[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
stratixii_lcell_comb_1000_0000000000010000_81_1 \Decoder0~30 (
	.dataa(\rd_addr[2]~combout ),
	.datab(\rd_addr[3]~combout ),
	.datac(\rd_addr[4]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[0]~combout ),
	.dataf(\rd_addr[1]~combout ),
	.combout(\Decoder0~30_combout ));
// synopsys translate_off
// defparam \Decoder0~30 .extended_lut = "off";
// defparam \Decoder0~30 .lut_mask = 64'h0000000000010000;
// defparam \Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y21_N11
stratixii_lcell_ff \rf[30][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][0]~regout ));

// Location: LCCOMB_X26_Y13_N14
stratixii_lcell_comb_1000_0000002000000000_81_3 \Decoder0~27 (
	.dataa(\rd_addr[0]~combout ),
	.datab(\rd_addr[2]~combout ),
	.datac(\rd_addr[3]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[1]~combout ),
	.dataf(\rd_addr[4]~combout ),
	.combout(\Decoder0~27_combout ));
// synopsys translate_off
// defparam \Decoder0~27 .extended_lut = "off";
// defparam \Decoder0~27 .lut_mask = 64'h0000002000000000;
// defparam \Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y21_N1
stratixii_lcell_ff \rf[6][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][0]~regout ));

// Location: LCCOMB_X25_Y21_N26
stratixii_lcell_comb_1000_0000000000040000_81_2 \Decoder0~29 (
	.dataa(\rd_addr[1]~combout ),
	.datab(\rd_addr[0]~combout ),
	.datac(\rd_addr[3]~combout ),
	.datad(\rd_addr[2]~combout ),
	.datae(\rd_addr[4]~combout ),
	.dataf(\cu_rdwrite~combout ),
	.combout(\Decoder0~29_combout ));
// synopsys translate_off
// defparam \Decoder0~29 .extended_lut = "off";
// defparam \Decoder0~29 .lut_mask = 64'h0000000000040000;
// defparam \Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y19_N19
stratixii_lcell_ff \rf[14][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][0]~regout ));

// Location: LCCOMB_X23_Y21_N0
stratixii_lcell_comb_1000_04158C9D2637AEBF_81_4 \rs1~10 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rf[22][0]~regout ),
	.datad(\rf[30][0]~regout ),
	.datae(\rf[6][0]~regout ),
	.dataf(\rf[14][0]~regout ),
	.combout(\rs1~10_combout ));
// synopsys translate_off
// defparam \rs1~10 .extended_lut = "off";
// defparam \rs1~10 .lut_mask = 64'h04158C9D2637AEBF;
// defparam \rs1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
stratixii_lcell_comb_1000_0000000001000000_81_2 \Decoder0~26 (
	.dataa(\rd_addr[1]~combout ),
	.datab(\rd_addr[3]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[2]~combout ),
	.datae(\rd_addr[0]~combout ),
	.dataf(\rd_addr[4]~combout ),
	.combout(\Decoder0~26_combout ));
// synopsys translate_off
// defparam \Decoder0~26 .extended_lut = "off";
// defparam \Decoder0~26 .lut_mask = 64'h0000000001000000;
// defparam \Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y21_N9
stratixii_lcell_ff \rf[26][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][0]~regout ));

// Location: LCCOMB_X26_Y21_N12
stratixii_lcell_comb_1000_0000000000400000_81_3 \Decoder0~24 (
	.dataa(\rd_addr[1]~combout ),
	.datab(\rd_addr[2]~combout ),
	.datac(\rd_addr[0]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[3]~combout ),
	.dataf(\rd_addr[4]~combout ),
	.combout(\Decoder0~24_combout ));
// synopsys translate_off
// defparam \Decoder0~24 .extended_lut = "off";
// defparam \Decoder0~24 .lut_mask = 64'h0000000000400000;
// defparam \Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y21_N23
stratixii_lcell_ff \rf[18][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][0]~regout ));

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs1_addr[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs1_addr[4]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1_addr[4]));
// synopsys translate_off
// defparam \rs1_addr[4]~I .ddio_mode = "none";
// defparam \rs1_addr[4]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1_addr[4]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1_addr[4]~I .dqs_out_mode = "none";
// defparam \rs1_addr[4]~I .inclk_input = "normal";
// defparam \rs1_addr[4]~I .input_async_reset = "none";
// defparam \rs1_addr[4]~I .input_power_up = "low";
// defparam \rs1_addr[4]~I .input_register_mode = "none";
// defparam \rs1_addr[4]~I .input_sync_reset = "none";
// defparam \rs1_addr[4]~I .oe_async_reset = "none";
// defparam \rs1_addr[4]~I .oe_power_up = "low";
// defparam \rs1_addr[4]~I .oe_register_mode = "none";
// defparam \rs1_addr[4]~I .oe_sync_reset = "none";
// defparam \rs1_addr[4]~I .operation_mode = "input";
// defparam \rs1_addr[4]~I .output_async_reset = "none";
// defparam \rs1_addr[4]~I .output_power_up = "low";
// defparam \rs1_addr[4]~I .output_register_mode = "none";
// defparam \rs1_addr[4]~I .output_sync_reset = "none";
// defparam \rs1_addr[4]~I .sim_dqs_delay_increment = 0;
// defparam \rs1_addr[4]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1_addr[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
stratixii_lcell_comb_1000_0000080000000000_81_4 \Decoder0~23 (
	.dataa(\rd_addr[0]~combout ),
	.datab(\rd_addr[4]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[3]~combout ),
	.datae(\rd_addr[1]~combout ),
	.dataf(\rd_addr[2]~combout ),
	.combout(\Decoder0~23_combout ));
// synopsys translate_off
// defparam \Decoder0~23 .extended_lut = "off";
// defparam \Decoder0~23 .lut_mask = 64'h0000080000000000;
// defparam \Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y21_N3
stratixii_lcell_ff \rf[2][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][0]~regout ));

// Location: LCCOMB_X26_Y21_N14
stratixii_lcell_comb_1000_0000000004000000_81_3 \Decoder0~25 (
	.dataa(\rd_addr[1]~combout ),
	.datab(\rd_addr[2]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[0]~combout ),
	.datae(\rd_addr[4]~combout ),
	.dataf(\rd_addr[3]~combout ),
	.combout(\Decoder0~25_combout ));
// synopsys translate_off
// defparam \Decoder0~25 .extended_lut = "off";
// defparam \Decoder0~25 .lut_mask = 64'h0000000004000000;
// defparam \Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y13_N1
stratixii_lcell_ff \rf[10][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][0]~regout ));

// Location: LCCOMB_X17_Y21_N2
stratixii_lcell_comb_1000_001BAA1B551BFF1B_81_4 \rs1~9 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[26][0]~regout ),
	.datac(\rf[18][0]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[2][0]~regout ),
	.dataf(\rf[10][0]~regout ),
	.combout(\rs1~9_combout ));
// synopsys translate_off
// defparam \rs1~9 .extended_lut = "off";
// defparam \rs1~9 .lut_mask = 64'h001BAA1B551BFF1B;
// defparam \rs1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
stratixii_lcell_comb_1000_0000000800000000_81_3 \Decoder0~2 (
	.dataa(\rd_addr[4]~combout ),
	.datab(\rd_addr[1]~combout ),
	.datac(\rd_addr[0]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[2]~combout ),
	.dataf(\rd_addr[3]~combout ),
	.combout(\Decoder0~2_combout ));
// synopsys translate_off
// defparam \Decoder0~2 .extended_lut = "off";
// defparam \Decoder0~2 .lut_mask = 64'h0000000800000000;
// defparam \Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y17_N7
stratixii_lcell_ff \rf[5][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][0]~regout ));

// Location: LCCOMB_X17_Y18_N24
stratixii_lcell_comb_1000_0000000400000000_81_2 \Decoder0~3 (
	.dataa(\rd_addr[1]~combout ),
	.datab(\rd_addr[3]~combout ),
	.datac(\rd_addr[0]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[2]~combout ),
	.dataf(\rd_addr[4]~combout ),
	.combout(\Decoder0~3_combout ));
// synopsys translate_off
// defparam \Decoder0~3 .extended_lut = "off";
// defparam \Decoder0~3 .lut_mask = 64'h0000000400000000;
// defparam \Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y17_N17
stratixii_lcell_ff \rf[7][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][0]~regout ));

// Location: LCCOMB_X25_Y20_N12
stratixii_lcell_comb_1000_0000000000080000_81_3 \Decoder0~1 (
	.dataa(\rd_addr[2]~combout ),
	.datab(\rd_addr[3]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[0]~combout ),
	.datae(\rd_addr[4]~combout ),
	.dataf(\rd_addr[1]~combout ),
	.combout(\Decoder0~1_combout ));
// synopsys translate_off
// defparam \Decoder0~1 .extended_lut = "off";
// defparam \Decoder0~1 .lut_mask = 64'h0000000000080000;
// defparam \Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y17_N3
stratixii_lcell_ff \rf[3][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][0]~regout ));

// Location: LCCOMB_X17_Y18_N18
stratixii_lcell_comb_1000_0000000040000000_81_4 \Decoder0~0 (
	.dataa(\rd_addr[0]~combout ),
	.datab(\rd_addr[1]~combout ),
	.datac(\rd_addr[4]~combout ),
	.datad(\rd_addr[2]~combout ),
	.datae(\rd_addr[3]~combout ),
	.dataf(\cu_rdwrite~combout ),
	.combout(\Decoder0~0_combout ));
// synopsys translate_off
// defparam \Decoder0~0 .extended_lut = "off";
// defparam \Decoder0~0 .lut_mask = 64'h0000000040000000;
// defparam \Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y19_N1
stratixii_lcell_ff \rf[1][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][0]~regout ));

// Location: LCCOMB_X18_Y19_N4
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs1~0 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[5][0]~regout ),
	.datad(\rf[7][0]~regout ),
	.datae(\rf[3][0]~regout ),
	.dataf(\rf[1][0]~regout ),
	.combout(\rs1~0_combout ));
// synopsys translate_off
// defparam \rs1~0 .extended_lut = "off";
// defparam \rs1~0 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
stratixii_lcell_comb_1000_0000000000010000_81_1 \Decoder0~14 (
	.dataa(\rd_addr[2]~combout ),
	.datab(\rd_addr[3]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[4]~combout ),
	.datae(\rd_addr[1]~combout ),
	.dataf(\rd_addr[0]~combout ),
	.combout(\Decoder0~14_combout ));
// synopsys translate_off
// defparam \Decoder0~14 .extended_lut = "off";
// defparam \Decoder0~14 .lut_mask = 64'h0000000000010000;
// defparam \Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y20_N11
stratixii_lcell_ff \rf[29][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][0]~regout ));

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs1_addr[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs1_addr[2]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1_addr[2]));
// synopsys translate_off
// defparam \rs1_addr[2]~I .ddio_mode = "none";
// defparam \rs1_addr[2]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1_addr[2]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1_addr[2]~I .dqs_out_mode = "none";
// defparam \rs1_addr[2]~I .inclk_input = "normal";
// defparam \rs1_addr[2]~I .input_async_reset = "none";
// defparam \rs1_addr[2]~I .input_power_up = "low";
// defparam \rs1_addr[2]~I .input_register_mode = "none";
// defparam \rs1_addr[2]~I .input_sync_reset = "none";
// defparam \rs1_addr[2]~I .oe_async_reset = "none";
// defparam \rs1_addr[2]~I .oe_power_up = "low";
// defparam \rs1_addr[2]~I .oe_register_mode = "none";
// defparam \rs1_addr[2]~I .oe_sync_reset = "none";
// defparam \rs1_addr[2]~I .operation_mode = "input";
// defparam \rs1_addr[2]~I .output_async_reset = "none";
// defparam \rs1_addr[2]~I .output_power_up = "low";
// defparam \rs1_addr[2]~I .output_register_mode = "none";
// defparam \rs1_addr[2]~I .output_sync_reset = "none";
// defparam \rs1_addr[2]~I .sim_dqs_delay_increment = 0;
// defparam \rs1_addr[2]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1_addr[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
stratixii_lcell_comb_1000_0000001000000000_81_2 \Decoder0~12 (
	.dataa(\rd_addr[3]~combout ),
	.datab(\rd_addr[4]~combout ),
	.datac(\rd_addr[1]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[0]~combout ),
	.dataf(\rd_addr[2]~combout ),
	.combout(\Decoder0~12_combout ));
// synopsys translate_off
// defparam \Decoder0~12 .extended_lut = "off";
// defparam \Decoder0~12 .lut_mask = 64'h0000001000000000;
// defparam \Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y20_N19
stratixii_lcell_ff \rf[25][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][0]~regout ));

// Location: LCCOMB_X25_Y21_N22
stratixii_lcell_comb_1000_0000000000000001_81_0 \Decoder0~15 (
	.dataa(\rd_addr[1]~combout ),
	.datab(\rd_addr[3]~combout ),
	.datac(\rd_addr[0]~combout ),
	.datad(\rd_addr[2]~combout ),
	.datae(\rd_addr[4]~combout ),
	.dataf(\cu_rdwrite~combout ),
	.combout(\Decoder0~15_combout ));
// synopsys translate_off
// defparam \Decoder0~15 .extended_lut = "off";
// defparam \Decoder0~15 .lut_mask = 64'h0000000000000001;
// defparam \Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y20_N1
stratixii_lcell_ff \rf[31][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][0]~regout ));

// Location: LCCOMB_X15_Y20_N18
stratixii_lcell_comb_1000_110CDD0C113FDD3F_81_4 \rs1~3 (
	.dataa(\rf[27][0]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[29][0]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[25][0]~regout ),
	.dataf(\rf[31][0]~regout ),
	.combout(\rs1~3_combout ));
// synopsys translate_off
// defparam \rs1~3 .extended_lut = "off";
// defparam \rs1~3 .lut_mask = 64'h110CDD0C113FDD3F;
// defparam \rs1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
stratixii_lcell_comb_1000_0000000000080000_81_3 \Decoder0~4 (
	.dataa(\rd_addr[2]~combout ),
	.datab(\rd_addr[3]~combout ),
	.datac(\rd_addr[0]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[1]~combout ),
	.dataf(\rd_addr[4]~combout ),
	.combout(\Decoder0~4_combout ));
// synopsys translate_off
// defparam \Decoder0~4 .extended_lut = "off";
// defparam \Decoder0~4 .lut_mask = 64'h0000000000080000;
// defparam \Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y21_N1
stratixii_lcell_ff \rf[17][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][0]~regout ));

// Location: LCCOMB_X26_Y21_N20
stratixii_lcell_comb_1000_0000000000010000_81_1 \Decoder0~7 (
	.dataa(\rd_addr[1]~combout ),
	.datab(\rd_addr[2]~combout ),
	.datac(\rd_addr[0]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[3]~combout ),
	.dataf(\rd_addr[4]~combout ),
	.combout(\Decoder0~7_combout ));
// synopsys translate_off
// defparam \Decoder0~7 .extended_lut = "off";
// defparam \Decoder0~7 .lut_mask = 64'h0000000000010000;
// defparam \Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y21_N25
stratixii_lcell_ff \rf[23][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][0]~regout ));

// Location: LCCOMB_X17_Y18_N26
stratixii_lcell_comb_1000_0000000400000000_81_2 \Decoder0~5 (
	.dataa(\rd_addr[1]~combout ),
	.datab(\rd_addr[3]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[0]~combout ),
	.datae(\rd_addr[4]~combout ),
	.dataf(\rd_addr[2]~combout ),
	.combout(\Decoder0~5_combout ));
// synopsys translate_off
// defparam \Decoder0~5 .extended_lut = "off";
// defparam \Decoder0~5 .lut_mask = 64'h0000000400000000;
// defparam \Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y21_N5
stratixii_lcell_ff \rf[19][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][0]~regout ));

// Location: LCCOMB_X26_Y21_N18
stratixii_lcell_comb_1000_0000000000020000_81_2 \Decoder0~6 (
	.dataa(\rd_addr[1]~combout ),
	.datab(\rd_addr[2]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[0]~combout ),
	.datae(\rd_addr[3]~combout ),
	.dataf(\rd_addr[4]~combout ),
	.combout(\Decoder0~6_combout ));
// synopsys translate_off
// defparam \Decoder0~6 .extended_lut = "off";
// defparam \Decoder0~6 .lut_mask = 64'h0000000000020000;
// defparam \Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y21_N19
stratixii_lcell_ff \rf[21][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][0]~regout ));

// Location: LCCOMB_X21_Y21_N4
stratixii_lcell_comb_1000_202570752A2F7A7F_81_4 \rs1~1 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[17][0]~regout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[23][0]~regout ),
	.datae(\rf[19][0]~regout ),
	.dataf(\rf[21][0]~regout ),
	.combout(\rs1~1_combout ));
// synopsys translate_off
// defparam \rs1~1 .extended_lut = "off";
// defparam \rs1~1 .lut_mask = 64'h202570752A2F7A7F;
// defparam \rs1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
stratixii_lcell_comb_1000_0000000000020000_81_2 \Decoder0~10 (
	.dataa(\rd_addr[1]~combout ),
	.datab(\rd_addr[2]~combout ),
	.datac(\rd_addr[0]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[4]~combout ),
	.dataf(\rd_addr[3]~combout ),
	.combout(\Decoder0~10_combout ));
// synopsys translate_off
// defparam \Decoder0~10 .extended_lut = "off";
// defparam \Decoder0~10 .lut_mask = 64'h0000000000020000;
// defparam \Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y16_N3
stratixii_lcell_ff \rf[13][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][0]~regout ));

// Location: LCCOMB_X17_Y18_N6
stratixii_lcell_comb_1000_0000000800000000_81_3 \Decoder0~8 (
	.dataa(\rd_addr[4]~combout ),
	.datab(\rd_addr[1]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[0]~combout ),
	.datae(\rd_addr[3]~combout ),
	.dataf(\rd_addr[2]~combout ),
	.combout(\Decoder0~8_combout ));
// synopsys translate_off
// defparam \Decoder0~8 .extended_lut = "off";
// defparam \Decoder0~8 .lut_mask = 64'h0000000800000000;
// defparam \Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y19_N7
stratixii_lcell_ff \rf[9][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][0]~regout ));

// Location: LCCOMB_X26_Y21_N22
stratixii_lcell_comb_1000_0000000000010000_81_1 \Decoder0~11 (
	.dataa(\rd_addr[1]~combout ),
	.datab(\rd_addr[2]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[0]~combout ),
	.datae(\rd_addr[4]~combout ),
	.dataf(\rd_addr[3]~combout ),
	.combout(\Decoder0~11_combout ));
// synopsys translate_off
// defparam \Decoder0~11 .extended_lut = "off";
// defparam \Decoder0~11 .lut_mask = 64'h0000000000010000;
// defparam \Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y16_N23
stratixii_lcell_ff \rf[15][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][0]~regout ));

// Location: LCCOMB_X26_Y13_N6
stratixii_lcell_comb_1000_0000000000100000_81_2 \Decoder0~9 (
	.dataa(\rd_addr[1]~combout ),
	.datab(\rd_addr[3]~combout ),
	.datac(\rd_addr[2]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[4]~combout ),
	.dataf(\rd_addr[0]~combout ),
	.combout(\Decoder0~9_combout ));
// synopsys translate_off
// defparam \Decoder0~9 .extended_lut = "off";
// defparam \Decoder0~9 .lut_mask = 64'h0000000000100000;
// defparam \Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y16_N1
stratixii_lcell_ff \rf[11][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][0]~regout ));

// Location: LCCOMB_X18_Y19_N2
stratixii_lcell_comb_1000_10B015B51ABA1FBF_81_4 \rs1~2 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[13][0]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[9][0]~regout ),
	.datae(\rf[15][0]~regout ),
	.dataf(\rf[11][0]~regout ),
	.combout(\rs1~2_combout ));
// synopsys translate_off
// defparam \rs1~2 .extended_lut = "off";
// defparam \rs1~2 .lut_mask = 64'h10B015B51ABA1FBF;
// defparam \rs1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 \rs1~4 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~0_combout ),
	.datad(\rs1~3_combout ),
	.datae(\rs1~1_combout ),
	.dataf(\rs1~2_combout ),
	.combout(\rs1~4_combout ));
// synopsys translate_off
// defparam \rs1~4 .extended_lut = "off";
// defparam \rs1~4 .lut_mask = 64'h08192A3B4C5D6E7F;
// defparam \rs1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
stratixii_lcell_comb_1000_AFAFAFAF00000000_40_2 \rs1[0]~6 (
	.dataa(\rs1_addr[3]~combout ),
	.datac(\rs1_addr[4]~combout ),
	.dataf(\rs1_addr[2]~combout ),
	.combout(\rs1[0]~6_combout ));
// synopsys translate_off
// defparam \rs1[0]~6 .extended_lut = "off";
// defparam \rs1[0]~6 .lut_mask = 64'hAFAFAFAF00000000;
// defparam \rs1[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][0]~feeder (
	.dataf(\rd_in[0]~combout ),
	.combout(\rf[28][0]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][0]~feeder .extended_lut = "off";
// defparam \rf[28][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
stratixii_lcell_comb_1000_0000010000000000_81_2 \Decoder0~19 (
	.dataa(\rd_addr[3]~combout ),
	.datab(\rd_addr[4]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[1]~combout ),
	.datae(\rd_addr[2]~combout ),
	.dataf(\rd_addr[0]~combout ),
	.combout(\Decoder0~19_combout ));
// synopsys translate_off
// defparam \Decoder0~19 .extended_lut = "off";
// defparam \Decoder0~19 .lut_mask = 64'h0000010000000000;
// defparam \Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N19
stratixii_lcell_ff \rf[28][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][0]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][0]~regout ));

// Location: LCCOMB_X26_Y13_N12
stratixii_lcell_comb_1000_0000020000000000_81_3 \Decoder0~17 (
	.dataa(\rd_addr[0]~combout ),
	.datab(\rd_addr[2]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[3]~combout ),
	.datae(\rd_addr[4]~combout ),
	.dataf(\rd_addr[1]~combout ),
	.combout(\Decoder0~17_combout ));
// synopsys translate_off
// defparam \Decoder0~17 .extended_lut = "off";
// defparam \Decoder0~17 .lut_mask = 64'h0000020000000000;
// defparam \Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y20_N21
stratixii_lcell_ff \rf[20][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][0]~regout ));

// Location: LCCOMB_X26_Y13_N26
stratixii_lcell_comb_1000_0000008000000000_81_4 \Decoder0~16 (
	.dataa(\rd_addr[0]~combout ),
	.datab(\rd_addr[4]~combout ),
	.datac(\rd_addr[3]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[2]~combout ),
	.dataf(\rd_addr[1]~combout ),
	.combout(\Decoder0~16_combout ));
// synopsys translate_off
// defparam \Decoder0~16 .extended_lut = "off";
// defparam \Decoder0~16 .lut_mask = 64'h0000008000000000;
// defparam \Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y20_N17
stratixii_lcell_ff \rf[4][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][0]~regout ));

// Location: LCCOMB_X25_Y21_N12
stratixii_lcell_comb_1000_0000002000000000_81_3 \Decoder0~18 (
	.dataa(\rd_addr[0]~combout ),
	.datab(\rd_addr[3]~combout ),
	.datac(\rd_addr[1]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[2]~combout ),
	.dataf(\rd_addr[4]~combout ),
	.combout(\Decoder0~18_combout ));
// synopsys translate_off
// defparam \Decoder0~18 .extended_lut = "off";
// defparam \Decoder0~18 .lut_mask = 64'h0000002000000000;
// defparam \Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y17_N9
stratixii_lcell_ff \rf[12][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][0]~regout ));

// Location: LCCOMB_X14_Y20_N24
stratixii_lcell_comb_1000_001BAA1B551BFF1B_81_4 \rs1~5 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[28][0]~regout ),
	.datac(\rf[20][0]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[4][0]~regout ),
	.dataf(\rf[12][0]~regout ),
	.combout(\rs1~5_combout ));
// synopsys translate_off
// defparam \rs1~5 .extended_lut = "off";
// defparam \rs1~5 .lut_mask = 64'h001BAA1B551BFF1B;
// defparam \rs1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
stratixii_lcell_comb_1000_0000008000000000_81_4 \Decoder0~21 (
	.dataa(\rd_addr[2]~combout ),
	.datab(\rd_addr[1]~combout ),
	.datac(\rd_addr[0]~combout ),
	.datad(\cu_rdwrite~combout ),
	.datae(\rd_addr[3]~combout ),
	.dataf(\rd_addr[4]~combout ),
	.combout(\Decoder0~21_combout ));
// synopsys translate_off
// defparam \Decoder0~21 .extended_lut = "off";
// defparam \Decoder0~21 .lut_mask = 64'h0000008000000000;
// defparam \Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X13_Y20_N17
stratixii_lcell_ff \rf[8][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][0]~regout ));

// Location: LCCOMB_X17_Y18_N30
stratixii_lcell_comb_1000_0000080000000000_81_4 \Decoder0~20 (
	.dataa(\rd_addr[2]~combout ),
	.datab(\rd_addr[1]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[0]~combout ),
	.datae(\rd_addr[4]~combout ),
	.dataf(\rd_addr[3]~combout ),
	.combout(\Decoder0~20_combout ));
// synopsys translate_off
// defparam \Decoder0~20 .extended_lut = "off";
// defparam \Decoder0~20 .lut_mask = 64'h0000080000000000;
// defparam \Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y20_N29
stratixii_lcell_ff \rf[16][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][0]~regout ));

// Location: LCCOMB_X13_Y17_N20
stratixii_lcell_comb_1000_3030303030303030_25_1 \rs1[0]~7 (
	.datab(\rs1_addr[3]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.combout(\rs1[0]~7_combout ));
// synopsys translate_off
// defparam \rs1[0]~7 .extended_lut = "off";
// defparam \rs1[0]~7 .lut_mask = 64'h3030303030303030;
// defparam \rs1[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
stratixii_lcell_comb_1000_0C0C3F3F11DD11DD_81_4 \rs1~8 (
	.dataa(\rf[24][0]~regout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rs1~5_combout ),
	.datad(\rf[8][0]~regout ),
	.datae(\rf[16][0]~regout ),
	.dataf(\rs1[0]~7_combout ),
	.combout(\rs1~8_combout ));
// synopsys translate_off
// defparam \rs1~8 .extended_lut = "off";
// defparam \rs1~8 .lut_mask = 64'h0C0C3F3F11DD11DD;
// defparam \rs1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
stratixii_lcell_comb_1000_012389AB4567CDEF_81_4 \rs1~13 (
	.dataa(\rs1[0]~11_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1~10_combout ),
	.datad(\rs1~9_combout ),
	.datae(\rs1~4_combout ),
	.dataf(\rs1~8_combout ),
	.combout(\rs1~13_combout ));
// synopsys translate_off
// defparam \rs1~13 .extended_lut = "off";
// defparam \rs1~13 .lut_mask = 64'h012389AB4567CDEF;
// defparam \rs1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
stratixii_lcell_comb_1000_8000800000000000_66_5 \rs1[0]~14 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rs1_addr[3]~combout ),
	.dataf(\rs1_addr[0]~combout ),
	.combout(\rs1[0]~14_combout ));
// synopsys translate_off
// defparam \rs1[0]~14 .extended_lut = "off";
// defparam \rs1[0]~14 .lut_mask = 64'h8000800000000000;
// defparam \rs1[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y19_N1
stratixii_lcell_ff \rs1[0]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~13_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[0]~reg0_regout ));

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[1]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[1]));
// synopsys translate_off
// defparam \rd_in[1]~I .ddio_mode = "none";
// defparam \rd_in[1]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[1]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[1]~I .dqs_out_mode = "none";
// defparam \rd_in[1]~I .inclk_input = "normal";
// defparam \rd_in[1]~I .input_async_reset = "none";
// defparam \rd_in[1]~I .input_power_up = "low";
// defparam \rd_in[1]~I .input_register_mode = "none";
// defparam \rd_in[1]~I .input_sync_reset = "none";
// defparam \rd_in[1]~I .oe_async_reset = "none";
// defparam \rd_in[1]~I .oe_power_up = "low";
// defparam \rd_in[1]~I .oe_register_mode = "none";
// defparam \rd_in[1]~I .oe_sync_reset = "none";
// defparam \rd_in[1]~I .operation_mode = "input";
// defparam \rd_in[1]~I .output_async_reset = "none";
// defparam \rd_in[1]~I .output_power_up = "low";
// defparam \rd_in[1]~I .output_register_mode = "none";
// defparam \rd_in[1]~I .output_sync_reset = "none";
// defparam \rd_in[1]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[1]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X23_Y21_N23
stratixii_lcell_ff \rf[30][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][1]~regout ));

// Location: LCFF_X23_Y21_N17
stratixii_lcell_ff \rf[22][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][1]~regout ));

// Location: LCFF_X23_Y21_N31
stratixii_lcell_ff \rf[6][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][1]~regout ));

// Location: LCFF_X25_Y19_N23
stratixii_lcell_ff \rf[14][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][1]~regout ));

// Location: LCCOMB_X23_Y21_N30
stratixii_lcell_comb_1000_014589CD2367ABEF_81_4 \rs1~23 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rf[30][1]~regout ),
	.datad(\rf[22][1]~regout ),
	.datae(\rf[6][1]~regout ),
	.dataf(\rf[14][1]~regout ),
	.combout(\rs1~23_combout ));
// synopsys translate_off
// defparam \rs1~23 .extended_lut = "off";
// defparam \rs1~23 .lut_mask = 64'h014589CD2367ABEF;
// defparam \rs1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y21_N21
stratixii_lcell_ff \rf[23][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][1]~regout ));

// Location: LCFF_X22_Y21_N5
stratixii_lcell_ff \rf[21][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][1]~regout ));

// Location: LCFF_X21_Y21_N17
stratixii_lcell_ff \rf[19][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][1]~regout ));

// Location: LCFF_X21_Y21_N31
stratixii_lcell_ff \rf[17][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][1]~regout ));

// Location: LCCOMB_X21_Y21_N16
stratixii_lcell_comb_1000_0145236789CDABEF_81_4 \rs1~16 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[23][1]~regout ),
	.datad(\rf[21][1]~regout ),
	.datae(\rf[19][1]~regout ),
	.dataf(\rf[17][1]~regout ),
	.combout(\rs1~16_combout ));
// synopsys translate_off
// defparam \rs1~16 .extended_lut = "off";
// defparam \rs1~16 .lut_mask = 64'h0145236789CDABEF;
// defparam \rs1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y19_N11
stratixii_lcell_ff \rf[1][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][1]~regout ));

// Location: LCFF_X18_Y17_N31
stratixii_lcell_ff \rf[3][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][1]~regout ));

// Location: LCFF_X19_Y17_N7
stratixii_lcell_ff \rf[7][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][1]~regout ));

// Location: LCFF_X18_Y17_N19
stratixii_lcell_ff \rf[5][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][1]~regout ));

// Location: LCCOMB_X18_Y19_N30
stratixii_lcell_comb_1000_082A193B4C6E5D7F_81_4 \rs1~15 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[1][1]~regout ),
	.datad(\rf[3][1]~regout ),
	.datae(\rf[7][1]~regout ),
	.dataf(\rf[5][1]~regout ),
	.combout(\rs1~15_combout ));
// synopsys translate_off
// defparam \rs1~15 .extended_lut = "off";
// defparam \rs1~15 .lut_mask = 64'h082A193B4C6E5D7F;
// defparam \rs1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
stratixii_lcell_comb_1000_0000000000000002_81_1 \Decoder0~13 (
	.dataa(\rd_addr[2]~combout ),
	.datab(\cu_rdwrite~combout ),
	.datac(\rd_addr[3]~combout ),
	.datad(\rd_addr[0]~combout ),
	.datae(\rd_addr[1]~combout ),
	.dataf(\rd_addr[4]~combout ),
	.combout(\Decoder0~13_combout ));
// synopsys translate_off
// defparam \Decoder0~13 .extended_lut = "off";
// defparam \Decoder0~13 .lut_mask = 64'h0000000000000002;
// defparam \Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y20_N1
stratixii_lcell_ff \rf[27][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][1]~regout ));

// Location: LCFF_X15_Y20_N29
stratixii_lcell_ff \rf[25][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][1]~regout ));

// Location: LCFF_X18_Y20_N21
stratixii_lcell_ff \rf[31][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][1]~regout ));

// Location: LCCOMB_X15_Y20_N28
stratixii_lcell_comb_1000_0434C4F40737C7F7_81_4 \rs1~18 (
	.dataa(\rf[29][1]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[27][1]~regout ),
	.datae(\rf[25][1]~regout ),
	.dataf(\rf[31][1]~regout ),
	.combout(\rs1~18_combout ));
// synopsys translate_off
// defparam \rs1~18 .extended_lut = "off";
// defparam \rs1~18 .lut_mask = 64'h0434C4F40737C7F7;
// defparam \rs1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y19_N29
stratixii_lcell_ff \rf[9][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][1]~regout ));

// Location: LCFF_X25_Y16_N31
stratixii_lcell_ff \rf[15][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][1]~regout ));

// Location: LCFF_X23_Y16_N23
stratixii_lcell_ff \rf[13][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][1]~regout ));

// Location: LCFF_X25_Y16_N27
stratixii_lcell_ff \rf[11][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][1]~regout ));

// Location: LCCOMB_X18_Y19_N8
stratixii_lcell_comb_1000_2205770522AF77AF_81_4 \rs1~17 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[9][1]~regout ),
	.datac(\rf[15][1]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[13][1]~regout ),
	.dataf(\rf[11][1]~regout ),
	.combout(\rs1~17_combout ));
// synopsys translate_off
// defparam \rs1~17 .extended_lut = "off";
// defparam \rs1~17 .lut_mask = 64'h2205770522AF77AF;
// defparam \rs1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs1~19 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~16_combout ),
	.datad(\rs1~15_combout ),
	.datae(\rs1~18_combout ),
	.dataf(\rs1~17_combout ),
	.combout(\rs1~19_combout ));
// synopsys translate_off
// defparam \rs1~19 .extended_lut = "off";
// defparam \rs1~19 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y21_N1
stratixii_lcell_ff \rf[26][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][1]~regout ));

// Location: LCFF_X17_Y21_N17
stratixii_lcell_ff \rf[18][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][1]~regout ));

// Location: LCFF_X17_Y21_N31
stratixii_lcell_ff \rf[2][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][1]~regout ));

// Location: LCFF_X19_Y13_N23
stratixii_lcell_ff \rf[10][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][1]~regout ));

// Location: LCCOMB_X17_Y21_N30
stratixii_lcell_comb_1000_001BAA1B551BFF1B_81_4 \rs1~22 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[26][1]~regout ),
	.datac(\rf[18][1]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[2][1]~regout ),
	.dataf(\rf[10][1]~regout ),
	.combout(\rs1~22_combout ));
// synopsys translate_off
// defparam \rs1~22 .extended_lut = "off";
// defparam \rs1~22 .lut_mask = 64'h001BAA1B551BFF1B;
// defparam \rs1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X13_Y20_N9
stratixii_lcell_ff \rf[8][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][1]~regout ));

// Location: LCCOMB_X25_Y21_N14
stratixii_lcell_comb_1000_0000020000000000_81_3 \Decoder0~22 (
	.dataa(\rd_addr[0]~combout ),
	.datab(\rd_addr[3]~combout ),
	.datac(\cu_rdwrite~combout ),
	.datad(\rd_addr[1]~combout ),
	.datae(\rd_addr[4]~combout ),
	.dataf(\rd_addr[2]~combout ),
	.combout(\Decoder0~22_combout ));
// synopsys translate_off
// defparam \Decoder0~22 .extended_lut = "off";
// defparam \Decoder0~22 .lut_mask = 64'h0000020000000000;
// defparam \Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X13_Y17_N9
stratixii_lcell_ff \rf[24][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][1]~regout ));

// Location: LCFF_X14_Y20_N9
stratixii_lcell_ff \rf[16][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][1]~regout ));

// Location: LCFF_X13_Y20_N5
stratixii_lcell_ff \rf[20][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][1]~regout ));

// Location: LCFF_X14_Y20_N5
stratixii_lcell_ff \rf[4][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][1]~regout ));

// Location: LCFF_X18_Y17_N1
stratixii_lcell_ff \rf[12][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][1]~regout ));

// Location: LCCOMB_X14_Y20_N4
stratixii_lcell_comb_1000_0131C1F10D3DCDFD_81_4 \rs1~20 (
	.dataa(\rf[28][1]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[20][1]~regout ),
	.datae(\rf[4][1]~regout ),
	.dataf(\rf[12][1]~regout ),
	.combout(\rs1~20_combout ));
// synopsys translate_off
// defparam \rs1~20 .extended_lut = "off";
// defparam \rs1~20 .lut_mask = 64'h0131C1F10D3DCDFD;
// defparam \rs1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
stratixii_lcell_comb_1000_02075257A2A7F2F7_81_4 \rs1~21 (
	.dataa(\rs1[0]~6_combout ),
	.datab(\rf[8][1]~regout ),
	.datac(\rs1[0]~7_combout ),
	.datad(\rf[24][1]~regout ),
	.datae(\rf[16][1]~regout ),
	.dataf(\rs1~20_combout ),
	.combout(\rs1~21_combout ));
// synopsys translate_off
// defparam \rs1~21 .extended_lut = "off";
// defparam \rs1~21 .lut_mask = 64'h02075257A2A7F2F7;
// defparam \rs1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
stratixii_lcell_comb_1000_018923AB45CD67EF_81_4 \rs1~24 (
	.dataa(\rs1[0]~11_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1~23_combout ),
	.datad(\rs1~19_combout ),
	.datae(\rs1~22_combout ),
	.dataf(\rs1~21_combout ),
	.combout(\rs1~24_combout ));
// synopsys translate_off
// defparam \rs1~24 .extended_lut = "off";
// defparam \rs1~24 .lut_mask = 64'h018923AB45CD67EF;
// defparam \rs1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y19_N7
stratixii_lcell_ff \rs1[1]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~24_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[1]~reg0_regout ));

// Location: LCCOMB_X27_Y19_N22
stratixii_lcell_comb_1000_DDDDDDDD00000000_39_2 \rs1[0]~11 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.dataf(\rs1_addr[0]~combout ),
	.combout(\rs1[0]~11_combout ));
// synopsys translate_off
// defparam \rs1[0]~11 .extended_lut = "off";
// defparam \rs1[0]~11 .lut_mask = 64'hDDDDDDDD00000000;
// defparam \rs1[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[2]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[2]));
// synopsys translate_off
// defparam \rd_in[2]~I .ddio_mode = "none";
// defparam \rd_in[2]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[2]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[2]~I .dqs_out_mode = "none";
// defparam \rd_in[2]~I .inclk_input = "normal";
// defparam \rd_in[2]~I .input_async_reset = "none";
// defparam \rd_in[2]~I .input_power_up = "low";
// defparam \rd_in[2]~I .input_register_mode = "none";
// defparam \rd_in[2]~I .input_sync_reset = "none";
// defparam \rd_in[2]~I .oe_async_reset = "none";
// defparam \rd_in[2]~I .oe_power_up = "low";
// defparam \rd_in[2]~I .oe_register_mode = "none";
// defparam \rd_in[2]~I .oe_sync_reset = "none";
// defparam \rd_in[2]~I .operation_mode = "input";
// defparam \rd_in[2]~I .output_async_reset = "none";
// defparam \rd_in[2]~I .output_power_up = "low";
// defparam \rd_in[2]~I .output_register_mode = "none";
// defparam \rd_in[2]~I .output_sync_reset = "none";
// defparam \rd_in[2]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[2]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X14_Y17_N23
stratixii_lcell_ff \rf[16][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][2]~regout ));

// Location: LCFF_X13_Y17_N15
stratixii_lcell_ff \rf[24][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][2]~regout ));

// Location: LCFF_X13_Y20_N31
stratixii_lcell_ff \rf[8][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][2]~regout ));

// Location: LCFF_X13_Y17_N23
stratixii_lcell_ff \rf[4][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][2]~regout ));

// Location: LCCOMB_X14_Y18_N6
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][2]~feeder (
	.dataf(\rd_in[2]~combout ),
	.combout(\rf[28][2]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][2]~feeder .extended_lut = "off";
// defparam \rf[28][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N7
stratixii_lcell_ff \rf[28][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][2]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][2]~regout ));

// Location: LCFF_X18_Y17_N11
stratixii_lcell_ff \rf[12][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][2]~regout ));

// Location: LCCOMB_X13_Y17_N0
stratixii_lcell_comb_1000_04C407C734F437F7_81_4 \rs1~30 (
	.dataa(\rf[20][2]~regout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[4][2]~regout ),
	.datae(\rf[28][2]~regout ),
	.dataf(\rf[12][2]~regout ),
	.combout(\rs1~30_combout ));
// synopsys translate_off
// defparam \rs1~30 .extended_lut = "off";
// defparam \rs1~30 .lut_mask = 64'h04C407C734F437F7;
// defparam \rs1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
stratixii_lcell_comb_1000_10151A1FB0B5BABF_81_4 \rs1~31 (
	.dataa(\rs1[0]~6_combout ),
	.datab(\rf[16][2]~regout ),
	.datac(\rs1[0]~7_combout ),
	.datad(\rf[24][2]~regout ),
	.datae(\rf[8][2]~regout ),
	.dataf(\rs1~30_combout ),
	.combout(\rs1~31_combout ));
// synopsys translate_off
// defparam \rs1~31 .extended_lut = "off";
// defparam \rs1~31 .lut_mask = 64'h10151A1FB0B5BABF;
// defparam \rs1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[3][2]~feeder (
	.dataf(\rd_in[2]~combout ),
	.combout(\rf[3][2]~feeder_combout ));
// synopsys translate_off
// defparam \rf[3][2]~feeder .extended_lut = "off";
// defparam \rf[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y17_N23
stratixii_lcell_ff \rf[3][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[3][2]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][2]~regout ));

// Location: LCFF_X15_Y17_N1
stratixii_lcell_ff \rf[1][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][2]~regout ));

// Location: LCCOMB_X18_Y17_N26
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[5][2]~feeder (
	.dataf(\rd_in[2]~combout ),
	.combout(\rf[5][2]~feeder_combout ));
// synopsys translate_off
// defparam \rf[5][2]~feeder .extended_lut = "off";
// defparam \rf[5][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y17_N27
stratixii_lcell_ff \rf[5][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[5][2]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][2]~regout ));

// Location: LCFF_X19_Y17_N27
stratixii_lcell_ff \rf[7][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][2]~regout ));

// Location: LCCOMB_X15_Y17_N4
stratixii_lcell_comb_1000_02A252F207A757F7_81_4 \rs1~25 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[3][2]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[1][2]~regout ),
	.datae(\rf[5][2]~regout ),
	.dataf(\rf[7][2]~regout ),
	.combout(\rs1~25_combout ));
// synopsys translate_off
// defparam \rs1~25 .extended_lut = "off";
// defparam \rs1~25 .lut_mask = 64'h02A252F207A757F7;
// defparam \rs1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y20_N25
stratixii_lcell_ff \rf[29][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][2]~regout ));

// Location: LCFF_X15_Y20_N27
stratixii_lcell_ff \rf[25][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][2]~regout ));

// Location: LCFF_X18_Y20_N9
stratixii_lcell_ff \rf[31][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][2]~regout ));

// Location: LCCOMB_X15_Y20_N26
stratixii_lcell_comb_1000_110CDD0C113FDD3F_81_4 \rs1~28 (
	.dataa(\rf[27][2]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[29][2]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[25][2]~regout ),
	.dataf(\rf[31][2]~regout ),
	.combout(\rs1~28_combout ));
// synopsys translate_off
// defparam \rs1~28 .extended_lut = "off";
// defparam \rs1~28 .lut_mask = 64'h110CDD0C113FDD3F;
// defparam \rs1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y16_N1
stratixii_lcell_ff \rf[9][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][2]~regout ));

// Location: LCFF_X26_Y16_N21
stratixii_lcell_ff \rf[13][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][2]~regout ));

// Location: LCFF_X26_Y16_N25
stratixii_lcell_ff \rf[15][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][2]~regout ));

// Location: LCFF_X25_Y16_N17
stratixii_lcell_ff \rf[11][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][2]~regout ));

// Location: LCCOMB_X26_Y16_N30
stratixii_lcell_comb_1000_082A193B4C6E5D7F_81_4 \rs1~27 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[9][2]~regout ),
	.datad(\rf[13][2]~regout ),
	.datae(\rf[15][2]~regout ),
	.dataf(\rf[11][2]~regout ),
	.combout(\rs1~27_combout ));
// synopsys translate_off
// defparam \rs1~27 .extended_lut = "off";
// defparam \rs1~27 .lut_mask = 64'h082A193B4C6E5D7F;
// defparam \rs1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y21_N11
stratixii_lcell_ff \rf[17][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][2]~regout ));

// Location: LCFF_X21_Y21_N19
stratixii_lcell_ff \rf[23][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][2]~regout ));

// Location: LCFF_X22_Y21_N9
stratixii_lcell_ff \rf[21][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][2]~regout ));

// Location: LCCOMB_X21_Y21_N20
stratixii_lcell_comb_1000_10D013D31CDC1FDF_81_4 \rs1~26 (
	.dataa(\rf[19][2]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[17][2]~regout ),
	.datae(\rf[23][2]~regout ),
	.dataf(\rf[21][2]~regout ),
	.combout(\rs1~26_combout ));
// synopsys translate_off
// defparam \rs1~26 .extended_lut = "off";
// defparam \rs1~26 .lut_mask = 64'h10D013D31CDC1FDF;
// defparam \rs1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
stratixii_lcell_comb_1000_08194C5D2A3B6E7F_81_4 \rs1~29 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~25_combout ),
	.datad(\rs1~28_combout ),
	.datae(\rs1~27_combout ),
	.dataf(\rs1~26_combout ),
	.combout(\rs1~29_combout ));
// synopsys translate_off
// defparam \rs1~29 .extended_lut = "off";
// defparam \rs1~29 .lut_mask = 64'h08194C5D2A3B6E7F;
// defparam \rs1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y21_N29
stratixii_lcell_ff \rf[30][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][2]~regout ));

// Location: LCFF_X23_Y21_N25
stratixii_lcell_ff \rf[22][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][2]~regout ));

// Location: LCFF_X25_Y19_N11
stratixii_lcell_ff \rf[14][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][2]~regout ));

// Location: LCCOMB_X23_Y21_N22
stratixii_lcell_comb_1000_440344CF770377CF_81_4 \rs1~33 (
	.dataa(\rf[6][2]~regout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rf[30][2]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[22][2]~regout ),
	.dataf(\rf[14][2]~regout ),
	.combout(\rs1~33_combout ));
// synopsys translate_off
// defparam \rs1~33 .extended_lut = "off";
// defparam \rs1~33 .lut_mask = 64'h440344CF770377CF;
// defparam \rs1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
stratixii_lcell_comb_1000_0344CF440377CF77_81_4 \rs1~34 (
	.dataa(\rs1~32_combout ),
	.datab(\rs1[0]~11_combout ),
	.datac(\rs1~31_combout ),
	.datad(\rs1[0]~12_combout ),
	.datae(\rs1~29_combout ),
	.dataf(\rs1~33_combout ),
	.combout(\rs1~34_combout ));
// synopsys translate_off
// defparam \rs1~34 .extended_lut = "off";
// defparam \rs1~34 .lut_mask = 64'h0344CF440377CF77;
// defparam \rs1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y19_N9
stratixii_lcell_ff \rs1[2]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~34_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[2]~reg0_regout ));

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[3]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[3]));
// synopsys translate_off
// defparam \rd_in[3]~I .ddio_mode = "none";
// defparam \rd_in[3]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[3]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[3]~I .dqs_out_mode = "none";
// defparam \rd_in[3]~I .inclk_input = "normal";
// defparam \rd_in[3]~I .input_async_reset = "none";
// defparam \rd_in[3]~I .input_power_up = "low";
// defparam \rd_in[3]~I .input_register_mode = "none";
// defparam \rd_in[3]~I .input_sync_reset = "none";
// defparam \rd_in[3]~I .oe_async_reset = "none";
// defparam \rd_in[3]~I .oe_power_up = "low";
// defparam \rd_in[3]~I .oe_register_mode = "none";
// defparam \rd_in[3]~I .oe_sync_reset = "none";
// defparam \rd_in[3]~I .operation_mode = "input";
// defparam \rd_in[3]~I .output_async_reset = "none";
// defparam \rd_in[3]~I .output_power_up = "low";
// defparam \rd_in[3]~I .output_register_mode = "none";
// defparam \rd_in[3]~I .output_sync_reset = "none";
// defparam \rd_in[3]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[3]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X15_Y17_N11
stratixii_lcell_ff \rf[1][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][3]~regout ));

// Location: LCFF_X22_Y20_N17
stratixii_lcell_ff \rf[5][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][3]~regout ));

// Location: LCFF_X21_Y20_N1
stratixii_lcell_ff \rf[3][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][3]~regout ));

// Location: LCFF_X19_Y17_N31
stratixii_lcell_ff \rf[7][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][3]~regout ));

// Location: LCCOMB_X15_Y17_N28
stratixii_lcell_comb_1000_220A770A225F775F_81_4 \rs1~35 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[1][3]~regout ),
	.datac(\rf[5][3]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[3][3]~regout ),
	.dataf(\rf[7][3]~regout ),
	.combout(\rs1~35_combout ));
// synopsys translate_off
// defparam \rs1~35 .extended_lut = "off";
// defparam \rs1~35 .lut_mask = 64'h220A770A225F775F;
// defparam \rs1~35 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y16_N5
stratixii_lcell_ff \rf[15][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][3]~regout ));

// Location: LCFF_X26_Y16_N19
stratixii_lcell_ff \rf[9][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][3]~regout ));

// Location: LCFF_X25_Y16_N5
stratixii_lcell_ff \rf[11][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][3]~regout ));

// Location: LCCOMB_X26_Y16_N8
stratixii_lcell_comb_1000_0047CC473347FF47_81_4 \rs1~37 (
	.dataa(\rf[13][3]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[15][3]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[9][3]~regout ),
	.dataf(\rf[11][3]~regout ),
	.combout(\rs1~37_combout ));
// synopsys translate_off
// defparam \rs1~37 .extended_lut = "off";
// defparam \rs1~37 .lut_mask = 64'h0047CC473347FF47;
// defparam \rs1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y20_N23
stratixii_lcell_ff \rf[29][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][3]~regout ));

// Location: LCFF_X15_Y20_N15
stratixii_lcell_ff \rf[25][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][3]~regout ));

// Location: LCFF_X18_Y20_N31
stratixii_lcell_ff \rf[31][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][3]~regout ));

// Location: LCCOMB_X15_Y20_N14
stratixii_lcell_comb_1000_110CDD0C113FDD3F_81_4 \rs1~38 (
	.dataa(\rf[27][3]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[29][3]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[25][3]~regout ),
	.dataf(\rf[31][3]~regout ),
	.combout(\rs1~38_combout ));
// synopsys translate_off
// defparam \rs1~38 .extended_lut = "off";
// defparam \rs1~38 .lut_mask = 64'h110CDD0C113FDD3F;
// defparam \rs1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y18_N3
stratixii_lcell_ff \rf[21][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][3]~regout ));

// Location: LCFF_X15_Y17_N17
stratixii_lcell_ff \rf[17][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][3]~regout ));

// Location: LCFF_X21_Y21_N15
stratixii_lcell_ff \rf[23][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][3]~regout ));

// Location: LCFF_X22_Y20_N21
stratixii_lcell_ff \rf[19][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][3]~regout ));

// Location: LCCOMB_X15_Y17_N22
stratixii_lcell_comb_1000_02A207A752F257F7_81_4 \rs1~36 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[21][3]~regout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[17][3]~regout ),
	.datae(\rf[23][3]~regout ),
	.dataf(\rf[19][3]~regout ),
	.combout(\rs1~36_combout ));
// synopsys translate_off
// defparam \rs1~36 .extended_lut = "off";
// defparam \rs1~36 .lut_mask = 64'h02A207A752F257F7;
// defparam \rs1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
stratixii_lcell_comb_1000_084C195D2A6E3B7F_81_4 \rs1~39 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~35_combout ),
	.datad(\rs1~37_combout ),
	.datae(\rs1~38_combout ),
	.dataf(\rs1~36_combout ),
	.combout(\rs1~39_combout ));
// synopsys translate_off
// defparam \rs1~39 .extended_lut = "off";
// defparam \rs1~39 .lut_mask = 64'h084C195D2A6E3B7F;
// defparam \rs1~39 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y13_N25
stratixii_lcell_ff \rf[10][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][3]~regout ));

// Location: LCFF_X19_Y13_N31
stratixii_lcell_ff \rf[18][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][3]~regout ));

// Location: LCFF_X19_Y13_N27
stratixii_lcell_ff \rf[2][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][3]~regout ));

// Location: LCFF_X21_Y12_N19
stratixii_lcell_ff \rf[26][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][3]~regout ));

// Location: LCCOMB_X19_Y13_N26
stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 \rs1~42 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rf[10][3]~regout ),
	.datad(\rf[18][3]~regout ),
	.datae(\rf[2][3]~regout ),
	.dataf(\rf[26][3]~regout ),
	.combout(\rs1~42_combout ));
// synopsys translate_off
// defparam \rs1~42 .extended_lut = "off";
// defparam \rs1~42 .lut_mask = 64'h02468ACE13579BDF;
// defparam \rs1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y13_N5
stratixii_lcell_ff \rf[22][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][3]~regout ));

// Location: LCFF_X23_Y21_N5
stratixii_lcell_ff \rf[30][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][3]~regout ));

// Location: LCFF_X23_Y13_N3
stratixii_lcell_ff \rf[6][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][3]~regout ));

// Location: LCFF_X25_Y19_N13
stratixii_lcell_ff \rf[14][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][3]~regout ));

// Location: LCCOMB_X23_Y13_N2
stratixii_lcell_comb_1000_02138A9B4657CEDF_81_4 \rs1~43 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[22][3]~regout ),
	.datad(\rf[30][3]~regout ),
	.datae(\rf[6][3]~regout ),
	.dataf(\rf[14][3]~regout ),
	.combout(\rs1~43_combout ));
// synopsys translate_off
// defparam \rs1~43 .extended_lut = "off";
// defparam \rs1~43 .lut_mask = 64'h02138A9B4657CEDF;
// defparam \rs1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
stratixii_lcell_comb_1000_04C434F407C737F7_81_4 \rs1~44 (
	.dataa(\rs1~41_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1[0]~11_combout ),
	.datad(\rs1~39_combout ),
	.datae(\rs1~42_combout ),
	.dataf(\rs1~43_combout ),
	.combout(\rs1~44_combout ));
// synopsys translate_off
// defparam \rs1~44 .extended_lut = "off";
// defparam \rs1~44 .lut_mask = 64'h04C434F407C737F7;
// defparam \rs1~44 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y19_N15
stratixii_lcell_ff \rs1[3]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~44_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[3]~reg0_regout ));

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[4]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[4]));
// synopsys translate_off
// defparam \rd_in[4]~I .ddio_mode = "none";
// defparam \rd_in[4]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[4]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[4]~I .dqs_out_mode = "none";
// defparam \rd_in[4]~I .inclk_input = "normal";
// defparam \rd_in[4]~I .input_async_reset = "none";
// defparam \rd_in[4]~I .input_power_up = "low";
// defparam \rd_in[4]~I .input_register_mode = "none";
// defparam \rd_in[4]~I .input_sync_reset = "none";
// defparam \rd_in[4]~I .oe_async_reset = "none";
// defparam \rd_in[4]~I .oe_power_up = "low";
// defparam \rd_in[4]~I .oe_register_mode = "none";
// defparam \rd_in[4]~I .oe_sync_reset = "none";
// defparam \rd_in[4]~I .operation_mode = "input";
// defparam \rd_in[4]~I .output_async_reset = "none";
// defparam \rd_in[4]~I .output_power_up = "low";
// defparam \rd_in[4]~I .output_register_mode = "none";
// defparam \rd_in[4]~I .output_sync_reset = "none";
// defparam \rd_in[4]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[4]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X19_Y13_N5
stratixii_lcell_ff \rf[10][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][4]~regout ));

// Location: LCFF_X19_Y13_N17
stratixii_lcell_ff \rf[18][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][4]~regout ));

// Location: LCFF_X19_Y13_N3
stratixii_lcell_ff \rf[2][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][4]~regout ));

// Location: LCFF_X21_Y12_N5
stratixii_lcell_ff \rf[26][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][4]~regout ));

// Location: LCCOMB_X19_Y13_N2
stratixii_lcell_comb_1000_0252A2F20757A7F7_81_4 \rs1~52 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[10][4]~regout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[18][4]~regout ),
	.datae(\rf[2][4]~regout ),
	.dataf(\rf[26][4]~regout ),
	.combout(\rs1~52_combout ));
// synopsys translate_off
// defparam \rs1~52 .extended_lut = "off";
// defparam \rs1~52 .lut_mask = 64'h0252A2F20757A7F7;
// defparam \rs1~52 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X13_Y17_N5
stratixii_lcell_ff \rf[24][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][4]~regout ));

// Location: LCFF_X13_Y20_N23
stratixii_lcell_ff \rf[8][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][4]~regout ));

// Location: LCFF_X14_Y20_N15
stratixii_lcell_ff \rf[16][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][4]~regout ));

// Location: LCFF_X14_Y20_N1
stratixii_lcell_ff \rf[20][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][4]~regout ));

// Location: LCFF_X18_Y17_N21
stratixii_lcell_ff \rf[12][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][4]~regout ));

// Location: LCFF_X14_Y18_N9
stratixii_lcell_ff \rf[28][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][4]~regout ));

// Location: LCCOMB_X14_Y20_N16
stratixii_lcell_comb_1000_40704C7C43734F7F_81_4 \rs1~50 (
	.dataa(\rf[4][4]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[20][4]~regout ),
	.datae(\rf[12][4]~regout ),
	.dataf(\rf[28][4]~regout ),
	.combout(\rs1~50_combout ));
// synopsys translate_off
// defparam \rs1~50 .extended_lut = "off";
// defparam \rs1~50 .lut_mask = 64'h40704C7C43734F7F;
// defparam \rs1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
stratixii_lcell_comb_1000_001B551BAA1BFF1B_81_4 \rs1~51 (
	.dataa(\rs1[0]~6_combout ),
	.datab(\rf[24][4]~regout ),
	.datac(\rf[8][4]~regout ),
	.datad(\rs1[0]~7_combout ),
	.datae(\rf[16][4]~regout ),
	.dataf(\rs1~50_combout ),
	.combout(\rs1~51_combout ));
// synopsys translate_off
// defparam \rs1~51 .extended_lut = "off";
// defparam \rs1~51 .lut_mask = 64'h001B551BAA1BFF1B;
// defparam \rs1~51 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y13_N15
stratixii_lcell_ff \rf[22][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][4]~regout ));

// Location: LCFF_X25_Y13_N3
stratixii_lcell_ff \rf[14][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][4]~regout ));

// Location: LCFF_X23_Y13_N27
stratixii_lcell_ff \rf[6][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][4]~regout ));

// Location: LCFF_X23_Y21_N21
stratixii_lcell_ff \rf[30][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][4]~regout ));

// Location: LCCOMB_X23_Y13_N26
stratixii_lcell_comb_1000_110ABB0A115FBB5F_81_4 \rs1~53 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[22][4]~regout ),
	.datac(\rf[14][4]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[6][4]~regout ),
	.dataf(\rf[30][4]~regout ),
	.combout(\rs1~53_combout ));
// synopsys translate_off
// defparam \rs1~53 .extended_lut = "off";
// defparam \rs1~53 .lut_mask = 64'h110ABB0A115FBB5F;
// defparam \rs1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
stratixii_lcell_comb_1000_440C770C443F773F_81_4 \rs1~54 (
	.dataa(\rs1~49_combout ),
	.datab(\rs1[0]~11_combout ),
	.datac(\rs1~52_combout ),
	.datad(\rs1[0]~12_combout ),
	.datae(\rs1~51_combout ),
	.dataf(\rs1~53_combout ),
	.combout(\rs1~54_combout ));
// synopsys translate_off
// defparam \rs1~54 .extended_lut = "off";
// defparam \rs1~54 .lut_mask = 64'h440C770C443F773F;
// defparam \rs1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y14_N1
stratixii_lcell_ff \rs1[4]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~54_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[4]~reg0_regout ));

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[5]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[5]));
// synopsys translate_off
// defparam \rd_in[5]~I .ddio_mode = "none";
// defparam \rd_in[5]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[5]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[5]~I .dqs_out_mode = "none";
// defparam \rd_in[5]~I .inclk_input = "normal";
// defparam \rd_in[5]~I .input_async_reset = "none";
// defparam \rd_in[5]~I .input_power_up = "low";
// defparam \rd_in[5]~I .input_register_mode = "none";
// defparam \rd_in[5]~I .input_sync_reset = "none";
// defparam \rd_in[5]~I .oe_async_reset = "none";
// defparam \rd_in[5]~I .oe_power_up = "low";
// defparam \rd_in[5]~I .oe_register_mode = "none";
// defparam \rd_in[5]~I .oe_sync_reset = "none";
// defparam \rd_in[5]~I .operation_mode = "input";
// defparam \rd_in[5]~I .output_async_reset = "none";
// defparam \rd_in[5]~I .output_power_up = "low";
// defparam \rd_in[5]~I .output_register_mode = "none";
// defparam \rd_in[5]~I .output_sync_reset = "none";
// defparam \rd_in[5]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[5]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X19_Y13_N7
stratixii_lcell_ff \rf[18][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][5]~regout ));

// Location: LCFF_X19_Y13_N19
stratixii_lcell_ff \rf[10][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][5]~regout ));

// Location: LCFF_X19_Y13_N21
stratixii_lcell_ff \rf[2][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][5]~regout ));

// Location: LCFF_X21_Y12_N9
stratixii_lcell_ff \rf[26][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][5]~regout ));

// Location: LCCOMB_X19_Y13_N20
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs1~62 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rf[18][5]~regout ),
	.datad(\rf[10][5]~regout ),
	.datae(\rf[2][5]~regout ),
	.dataf(\rf[26][5]~regout ),
	.combout(\rs1~62_combout ));
// synopsys translate_off
// defparam \rs1~62 .extended_lut = "off";
// defparam \rs1~62 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y21_N19
stratixii_lcell_ff \rf[30][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][5]~regout ));

// Location: LCFF_X23_Y13_N17
stratixii_lcell_ff \rf[6][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][5]~regout ));

// Location: LCFF_X25_Y13_N5
stratixii_lcell_ff \rf[14][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][5]~regout ));

// Location: LCCOMB_X23_Y13_N16
stratixii_lcell_comb_1000_1013D0D31C1FDCDF_81_4 \rs1~63 (
	.dataa(\rf[22][5]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[30][5]~regout ),
	.datae(\rf[6][5]~regout ),
	.dataf(\rf[14][5]~regout ),
	.combout(\rs1~63_combout ));
// synopsys translate_off
// defparam \rs1~63 .extended_lut = "off";
// defparam \rs1~63 .lut_mask = 64'h1013D0D31C1FDCDF;
// defparam \rs1~63 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y16_N7
stratixii_lcell_ff \rf[15][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][5]~regout ));

// Location: LCFF_X25_Y16_N7
stratixii_lcell_ff \rf[11][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][5]~regout ));

// Location: LCFF_X26_Y16_N27
stratixii_lcell_ff \rf[13][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][5]~regout ));

// Location: LCCOMB_X26_Y16_N22
stratixii_lcell_comb_1000_404370734C4F7C7F_81_4 \rs1~57 (
	.dataa(\rf[9][5]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[15][5]~regout ),
	.datae(\rf[11][5]~regout ),
	.dataf(\rf[13][5]~regout ),
	.combout(\rs1~57_combout ));
// synopsys translate_off
// defparam \rs1~57 .extended_lut = "off";
// defparam \rs1~57 .lut_mask = 64'h404370734C4F7C7F;
// defparam \rs1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y17_N19
stratixii_lcell_ff \rf[7][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][5]~regout ));

// Location: LCFF_X19_Y17_N1
stratixii_lcell_ff \rf[3][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][5]~regout ));

// Location: LCFF_X19_Y17_N5
stratixii_lcell_ff \rf[1][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][5]~regout ));

// Location: LCFF_X26_Y17_N19
stratixii_lcell_ff \rf[5][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][5]~regout ));

// Location: LCCOMB_X19_Y17_N30
stratixii_lcell_comb_1000_010BA1AB515BF1FB_81_4 \rs1~55 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[7][5]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[3][5]~regout ),
	.datae(\rf[1][5]~regout ),
	.dataf(\rf[5][5]~regout ),
	.combout(\rs1~55_combout ));
// synopsys translate_off
// defparam \rs1~55 .extended_lut = "off";
// defparam \rs1~55 .lut_mask = 64'h010BA1AB515BF1FB;
// defparam \rs1~55 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y21_N7
stratixii_lcell_ff \rf[17][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][5]~regout ));

// Location: LCFF_X22_Y21_N31
stratixii_lcell_ff \rf[21][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][5]~regout ));

// Location: LCFF_X22_Y21_N25
stratixii_lcell_ff \rf[19][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][5]~regout ));

// Location: LCFF_X21_Y21_N3
stratixii_lcell_ff \rf[23][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][5]~regout ));

// Location: LCCOMB_X22_Y21_N4
stratixii_lcell_comb_1000_270027AA275527FF_81_4 \rs1~56 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[17][5]~regout ),
	.datac(\rf[21][5]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[19][5]~regout ),
	.dataf(\rf[23][5]~regout ),
	.combout(\rs1~56_combout ));
// synopsys translate_off
// defparam \rs1~56 .extended_lut = "off";
// defparam \rs1~56 .lut_mask = 64'h270027AA275527FF;
// defparam \rs1~56 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y20_N25
stratixii_lcell_ff \rf[31][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][5]~regout ));

// Location: LCFF_X18_Y20_N29
stratixii_lcell_ff \rf[25][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][5]~regout ));

// Location: LCFF_X15_Y20_N17
stratixii_lcell_ff \rf[29][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][5]~regout ));

// Location: LCCOMB_X18_Y20_N28
stratixii_lcell_comb_1000_1013D0D31C1FDCDF_81_4 \rs1~58 (
	.dataa(\rf[27][5]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[31][5]~regout ),
	.datae(\rf[25][5]~regout ),
	.dataf(\rf[29][5]~regout ),
	.combout(\rs1~58_combout ));
// synopsys translate_off
// defparam \rs1~58 .extended_lut = "off";
// defparam \rs1~58 .lut_mask = 64'h1013D0D31C1FDCDF;
// defparam \rs1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
stratixii_lcell_comb_1000_028A46CE139B57DF_81_4 \rs1~59 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rs1~57_combout ),
	.datad(\rs1~55_combout ),
	.datae(\rs1~56_combout ),
	.dataf(\rs1~58_combout ),
	.combout(\rs1~59_combout ));
// synopsys translate_off
// defparam \rs1~59 .extended_lut = "off";
// defparam \rs1~59 .lut_mask = 64'h028A46CE139B57DF;
// defparam \rs1~59 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
stratixii_lcell_comb_1000_101C131FD0DCD3DF_81_4 \rs1~64 (
	.dataa(\rs1~61_combout ),
	.datab(\rs1[0]~11_combout ),
	.datac(\rs1[0]~12_combout ),
	.datad(\rs1~62_combout ),
	.datae(\rs1~63_combout ),
	.dataf(\rs1~59_combout ),
	.combout(\rs1~64_combout ));
// synopsys translate_off
// defparam \rs1~64 .extended_lut = "off";
// defparam \rs1~64 .lut_mask = 64'h101C131FD0DCD3DF;
// defparam \rs1~64 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y14_N23
stratixii_lcell_ff \rs1[5]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~64_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[5]~reg0_regout ));

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[6]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[6]));
// synopsys translate_off
// defparam \rd_in[6]~I .ddio_mode = "none";
// defparam \rd_in[6]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[6]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[6]~I .dqs_out_mode = "none";
// defparam \rd_in[6]~I .inclk_input = "normal";
// defparam \rd_in[6]~I .input_async_reset = "none";
// defparam \rd_in[6]~I .input_power_up = "low";
// defparam \rd_in[6]~I .input_register_mode = "none";
// defparam \rd_in[6]~I .input_sync_reset = "none";
// defparam \rd_in[6]~I .oe_async_reset = "none";
// defparam \rd_in[6]~I .oe_power_up = "low";
// defparam \rd_in[6]~I .oe_register_mode = "none";
// defparam \rd_in[6]~I .oe_sync_reset = "none";
// defparam \rd_in[6]~I .operation_mode = "input";
// defparam \rd_in[6]~I .output_async_reset = "none";
// defparam \rd_in[6]~I .output_power_up = "low";
// defparam \rd_in[6]~I .output_register_mode = "none";
// defparam \rd_in[6]~I .output_sync_reset = "none";
// defparam \rd_in[6]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[6]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X25_Y19_N5
stratixii_lcell_ff \rf[14][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][6]~regout ));

// Location: LCFF_X25_Y19_N21
stratixii_lcell_ff \rf[22][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][6]~regout ));

// Location: LCFF_X25_Y19_N3
stratixii_lcell_ff \rf[6][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][6]~regout ));

// Location: LCFF_X23_Y21_N3
stratixii_lcell_ff \rf[30][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][6]~regout ));

// Location: LCCOMB_X25_Y19_N2
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs1~73 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[14][6]~regout ),
	.datad(\rf[22][6]~regout ),
	.datae(\rf[6][6]~regout ),
	.dataf(\rf[30][6]~regout ),
	.combout(\rs1~73_combout ));
// synopsys translate_off
// defparam \rs1~73 .extended_lut = "off";
// defparam \rs1~73 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y19_N7
stratixii_lcell_ff \rf[18][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][6]~regout ));

// Location: LCFF_X17_Y19_N27
stratixii_lcell_ff \rf[10][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][6]~regout ));

// Location: LCFF_X17_Y19_N1
stratixii_lcell_ff \rf[2][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][6]~regout ));

// Location: LCFF_X21_Y12_N13
stratixii_lcell_ff \rf[26][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][6]~regout ));

// Location: LCCOMB_X17_Y19_N0
stratixii_lcell_comb_1000_0252A2F20757A7F7_81_4 \rs1~72 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[18][6]~regout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[10][6]~regout ),
	.datae(\rf[2][6]~regout ),
	.dataf(\rf[26][6]~regout ),
	.combout(\rs1~72_combout ));
// synopsys translate_off
// defparam \rs1~72 .extended_lut = "off";
// defparam \rs1~72 .lut_mask = 64'h0252A2F20757A7F7;
// defparam \rs1~72 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y21_N3
stratixii_lcell_ff \rf[21][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][6]~regout ));

// Location: LCFF_X21_Y21_N29
stratixii_lcell_ff \rf[23][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][6]~regout ));

// Location: LCFF_X22_Y21_N29
stratixii_lcell_ff \rf[19][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][6]~regout ));

// Location: LCFF_X22_Y21_N11
stratixii_lcell_ff \rf[17][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][6]~regout ));

// Location: LCCOMB_X22_Y21_N28
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs1~66 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[21][6]~regout ),
	.datad(\rf[23][6]~regout ),
	.datae(\rf[19][6]~regout ),
	.dataf(\rf[17][6]~regout ),
	.combout(\rs1~66_combout ));
// synopsys translate_off
// defparam \rs1~66 .extended_lut = "off";
// defparam \rs1~66 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y17_N21
stratixii_lcell_ff \rf[5][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][6]~regout ));

// Location: LCFF_X19_Y17_N21
stratixii_lcell_ff \rf[7][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][6]~regout ));

// Location: LCFF_X19_Y17_N29
stratixii_lcell_ff \rf[1][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][6]~regout ));

// Location: LCFF_X22_Y19_N17
stratixii_lcell_ff \rf[3][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][6]~regout ));

// Location: LCCOMB_X19_Y17_N6
stratixii_lcell_comb_1000_1015B0B51A1FBABF_81_4 \rs1~65 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[5][6]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[7][6]~regout ),
	.datae(\rf[1][6]~regout ),
	.dataf(\rf[3][6]~regout ),
	.combout(\rs1~65_combout ));
// synopsys translate_off
// defparam \rs1~65 .extended_lut = "off";
// defparam \rs1~65 .lut_mask = 64'h1015B0B51A1FBABF;
// defparam \rs1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y16_N25
stratixii_lcell_ff \rf[13][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][6]~regout ));

// Location: LCFF_X26_Y16_N23
stratixii_lcell_ff \rf[9][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][6]~regout ));

// Location: LCFF_X25_Y16_N19
stratixii_lcell_ff \rf[15][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][6]~regout ));

// Location: LCFF_X25_Y16_N15
stratixii_lcell_ff \rf[11][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][6]~regout ));

// Location: LCCOMB_X26_Y16_N4
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs1~67 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[13][6]~regout ),
	.datad(\rf[9][6]~regout ),
	.datae(\rf[15][6]~regout ),
	.dataf(\rf[11][6]~regout ),
	.combout(\rs1~67_combout ));
// synopsys translate_off
// defparam \rs1~67 .extended_lut = "off";
// defparam \rs1~67 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs1~67 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y19_N27
stratixii_lcell_ff \rf[27][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][6]~regout ));

// Location: LCFF_X18_Y20_N7
stratixii_lcell_ff \rf[31][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][6]~regout ));

// Location: LCFF_X15_Y20_N5
stratixii_lcell_ff \rf[29][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][6]~regout ));

// Location: LCCOMB_X22_Y19_N22
stratixii_lcell_comb_1000_407043734C7C4F7F_81_4 \rs1~68 (
	.dataa(\rf[25][6]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[27][6]~regout ),
	.datae(\rf[31][6]~regout ),
	.dataf(\rf[29][6]~regout ),
	.combout(\rs1~68_combout ));
// synopsys translate_off
// defparam \rs1~68 .extended_lut = "off";
// defparam \rs1~68 .lut_mask = 64'h407043734C7C4F7F;
// defparam \rs1~68 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
stratixii_lcell_comb_1000_048C26AE159D37BF_81_4 \rs1~69 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rs1~66_combout ),
	.datad(\rs1~65_combout ),
	.datae(\rs1~67_combout ),
	.dataf(\rs1~68_combout ),
	.combout(\rs1~69_combout ));
// synopsys translate_off
// defparam \rs1~69 .extended_lut = "off";
// defparam \rs1~69 .lut_mask = 64'h048C26AE159D37BF;
// defparam \rs1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
stratixii_lcell_comb_1000_10131C1FD0D3DCDF_81_4 \rs1~74 (
	.dataa(\rs1~71_combout ),
	.datab(\rs1[0]~11_combout ),
	.datac(\rs1[0]~12_combout ),
	.datad(\rs1~73_combout ),
	.datae(\rs1~72_combout ),
	.dataf(\rs1~69_combout ),
	.combout(\rs1~74_combout ));
// synopsys translate_off
// defparam \rs1~74 .extended_lut = "off";
// defparam \rs1~74 .lut_mask = 64'h10131C1FD0D3DCDF;
// defparam \rs1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y14_N11
stratixii_lcell_ff \rs1[6]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~74_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[6]~reg0_regout ));

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[7]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[7]));
// synopsys translate_off
// defparam \rd_in[7]~I .ddio_mode = "none";
// defparam \rd_in[7]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[7]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[7]~I .dqs_out_mode = "none";
// defparam \rd_in[7]~I .inclk_input = "normal";
// defparam \rd_in[7]~I .input_async_reset = "none";
// defparam \rd_in[7]~I .input_power_up = "low";
// defparam \rd_in[7]~I .input_register_mode = "none";
// defparam \rd_in[7]~I .input_sync_reset = "none";
// defparam \rd_in[7]~I .oe_async_reset = "none";
// defparam \rd_in[7]~I .oe_power_up = "low";
// defparam \rd_in[7]~I .oe_register_mode = "none";
// defparam \rd_in[7]~I .oe_sync_reset = "none";
// defparam \rd_in[7]~I .operation_mode = "input";
// defparam \rd_in[7]~I .output_async_reset = "none";
// defparam \rd_in[7]~I .output_power_up = "low";
// defparam \rd_in[7]~I .output_register_mode = "none";
// defparam \rd_in[7]~I .output_sync_reset = "none";
// defparam \rd_in[7]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[7]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X25_Y19_N1
stratixii_lcell_ff \rf[14][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][7]~regout ));

// Location: LCFF_X25_Y19_N25
stratixii_lcell_ff \rf[22][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][7]~regout ));

// Location: LCFF_X25_Y19_N7
stratixii_lcell_ff \rf[6][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][7]~regout ));

// Location: LCFF_X23_Y13_N9
stratixii_lcell_ff \rf[30][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][7]~regout ));

// Location: LCCOMB_X25_Y19_N6
stratixii_lcell_comb_1000_110ABB0A115FBB5F_81_4 \rs1~83 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[14][7]~regout ),
	.datac(\rf[22][7]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[6][7]~regout ),
	.dataf(\rf[30][7]~regout ),
	.combout(\rs1~83_combout ));
// synopsys translate_off
// defparam \rs1~83 .extended_lut = "off";
// defparam \rs1~83 .lut_mask = 64'h110ABB0A115FBB5F;
// defparam \rs1~83 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y16_N21
stratixii_lcell_ff \rf[15][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][7]~regout ));

// Location: LCFF_X21_Y18_N9
stratixii_lcell_ff \rf[11][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][7]~regout ));

// Location: LCFF_X21_Y18_N23
stratixii_lcell_ff \rf[9][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][7]~regout ));

// Location: LCFF_X23_Y16_N15
stratixii_lcell_ff \rf[13][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][7]~regout ));

// Location: LCCOMB_X21_Y18_N22
stratixii_lcell_comb_1000_014589CD2367ABEF_81_4 \rs1~77 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[15][7]~regout ),
	.datad(\rf[11][7]~regout ),
	.datae(\rf[9][7]~regout ),
	.dataf(\rf[13][7]~regout ),
	.combout(\rs1~77_combout ));
// synopsys translate_off
// defparam \rs1~77 .extended_lut = "off";
// defparam \rs1~77 .lut_mask = 64'h014589CD2367ABEF;
// defparam \rs1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y17_N11
stratixii_lcell_ff \rf[1][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][7]~regout ));

// Location: LCFF_X19_Y17_N13
stratixii_lcell_ff \rf[7][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][7]~regout ));

// Location: LCFF_X19_Y17_N3
stratixii_lcell_ff \rf[3][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][7]~regout ));

// Location: LCFF_X26_Y17_N25
stratixii_lcell_ff \rf[5][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][7]~regout ));

// Location: LCCOMB_X19_Y17_N16
stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 \rs1~75 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[1][7]~regout ),
	.datad(\rf[7][7]~regout ),
	.datae(\rf[3][7]~regout ),
	.dataf(\rf[5][7]~regout ),
	.combout(\rs1~75_combout ));
// synopsys translate_off
// defparam \rs1~75 .extended_lut = "off";
// defparam \rs1~75 .lut_mask = 64'h08192A3B4C5D6E7F;
// defparam \rs1~75 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y20_N13
stratixii_lcell_ff \rf[29][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][7]~regout ));

// Location: LCFF_X18_Y15_N3
stratixii_lcell_ff \rf[31][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][7]~regout ));

// Location: LCFF_X18_Y16_N17
stratixii_lcell_ff \rf[25][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][7]~regout ));

// Location: LCCOMB_X18_Y16_N8
stratixii_lcell_comb_1000_04340737C4F4C7F7_81_4 \rs1~78 (
	.dataa(\rf[27][7]~regout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[29][7]~regout ),
	.datae(\rf[31][7]~regout ),
	.dataf(\rf[25][7]~regout ),
	.combout(\rs1~78_combout ));
// synopsys translate_off
// defparam \rs1~78 .extended_lut = "off";
// defparam \rs1~78 .lut_mask = 64'h04340737C4F4C7F7;
// defparam \rs1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y18_N1
stratixii_lcell_ff \rf[19][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][7]~regout ));

// Location: LCFF_X22_Y21_N17
stratixii_lcell_ff \rf[21][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][7]~regout ));

// Location: LCFF_X22_Y21_N27
stratixii_lcell_ff \rf[17][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][7]~regout ));

// Location: LCFF_X21_Y15_N3
stratixii_lcell_ff \rf[23][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][7]~regout ));

// Location: LCCOMB_X22_Y21_N26
stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 \rs1~76 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[19][7]~regout ),
	.datad(\rf[21][7]~regout ),
	.datae(\rf[17][7]~regout ),
	.dataf(\rf[23][7]~regout ),
	.combout(\rs1~76_combout ));
// synopsys translate_off
// defparam \rs1~76 .extended_lut = "off";
// defparam \rs1~76 .lut_mask = 64'h02468ACE13579BDF;
// defparam \rs1~76 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs1~79 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rs1~77_combout ),
	.datad(\rs1~75_combout ),
	.datae(\rs1~78_combout ),
	.dataf(\rs1~76_combout ),
	.combout(\rs1~79_combout ));
// synopsys translate_off
// defparam \rs1~79 .extended_lut = "off";
// defparam \rs1~79 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs1~79 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y19_N5
stratixii_lcell_ff \rf[10][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][7]~regout ));

// Location: LCFF_X17_Y19_N17
stratixii_lcell_ff \rf[18][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][7]~regout ));

// Location: LCFF_X17_Y19_N15
stratixii_lcell_ff \rf[2][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][7]~regout ));

// Location: LCFF_X27_Y18_N17
stratixii_lcell_ff \rf[26][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][7]~regout ));

// Location: LCCOMB_X17_Y19_N14
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs1~82 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[10][7]~regout ),
	.datad(\rf[18][7]~regout ),
	.datae(\rf[2][7]~regout ),
	.dataf(\rf[26][7]~regout ),
	.combout(\rs1~82_combout ));
// synopsys translate_off
// defparam \rs1~82 .extended_lut = "off";
// defparam \rs1~82 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
stratixii_lcell_comb_1000_1103DD0311CFDDCF_81_4 \rs1~84 (
	.dataa(\rs1~81_combout ),
	.datab(\rs1[0]~11_combout ),
	.datac(\rs1~83_combout ),
	.datad(\rs1[0]~12_combout ),
	.datae(\rs1~79_combout ),
	.dataf(\rs1~82_combout ),
	.combout(\rs1~84_combout ));
// synopsys translate_off
// defparam \rs1~84 .extended_lut = "off";
// defparam \rs1~84 .lut_mask = 64'h1103DD0311CFDDCF;
// defparam \rs1~84 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y14_N29
stratixii_lcell_ff \rs1[7]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~84_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[7]~reg0_regout ));

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[8]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[8]));
// synopsys translate_off
// defparam \rd_in[8]~I .ddio_mode = "none";
// defparam \rd_in[8]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[8]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[8]~I .dqs_out_mode = "none";
// defparam \rd_in[8]~I .inclk_input = "normal";
// defparam \rd_in[8]~I .input_async_reset = "none";
// defparam \rd_in[8]~I .input_power_up = "low";
// defparam \rd_in[8]~I .input_register_mode = "none";
// defparam \rd_in[8]~I .input_sync_reset = "none";
// defparam \rd_in[8]~I .oe_async_reset = "none";
// defparam \rd_in[8]~I .oe_power_up = "low";
// defparam \rd_in[8]~I .oe_register_mode = "none";
// defparam \rd_in[8]~I .oe_sync_reset = "none";
// defparam \rd_in[8]~I .operation_mode = "input";
// defparam \rd_in[8]~I .output_async_reset = "none";
// defparam \rd_in[8]~I .output_power_up = "low";
// defparam \rd_in[8]~I .output_register_mode = "none";
// defparam \rd_in[8]~I .output_sync_reset = "none";
// defparam \rd_in[8]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[8]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X18_Y16_N3
stratixii_lcell_ff \rf[27][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][8]~regout ));

// Location: LCFF_X18_Y16_N15
stratixii_lcell_ff \rf[25][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][8]~regout ));

// Location: LCFF_X18_Y15_N23
stratixii_lcell_ff \rf[31][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][8]~regout ));

// Location: LCCOMB_X18_Y16_N16
stratixii_lcell_comb_1000_03CF444403CF7777_81_4 \rs1~88 (
	.dataa(\rf[29][8]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[27][8]~regout ),
	.datad(\rf[25][8]~regout ),
	.datae(\rs1_addr[2]~combout ),
	.dataf(\rf[31][8]~regout ),
	.combout(\rs1~88_combout ));
// synopsys translate_off
// defparam \rs1~88 .extended_lut = "off";
// defparam \rs1~88 .lut_mask = 64'h03CF444403CF7777;
// defparam \rs1~88 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y17_N23
stratixii_lcell_ff \rf[3][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][8]~regout ));

// Location: LCFF_X19_Y17_N15
stratixii_lcell_ff \rf[1][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][8]~regout ));

// Location: LCFF_X19_Y17_N25
stratixii_lcell_ff \rf[7][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][8]~regout ));

// Location: LCFF_X22_Y20_N11
stratixii_lcell_ff \rf[5][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][8]~regout ));

// Location: LCCOMB_X19_Y17_N24
stratixii_lcell_comb_1000_02A207A752F257F7_81_4 \rs1~85 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[3][8]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[1][8]~regout ),
	.datae(\rf[7][8]~regout ),
	.dataf(\rf[5][8]~regout ),
	.combout(\rs1~85_combout ));
// synopsys translate_off
// defparam \rs1~85 .extended_lut = "off";
// defparam \rs1~85 .lut_mask = 64'h02A207A752F257F7;
// defparam \rs1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y21_N13
stratixii_lcell_ff \rf[21][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][8]~regout ));

// Location: LCFF_X22_Y21_N23
stratixii_lcell_ff \rf[17][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][8]~regout ));

// Location: LCFF_X21_Y15_N5
stratixii_lcell_ff \rf[23][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][8]~regout ));

// Location: LCCOMB_X22_Y21_N22
stratixii_lcell_comb_1000_110CDD0C113FDD3F_81_4 \rs1~86 (
	.dataa(\rf[19][8]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[21][8]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[17][8]~regout ),
	.dataf(\rf[23][8]~regout ),
	.combout(\rs1~86_combout ));
// synopsys translate_off
// defparam \rs1~86 .extended_lut = "off";
// defparam \rs1~86 .lut_mask = 64'h110CDD0C113FDD3F;
// defparam \rs1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y15_N5
stratixii_lcell_ff \rf[15][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][8]~regout ));

// Location: LCFF_X23_Y15_N17
stratixii_lcell_ff \rf[9][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][8]~regout ));

// Location: LCFF_X23_Y17_N3
stratixii_lcell_ff \rf[11][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][8]~regout ));

// Location: LCCOMB_X23_Y15_N16
stratixii_lcell_comb_1000_0407C4C73437F4F7_81_4 \rs1~87 (
	.dataa(\rf[13][8]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[15][8]~regout ),
	.datae(\rf[9][8]~regout ),
	.dataf(\rf[11][8]~regout ),
	.combout(\rs1~87_combout ));
// synopsys translate_off
// defparam \rs1~87 .extended_lut = "off";
// defparam \rs1~87 .lut_mask = 64'h0407C4C73437F4F7;
// defparam \rs1~87 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
stratixii_lcell_comb_1000_018923AB45CD67EF_81_4 \rs1~89 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~88_combout ),
	.datad(\rs1~85_combout ),
	.datae(\rs1~86_combout ),
	.dataf(\rs1~87_combout ),
	.combout(\rs1~89_combout ));
// synopsys translate_off
// defparam \rs1~89 .extended_lut = "off";
// defparam \rs1~89 .lut_mask = 64'h018923AB45CD67EF;
// defparam \rs1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y19_N9
stratixii_lcell_ff \rf[22][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][8]~regout ));

// Location: LCFF_X23_Y13_N23
stratixii_lcell_ff \rf[30][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][8]~regout ));

// Location: LCFF_X25_Y19_N15
stratixii_lcell_ff \rf[6][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][8]~regout ));

// Location: LCFF_X25_Y19_N27
stratixii_lcell_ff \rf[14][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][8]~regout ));

// Location: LCCOMB_X25_Y19_N14
stratixii_lcell_comb_1000_0027AA275527FF27_81_4 \rs1~93 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[22][8]~regout ),
	.datac(\rf[30][8]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[6][8]~regout ),
	.dataf(\rf[14][8]~regout ),
	.combout(\rs1~93_combout ));
// synopsys translate_off
// defparam \rs1~93 .extended_lut = "off";
// defparam \rs1~93 .lut_mask = 64'h0027AA275527FF27;
// defparam \rs1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y14_N1
stratixii_lcell_ff \rf[24][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][8]~regout ));

// Location: LCFF_X14_Y14_N19
stratixii_lcell_ff \rf[8][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][8]~regout ));

// Location: LCFF_X15_Y15_N7
stratixii_lcell_ff \rf[16][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][8]~regout ));

// Location: LCFF_X15_Y15_N19
stratixii_lcell_ff \rf[4][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][8]~regout ));

// Location: LCCOMB_X14_Y18_N12
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][8]~feeder (
	.dataf(\rd_in[8]~combout ),
	.combout(\rf[28][8]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][8]~feeder .extended_lut = "off";
// defparam \rf[28][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N13
stratixii_lcell_ff \rf[28][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][8]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][8]~regout ));

// Location: LCFF_X22_Y20_N3
stratixii_lcell_ff \rf[12][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][8]~regout ));

// Location: LCFF_X14_Y14_N31
stratixii_lcell_ff \rf[20][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][8]~regout ));

// Location: LCCOMB_X15_Y15_N16
stratixii_lcell_comb_1000_220522AF770577AF_81_4 \rs1~90 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[4][8]~regout ),
	.datac(\rf[28][8]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[12][8]~regout ),
	.dataf(\rf[20][8]~regout ),
	.combout(\rs1~90_combout ));
// synopsys translate_off
// defparam \rs1~90 .extended_lut = "off";
// defparam \rs1~90 .lut_mask = 64'h220522AF770577AF;
// defparam \rs1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
stratixii_lcell_comb_1000_010B515BA1ABF1FB_81_4 \rs1~91 (
	.dataa(\rs1[0]~6_combout ),
	.datab(\rf[24][8]~regout ),
	.datac(\rs1[0]~7_combout ),
	.datad(\rf[8][8]~regout ),
	.datae(\rf[16][8]~regout ),
	.dataf(\rs1~90_combout ),
	.combout(\rs1~91_combout ));
// synopsys translate_off
// defparam \rs1~91 .extended_lut = "off";
// defparam \rs1~91 .lut_mask = 64'h010B515BA1ABF1FB;
// defparam \rs1~91 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
stratixii_lcell_comb_1000_3030505F3F3F505F_81_4 \rs1~94 (
	.dataa(\rs1~92_combout ),
	.datab(\rs1~89_combout ),
	.datac(\rs1[0]~11_combout ),
	.datad(\rs1~93_combout ),
	.datae(\rs1[0]~12_combout ),
	.dataf(\rs1~91_combout ),
	.combout(\rs1~94_combout ));
// synopsys translate_off
// defparam \rs1~94 .extended_lut = "off";
// defparam \rs1~94 .lut_mask = 64'h3030505F3F3F505F;
// defparam \rs1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y19_N19
stratixii_lcell_ff \rs1[8]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~94_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[8]~reg0_regout ));

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[9]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[9]));
// synopsys translate_off
// defparam \rd_in[9]~I .ddio_mode = "none";
// defparam \rd_in[9]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[9]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[9]~I .dqs_out_mode = "none";
// defparam \rd_in[9]~I .inclk_input = "normal";
// defparam \rd_in[9]~I .input_async_reset = "none";
// defparam \rd_in[9]~I .input_power_up = "low";
// defparam \rd_in[9]~I .input_register_mode = "none";
// defparam \rd_in[9]~I .input_sync_reset = "none";
// defparam \rd_in[9]~I .oe_async_reset = "none";
// defparam \rd_in[9]~I .oe_power_up = "low";
// defparam \rd_in[9]~I .oe_register_mode = "none";
// defparam \rd_in[9]~I .oe_sync_reset = "none";
// defparam \rd_in[9]~I .operation_mode = "input";
// defparam \rd_in[9]~I .output_async_reset = "none";
// defparam \rd_in[9]~I .output_power_up = "low";
// defparam \rd_in[9]~I .output_register_mode = "none";
// defparam \rd_in[9]~I .output_sync_reset = "none";
// defparam \rd_in[9]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[9]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X21_Y12_N23
stratixii_lcell_ff \rf[26][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][9]~regout ));

// Location: LCFF_X21_Y12_N3
stratixii_lcell_ff \rf[2][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][9]~regout ));

// Location: LCFF_X17_Y19_N9
stratixii_lcell_ff \rf[10][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][9]~regout ));

// Location: LCCOMB_X21_Y12_N2
stratixii_lcell_comb_1000_0053F0530F53FF53_81_4 \rs1~102 (
	.dataa(\rf[18][9]~regout ),
	.datab(\rf[26][9]~regout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[2][9]~regout ),
	.dataf(\rf[10][9]~regout ),
	.combout(\rs1~102_combout ));
// synopsys translate_off
// defparam \rs1~102 .extended_lut = "off";
// defparam \rs1~102 .lut_mask = 64'h0053F0530F53FF53;
// defparam \rs1~102 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y13_N11
stratixii_lcell_ff \rf[22][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][9]~regout ));

// Location: LCFF_X23_Y13_N1
stratixii_lcell_ff \rf[30][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][9]~regout ));

// Location: LCFF_X25_Y13_N7
stratixii_lcell_ff \rf[6][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][9]~regout ));

// Location: LCFF_X25_Y13_N31
stratixii_lcell_ff \rf[14][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][9]~regout ));

// Location: LCCOMB_X25_Y13_N6
stratixii_lcell_comb_1000_0027AA275527FF27_81_4 \rs1~103 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[22][9]~regout ),
	.datac(\rf[30][9]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[6][9]~regout ),
	.dataf(\rf[14][9]~regout ),
	.combout(\rs1~103_combout ));
// synopsys translate_off
// defparam \rs1~103 .extended_lut = "off";
// defparam \rs1~103 .lut_mask = 64'h0027AA275527FF27;
// defparam \rs1~103 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y15_N31
stratixii_lcell_ff \rf[23][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][9]~regout ));

// Location: LCFF_X21_Y15_N11
stratixii_lcell_ff \rf[19][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][9]~regout ));

// Location: LCFF_X22_Y18_N5
stratixii_lcell_ff \rf[21][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][9]~regout ));

// Location: LCCOMB_X21_Y15_N18
stratixii_lcell_comb_1000_4403770344CF77CF_81_4 \rs1~96 (
	.dataa(\rf[17][9]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[23][9]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[19][9]~regout ),
	.dataf(\rf[21][9]~regout ),
	.combout(\rs1~96_combout ));
// synopsys translate_off
// defparam \rs1~96 .extended_lut = "off";
// defparam \rs1~96 .lut_mask = 64'h4403770344CF77CF;
// defparam \rs1~96 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y16_N23
stratixii_lcell_ff \rf[29][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][9]~regout ));

// Location: LCFF_X21_Y14_N25
stratixii_lcell_ff \rf[27][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][9]~regout ));

// Location: LCFF_X18_Y15_N9
stratixii_lcell_ff \rf[31][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][9]~regout ));

// Location: LCCOMB_X18_Y16_N2
stratixii_lcell_comb_1000_470047CC473347FF_81_4 \rs1~98 (
	.dataa(\rf[25][9]~regout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[29][9]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[27][9]~regout ),
	.dataf(\rf[31][9]~regout ),
	.combout(\rs1~98_combout ));
// synopsys translate_off
// defparam \rs1~98 .extended_lut = "off";
// defparam \rs1~98 .lut_mask = 64'h470047CC473347FF;
// defparam \rs1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y14_N5
stratixii_lcell_ff \rf[3][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][9]~regout ));

// Location: LCCOMB_X26_Y17_N0
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[7][9]~feeder (
	.dataf(\rd_in[9]~combout ),
	.combout(\rf[7][9]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][9]~feeder .extended_lut = "off";
// defparam \rf[7][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[7][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y17_N1
stratixii_lcell_ff \rf[7][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][9]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][9]~regout ));

// Location: LCFF_X21_Y14_N19
stratixii_lcell_ff \rf[1][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][9]~regout ));

// Location: LCFF_X26_Y17_N29
stratixii_lcell_ff \rf[5][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][9]~regout ));

// Location: LCCOMB_X21_Y14_N18
stratixii_lcell_comb_1000_02138A9B4657CEDF_81_4 \rs1~95 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[3][9]~regout ),
	.datad(\rf[7][9]~regout ),
	.datae(\rf[1][9]~regout ),
	.dataf(\rf[5][9]~regout ),
	.combout(\rs1~95_combout ));
// synopsys translate_off
// defparam \rs1~95 .extended_lut = "off";
// defparam \rs1~95 .lut_mask = 64'h02138A9B4657CEDF;
// defparam \rs1~95 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
stratixii_lcell_comb_1000_03440377CF44CF77_81_4 \rs1~99 (
	.dataa(\rs1~97_combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~96_combout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rs1~98_combout ),
	.dataf(\rs1~95_combout ),
	.combout(\rs1~99_combout ));
// synopsys translate_off
// defparam \rs1~99 .extended_lut = "off";
// defparam \rs1~99 .lut_mask = 64'h03440377CF44CF77;
// defparam \rs1~99 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y14_N21
stratixii_lcell_ff \rf[8][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][9]~regout ));

// Location: LCFF_X14_Y14_N25
stratixii_lcell_ff \rf[24][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][9]~regout ));

// Location: LCFF_X13_Y16_N29
stratixii_lcell_ff \rf[16][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][9]~regout ));

// Location: LCFF_X14_Y18_N15
stratixii_lcell_ff \rf[28][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][9]~regout ));

// Location: LCFF_X13_Y16_N19
stratixii_lcell_ff \rf[4][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][9]~regout ));

// Location: LCFF_X15_Y13_N1
stratixii_lcell_ff \rf[12][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][9]~regout ));

// Location: LCCOMB_X13_Y16_N10
stratixii_lcell_comb_1000_1013D0D31C1FDCDF_81_4 \rs1~100 (
	.dataa(\rf[20][9]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[28][9]~regout ),
	.datae(\rf[4][9]~regout ),
	.dataf(\rf[12][9]~regout ),
	.combout(\rs1~100_combout ));
// synopsys translate_off
// defparam \rs1~100 .extended_lut = "off";
// defparam \rs1~100 .lut_mask = 64'h1013D0D31C1FDCDF;
// defparam \rs1~100 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
stratixii_lcell_comb_1000_021346578A9BCEDF_81_4 \rs1~101 (
	.dataa(\rs1[0]~6_combout ),
	.datab(\rs1[0]~7_combout ),
	.datac(\rf[8][9]~regout ),
	.datad(\rf[24][9]~regout ),
	.datae(\rf[16][9]~regout ),
	.dataf(\rs1~100_combout ),
	.combout(\rs1~101_combout ));
// synopsys translate_off
// defparam \rs1~101 .extended_lut = "off";
// defparam \rs1~101 .lut_mask = 64'h021346578A9BCEDF;
// defparam \rs1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
stratixii_lcell_comb_1000_02138A9B4657CEDF_81_4 \rs1~104 (
	.dataa(\rs1[0]~11_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1~102_combout ),
	.datad(\rs1~103_combout ),
	.datae(\rs1~99_combout ),
	.dataf(\rs1~101_combout ),
	.combout(\rs1~104_combout ));
// synopsys translate_off
// defparam \rs1~104 .extended_lut = "off";
// defparam \rs1~104 .lut_mask = 64'h02138A9B4657CEDF;
// defparam \rs1~104 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y19_N21
stratixii_lcell_ff \rs1[9]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~104_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[9]~reg0_regout ));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[10]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[10]));
// synopsys translate_off
// defparam \rd_in[10]~I .ddio_mode = "none";
// defparam \rd_in[10]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[10]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[10]~I .dqs_out_mode = "none";
// defparam \rd_in[10]~I .inclk_input = "normal";
// defparam \rd_in[10]~I .input_async_reset = "none";
// defparam \rd_in[10]~I .input_power_up = "low";
// defparam \rd_in[10]~I .input_register_mode = "none";
// defparam \rd_in[10]~I .input_sync_reset = "none";
// defparam \rd_in[10]~I .oe_async_reset = "none";
// defparam \rd_in[10]~I .oe_power_up = "low";
// defparam \rd_in[10]~I .oe_register_mode = "none";
// defparam \rd_in[10]~I .oe_sync_reset = "none";
// defparam \rd_in[10]~I .operation_mode = "input";
// defparam \rd_in[10]~I .output_async_reset = "none";
// defparam \rd_in[10]~I .output_power_up = "low";
// defparam \rd_in[10]~I .output_register_mode = "none";
// defparam \rd_in[10]~I .output_sync_reset = "none";
// defparam \rd_in[10]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[10]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X18_Y16_N11
stratixii_lcell_ff \rf[29][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][10]~regout ));

// Location: LCFF_X18_Y16_N25
stratixii_lcell_ff \rf[25][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][10]~regout ));

// Location: LCFF_X22_Y16_N27
stratixii_lcell_ff \rf[27][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][10]~regout ));

// Location: LCFF_X18_Y15_N29
stratixii_lcell_ff \rf[31][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][10]~regout ));

// Location: LCCOMB_X18_Y16_N14
stratixii_lcell_comb_1000_1B001BAA1B551BFF_81_4 \rs1~108 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[29][10]~regout ),
	.datac(\rf[25][10]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[27][10]~regout ),
	.dataf(\rf[31][10]~regout ),
	.combout(\rs1~108_combout ));
// synopsys translate_off
// defparam \rs1~108 .extended_lut = "off";
// defparam \rs1~108 .lut_mask = 64'h1B001BAA1B551BFF;
// defparam \rs1~108 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y15_N23
stratixii_lcell_ff \rf[9][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][10]~regout ));

// Location: LCCOMB_X23_Y15_N24
stratixii_lcell_comb_1000_5555555555555555_11_0 \rf[15][10]~feeder (
	.dataa(\rd_in[10]~combout ),
	.combout(\rf[15][10]~feeder_combout ));
// synopsys translate_off
// defparam \rf[15][10]~feeder .extended_lut = "off";
// defparam \rf[15][10]~feeder .lut_mask = 64'h5555555555555555;
// defparam \rf[15][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y15_N25
stratixii_lcell_ff \rf[15][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[15][10]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][10]~regout ));

// Location: LCFF_X19_Y15_N25
stratixii_lcell_ff \rf[11][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][10]~regout ));

// Location: LCCOMB_X23_Y15_N30
stratixii_lcell_comb_1000_0C440C773F443F77_81_4 \rs1~107 (
	.dataa(\rf[13][10]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[9][10]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[15][10]~regout ),
	.dataf(\rf[11][10]~regout ),
	.combout(\rs1~107_combout ));
// synopsys translate_off
// defparam \rs1~107 .extended_lut = "off";
// defparam \rs1~107 .lut_mask = 64'h0C440C773F443F77;
// defparam \rs1~107 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y15_N23
stratixii_lcell_ff \rf[17][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][10]~regout ));

// Location: LCFF_X21_Y15_N27
stratixii_lcell_ff \rf[23][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][10]~regout ));

// Location: LCFF_X21_Y15_N7
stratixii_lcell_ff \rf[19][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][10]~regout ));

// Location: LCFF_X22_Y18_N9
stratixii_lcell_ff \rf[21][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][10]~regout ));

// Location: LCCOMB_X21_Y15_N6
stratixii_lcell_comb_1000_202570752A2F7A7F_81_4 \rs1~106 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[17][10]~regout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[23][10]~regout ),
	.datae(\rf[19][10]~regout ),
	.dataf(\rf[21][10]~regout ),
	.combout(\rs1~106_combout ));
// synopsys translate_off
// defparam \rs1~106 .extended_lut = "off";
// defparam \rs1~106 .lut_mask = 64'h202570752A2F7A7F;
// defparam \rs1~106 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y15_N3
stratixii_lcell_ff \rf[1][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][10]~regout ));

// Location: LCFF_X22_Y16_N23
stratixii_lcell_ff \rf[7][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][10]~regout ));

// Location: LCFF_X22_Y16_N19
stratixii_lcell_ff \rf[5][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][10]~regout ));

// Location: LCCOMB_X19_Y15_N0
stratixii_lcell_comb_1000_1D001D331DCC1DFF_81_4 \rs1~105 (
	.dataa(\rf[3][10]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[1][10]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[7][10]~regout ),
	.dataf(\rf[5][10]~regout ),
	.combout(\rs1~105_combout ));
// synopsys translate_off
// defparam \rs1~105 .extended_lut = "off";
// defparam \rs1~105 .lut_mask = 64'h1D001D331DCC1DFF;
// defparam \rs1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
stratixii_lcell_comb_1000_051105BBAF11AFBB_81_4 \rs1~109 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1~108_combout ),
	.datac(\rs1~107_combout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rs1~106_combout ),
	.dataf(\rs1~105_combout ),
	.combout(\rs1~109_combout ));
// synopsys translate_off
// defparam \rs1~109 .extended_lut = "off";
// defparam \rs1~109 .lut_mask = 64'h051105BBAF11AFBB;
// defparam \rs1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y21_N15
stratixii_lcell_ff \rf[30][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][10]~regout ));

// Location: LCFF_X23_Y21_N27
stratixii_lcell_ff \rf[22][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][10]~regout ));

// Location: LCFF_X23_Y21_N13
stratixii_lcell_ff \rf[6][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][10]~regout ));

// Location: LCFF_X25_Y13_N19
stratixii_lcell_ff \rf[14][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][10]~regout ));

// Location: LCCOMB_X23_Y21_N12
stratixii_lcell_comb_1000_010BA1AB515BF1FB_81_4 \rs1~113 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[30][10]~regout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[22][10]~regout ),
	.datae(\rf[6][10]~regout ),
	.dataf(\rf[14][10]~regout ),
	.combout(\rs1~113_combout ));
// synopsys translate_off
// defparam \rs1~113 .extended_lut = "off";
// defparam \rs1~113 .lut_mask = 64'h010BA1AB515BF1FB;
// defparam \rs1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X13_Y16_N23
stratixii_lcell_ff \rf[16][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][10]~regout ));

// Location: LCFF_X18_Y13_N7
stratixii_lcell_ff \rf[8][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][10]~regout ));

// Location: LCFF_X14_Y14_N23
stratixii_lcell_ff \rf[24][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][10]~regout ));

// Location: LCFF_X13_Y16_N3
stratixii_lcell_ff \rf[4][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][10]~regout ));

// Location: LCCOMB_X15_Y13_N2
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][10]~feeder (
	.dataf(\rd_in[10]~combout ),
	.combout(\rf[12][10]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][10]~feeder .extended_lut = "off";
// defparam \rf[12][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y13_N3
stratixii_lcell_ff \rf[12][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][10]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][10]~regout ));

// Location: LCFF_X18_Y13_N3
stratixii_lcell_ff \rf[20][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][10]~regout ));

// Location: LCCOMB_X15_Y13_N20
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][10]~feeder (
	.dataf(\rd_in[10]~combout ),
	.combout(\rf[28][10]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][10]~feeder .extended_lut = "off";
// defparam \rf[28][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y13_N21
stratixii_lcell_ff \rf[28][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][10]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][10]~regout ));

// Location: LCCOMB_X13_Y16_N16
stratixii_lcell_comb_1000_084C2A6E195D3B7F_81_4 \rs1~110 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[4][10]~regout ),
	.datad(\rf[12][10]~regout ),
	.datae(\rf[20][10]~regout ),
	.dataf(\rf[28][10]~regout ),
	.combout(\rs1~110_combout ));
// synopsys translate_off
// defparam \rs1~110 .extended_lut = "off";
// defparam \rs1~110 .lut_mask = 64'h084C2A6E195D3B7F;
// defparam \rs1~110 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
stratixii_lcell_comb_1000_110A115FBB0ABB5F_81_4 \rs1~111 (
	.dataa(\rs1[0]~6_combout ),
	.datab(\rf[16][10]~regout ),
	.datac(\rf[8][10]~regout ),
	.datad(\rs1[0]~7_combout ),
	.datae(\rf[24][10]~regout ),
	.dataf(\rs1~110_combout ),
	.combout(\rs1~111_combout ));
// synopsys translate_off
// defparam \rs1~111 .extended_lut = "off";
// defparam \rs1~111 .lut_mask = 64'h110A115FBB0ABB5F;
// defparam \rs1~111 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
stratixii_lcell_comb_1000_04C407C734F437F7_81_4 \rs1~114 (
	.dataa(\rs1~112_combout ),
	.datab(\rs1[0]~11_combout ),
	.datac(\rs1[0]~12_combout ),
	.datad(\rs1~109_combout ),
	.datae(\rs1~113_combout ),
	.dataf(\rs1~111_combout ),
	.combout(\rs1~114_combout ));
// synopsys translate_off
// defparam \rs1~114 .extended_lut = "off";
// defparam \rs1~114 .lut_mask = 64'h04C407C734F437F7;
// defparam \rs1~114 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y19_N11
stratixii_lcell_ff \rs1[10]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~114_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[10]~reg0_regout ));

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[11]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[11]));
// synopsys translate_off
// defparam \rd_in[11]~I .ddio_mode = "none";
// defparam \rd_in[11]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[11]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[11]~I .dqs_out_mode = "none";
// defparam \rd_in[11]~I .inclk_input = "normal";
// defparam \rd_in[11]~I .input_async_reset = "none";
// defparam \rd_in[11]~I .input_power_up = "low";
// defparam \rd_in[11]~I .input_register_mode = "none";
// defparam \rd_in[11]~I .input_sync_reset = "none";
// defparam \rd_in[11]~I .oe_async_reset = "none";
// defparam \rd_in[11]~I .oe_power_up = "low";
// defparam \rd_in[11]~I .oe_register_mode = "none";
// defparam \rd_in[11]~I .oe_sync_reset = "none";
// defparam \rd_in[11]~I .operation_mode = "input";
// defparam \rd_in[11]~I .output_async_reset = "none";
// defparam \rd_in[11]~I .output_power_up = "low";
// defparam \rd_in[11]~I .output_register_mode = "none";
// defparam \rd_in[11]~I .output_sync_reset = "none";
// defparam \rd_in[11]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[11]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X21_Y12_N25
stratixii_lcell_ff \rf[26][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][11]~regout ));

// Location: LCFF_X21_Y12_N27
stratixii_lcell_ff \rf[2][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][11]~regout ));

// Location: LCFF_X17_Y19_N23
stratixii_lcell_ff \rf[10][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][11]~regout ));

// Location: LCCOMB_X21_Y12_N26
stratixii_lcell_comb_1000_0047CC473347FF47_81_4 \rs1~122 (
	.dataa(\rf[18][11]~regout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rf[26][11]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[2][11]~regout ),
	.dataf(\rf[10][11]~regout ),
	.combout(\rs1~122_combout ));
// synopsys translate_off
// defparam \rs1~122 .extended_lut = "off";
// defparam \rs1~122 .lut_mask = 64'h0047CC473347FF47;
// defparam \rs1~122 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y13_N21
stratixii_lcell_ff \rf[14][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][11]~regout ));

// Location: LCFF_X25_Y13_N29
stratixii_lcell_ff \rf[22][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][11]~regout ));

// Location: LCFF_X25_Y13_N23
stratixii_lcell_ff \rf[6][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][11]~regout ));

// Location: LCFF_X23_Y13_N25
stratixii_lcell_ff \rf[30][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][11]~regout ));

// Location: LCCOMB_X25_Y13_N22
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs1~123 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[14][11]~regout ),
	.datad(\rf[22][11]~regout ),
	.datae(\rf[6][11]~regout ),
	.dataf(\rf[30][11]~regout ),
	.combout(\rs1~123_combout ));
// synopsys translate_off
// defparam \rs1~123 .extended_lut = "off";
// defparam \rs1~123 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs1~123 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y13_N11
stratixii_lcell_ff \rf[8][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][11]~regout ));

// Location: LCCOMB_X15_Y13_N26
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][11]~feeder (
	.dataf(\rd_in[11]~combout ),
	.combout(\rf[28][11]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][11]~feeder .extended_lut = "off";
// defparam \rf[28][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y13_N27
stratixii_lcell_ff \rf[28][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][11]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][11]~regout ));

// Location: LCCOMB_X15_Y13_N22
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][11]~feeder (
	.dataf(\rd_in[11]~combout ),
	.combout(\rf[12][11]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][11]~feeder .extended_lut = "off";
// defparam \rf[12][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y13_N23
stratixii_lcell_ff \rf[12][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][11]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][11]~regout ));

// Location: LCFF_X13_Y14_N17
stratixii_lcell_ff \rf[4][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][11]~regout ));

// Location: LCCOMB_X13_Y14_N28
stratixii_lcell_comb_1000_10131C1FD0D3DCDF_81_4 \rs1~120 (
	.dataa(\rf[20][11]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[28][11]~regout ),
	.datae(\rf[12][11]~regout ),
	.dataf(\rf[4][11]~regout ),
	.combout(\rs1~120_combout ));
// synopsys translate_off
// defparam \rs1~120 .extended_lut = "off";
// defparam \rs1~120 .lut_mask = 64'h10131C1FD0D3DCDF;
// defparam \rs1~120 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y14_N9
stratixii_lcell_ff \rf[24][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][11]~regout ));

// Location: LCCOMB_X13_Y14_N8
stratixii_lcell_comb_1000_110CDD0C113FDD3F_81_4 \rs1~121 (
	.dataa(\rf[16][11]~regout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rf[8][11]~regout ),
	.datad(\rs1[0]~7_combout ),
	.datae(\rs1~120_combout ),
	.dataf(\rf[24][11]~regout ),
	.combout(\rs1~121_combout ));
// synopsys translate_off
// defparam \rs1~121 .extended_lut = "off";
// defparam \rs1~121 .lut_mask = 64'h110CDD0C113FDD3F;
// defparam \rs1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y16_N11
stratixii_lcell_ff \rf[13][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][11]~regout ));

// Location: LCFF_X26_Y16_N13
stratixii_lcell_ff \rf[15][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][11]~regout ));

// Location: LCFF_X21_Y20_N15
stratixii_lcell_ff \rf[11][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][11]~regout ));

// Location: LCFF_X26_Y16_N29
stratixii_lcell_ff \rf[9][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][11]~regout ));

// Location: LCCOMB_X26_Y16_N18
stratixii_lcell_comb_1000_02075257A2A7F2F7_81_4 \rs1~117 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[13][11]~regout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[15][11]~regout ),
	.datae(\rf[11][11]~regout ),
	.dataf(\rf[9][11]~regout ),
	.combout(\rs1~117_combout ));
// synopsys translate_off
// defparam \rs1~117 .extended_lut = "off";
// defparam \rs1~117 .lut_mask = 64'h02075257A2A7F2F7;
// defparam \rs1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y21_N23
stratixii_lcell_ff \rf[23][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][11]~regout ));

// Location: LCFF_X21_Y21_N27
stratixii_lcell_ff \rf[19][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][11]~regout ));

// Location: LCFF_X22_Y18_N13
stratixii_lcell_ff \rf[21][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][11]~regout ));

// Location: LCCOMB_X21_Y21_N30
stratixii_lcell_comb_1000_4403770344CF77CF_81_4 \rs1~116 (
	.dataa(\rf[17][11]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[23][11]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[19][11]~regout ),
	.dataf(\rf[21][11]~regout ),
	.combout(\rs1~116_combout ));
// synopsys translate_off
// defparam \rs1~116 .extended_lut = "off";
// defparam \rs1~116 .lut_mask = 64'h4403770344CF77CF;
// defparam \rs1~116 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y20_N19
stratixii_lcell_ff \rf[27][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][11]~regout ));

// Location: LCFF_X18_Y20_N3
stratixii_lcell_ff \rf[31][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][11]~regout ));

// Location: LCFF_X18_Y16_N19
stratixii_lcell_ff \rf[29][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][11]~regout ));

// Location: LCCOMB_X18_Y20_N0
stratixii_lcell_comb_1000_407043734C7C4F7F_81_4 \rs1~118 (
	.dataa(\rf[25][11]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[27][11]~regout ),
	.datae(\rf[31][11]~regout ),
	.dataf(\rf[29][11]~regout ),
	.combout(\rs1~118_combout ));
// synopsys translate_off
// defparam \rs1~118 .extended_lut = "off";
// defparam \rs1~118 .lut_mask = 64'h407043734C7C4F7F;
// defparam \rs1~118 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y20_N7
stratixii_lcell_ff \rf[1][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][11]~regout ));

// Location: LCFF_X21_Y20_N11
stratixii_lcell_ff \rf[3][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][11]~regout ));

// Location: LCFF_X17_Y17_N3
stratixii_lcell_ff \rf[7][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][11]~regout ));

// Location: LCFF_X26_Y17_N31
stratixii_lcell_ff \rf[5][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][11]~regout ));

// Location: LCCOMB_X21_Y20_N4
stratixii_lcell_comb_1000_207025752A7A2F7F_81_4 \rs1~115 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[1][11]~regout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[3][11]~regout ),
	.datae(\rf[7][11]~regout ),
	.dataf(\rf[5][11]~regout ),
	.combout(\rs1~115_combout ));
// synopsys translate_off
// defparam \rs1~115 .extended_lut = "off";
// defparam \rs1~115 .lut_mask = 64'h207025752A7A2F7F;
// defparam \rs1~115 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
stratixii_lcell_comb_1000_024613578ACE9BDF_81_4 \rs1~119 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rs1~117_combout ),
	.datad(\rs1~116_combout ),
	.datae(\rs1~118_combout ),
	.dataf(\rs1~115_combout ),
	.combout(\rs1~119_combout ));
// synopsys translate_off
// defparam \rs1~119 .extended_lut = "off";
// defparam \rs1~119 .lut_mask = 64'h024613578ACE9BDF;
// defparam \rs1~119 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
stratixii_lcell_comb_1000_00275527AA27FF27_81_4 \rs1~124 (
	.dataa(\rs1[0]~11_combout ),
	.datab(\rs1~122_combout ),
	.datac(\rs1~123_combout ),
	.datad(\rs1[0]~12_combout ),
	.datae(\rs1~121_combout ),
	.dataf(\rs1~119_combout ),
	.combout(\rs1~124_combout ));
// synopsys translate_off
// defparam \rs1~124 .extended_lut = "off";
// defparam \rs1~124 .lut_mask = 64'h00275527AA27FF27;
// defparam \rs1~124 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y15_N19
stratixii_lcell_ff \rs1[11]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~124_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[11]~reg0_regout ));

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[12]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[12]));
// synopsys translate_off
// defparam \rd_in[12]~I .ddio_mode = "none";
// defparam \rd_in[12]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[12]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[12]~I .dqs_out_mode = "none";
// defparam \rd_in[12]~I .inclk_input = "normal";
// defparam \rd_in[12]~I .input_async_reset = "none";
// defparam \rd_in[12]~I .input_power_up = "low";
// defparam \rd_in[12]~I .input_register_mode = "none";
// defparam \rd_in[12]~I .input_sync_reset = "none";
// defparam \rd_in[12]~I .oe_async_reset = "none";
// defparam \rd_in[12]~I .oe_power_up = "low";
// defparam \rd_in[12]~I .oe_register_mode = "none";
// defparam \rd_in[12]~I .oe_sync_reset = "none";
// defparam \rd_in[12]~I .operation_mode = "input";
// defparam \rd_in[12]~I .output_async_reset = "none";
// defparam \rd_in[12]~I .output_power_up = "low";
// defparam \rd_in[12]~I .output_register_mode = "none";
// defparam \rd_in[12]~I .output_sync_reset = "none";
// defparam \rd_in[12]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[12]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X25_Y13_N9
stratixii_lcell_ff \rf[14][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][12]~regout ));

// Location: LCFF_X25_Y13_N25
stratixii_lcell_ff \rf[22][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][12]~regout ));

// Location: LCFF_X25_Y13_N1
stratixii_lcell_ff \rf[6][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][12]~regout ));

// Location: LCFF_X23_Y13_N7
stratixii_lcell_ff \rf[30][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][12]~regout ));

// Location: LCCOMB_X25_Y13_N0
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs1~133 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[14][12]~regout ),
	.datad(\rf[22][12]~regout ),
	.datae(\rf[6][12]~regout ),
	.dataf(\rf[30][12]~regout ),
	.combout(\rs1~133_combout ));
// synopsys translate_off
// defparam \rs1~133 .extended_lut = "off";
// defparam \rs1~133 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs1~133 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y13_N13
stratixii_lcell_ff \rf[8][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][12]~regout ));

// Location: LCFF_X18_Y13_N5
stratixii_lcell_ff \rf[24][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][12]~regout ));

// Location: LCFF_X17_Y13_N13
stratixii_lcell_ff \rf[16][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][12]~regout ));

// Location: LCFF_X17_Y13_N1
stratixii_lcell_ff \rf[4][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][12]~regout ));

// Location: LCFF_X17_Y13_N7
stratixii_lcell_ff \rf[20][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][12]~regout ));

// Location: LCCOMB_X15_Y13_N12
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][12]~feeder (
	.dataf(\rd_in[12]~combout ),
	.combout(\rf[28][12]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][12]~feeder .extended_lut = "off";
// defparam \rf[28][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y13_N13
stratixii_lcell_ff \rf[28][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][12]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][12]~regout ));

// Location: LCCOMB_X15_Y13_N24
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][12]~feeder (
	.dataf(\rd_in[12]~combout ),
	.combout(\rf[12][12]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][12]~feeder .extended_lut = "off";
// defparam \rf[12][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y13_N25
stratixii_lcell_ff \rf[12][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][12]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][12]~regout ));

// Location: LCCOMB_X17_Y13_N26
stratixii_lcell_comb_1000_082A193B4C6E5D7F_81_4 \rs1~130 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[4][12]~regout ),
	.datad(\rf[20][12]~regout ),
	.datae(\rf[28][12]~regout ),
	.dataf(\rf[12][12]~regout ),
	.combout(\rs1~130_combout ));
// synopsys translate_off
// defparam \rs1~130 .extended_lut = "off";
// defparam \rs1~130 .lut_mask = 64'h082A193B4C6E5D7F;
// defparam \rs1~130 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs1~131 (
	.dataa(\rs1[0]~7_combout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rf[8][12]~regout ),
	.datad(\rf[24][12]~regout ),
	.datae(\rf[16][12]~regout ),
	.dataf(\rs1~130_combout ),
	.combout(\rs1~131_combout ));
// synopsys translate_off
// defparam \rs1~131 .extended_lut = "off";
// defparam \rs1~131 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs1~131 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y15_N19
stratixii_lcell_ff \rf[13][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][12]~regout ));

// Location: LCFF_X23_Y17_N9
stratixii_lcell_ff \rf[11][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][12]~regout ));

// Location: LCFF_X23_Y15_N13
stratixii_lcell_ff \rf[15][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][12]~regout ));

// Location: LCFF_X23_Y15_N21
stratixii_lcell_ff \rf[9][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][12]~regout ));

// Location: LCCOMB_X23_Y15_N2
stratixii_lcell_comb_1000_042615378CAE9DBF_81_4 \rs1~127 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[13][12]~regout ),
	.datad(\rf[11][12]~regout ),
	.datae(\rf[15][12]~regout ),
	.dataf(\rf[9][12]~regout ),
	.combout(\rs1~127_combout ));
// synopsys translate_off
// defparam \rs1~127 .extended_lut = "off";
// defparam \rs1~127 .lut_mask = 64'h042615378CAE9DBF;
// defparam \rs1~127 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y15_N29
stratixii_lcell_ff \rf[19][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][12]~regout ));

// Location: LCFF_X22_Y18_N19
stratixii_lcell_ff \rf[21][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][12]~regout ));

// Location: LCFF_X21_Y15_N15
stratixii_lcell_ff \rf[17][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][12]~regout ));

// Location: LCCOMB_X21_Y15_N14
stratixii_lcell_comb_1000_000FFF0F33553355_81_4 \rs1~126 (
	.dataa(\rf[23][12]~regout ),
	.datab(\rf[19][12]~regout ),
	.datac(\rf[21][12]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[17][12]~regout ),
	.dataf(\rs1_addr[1]~combout ),
	.combout(\rs1~126_combout ));
// synopsys translate_off
// defparam \rs1~126 .extended_lut = "off";
// defparam \rs1~126 .lut_mask = 64'h000FFF0F33553355;
// defparam \rs1~126 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y14_N3
stratixii_lcell_ff \rf[3][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][12]~regout ));

// Location: LCFF_X21_Y14_N15
stratixii_lcell_ff \rf[1][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][12]~regout ));

// Location: LCFF_X21_Y16_N3
stratixii_lcell_ff \rf[5][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][12]~regout ));

// Location: LCCOMB_X17_Y17_N6
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[7][12]~feeder (
	.dataf(\rd_in[12]~combout ),
	.combout(\rf[7][12]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][12]~feeder .extended_lut = "off";
// defparam \rf[7][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[7][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N7
stratixii_lcell_ff \rf[7][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][12]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][12]~regout ));

// Location: LCCOMB_X21_Y14_N12
stratixii_lcell_comb_1000_028A46CE139B57DF_81_4 \rs1~125 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[3][12]~regout ),
	.datad(\rf[1][12]~regout ),
	.datae(\rf[5][12]~regout ),
	.dataf(\rf[7][12]~regout ),
	.combout(\rs1~125_combout ));
// synopsys translate_off
// defparam \rs1~125 .extended_lut = "off";
// defparam \rs1~125 .lut_mask = 64'h028A46CE139B57DF;
// defparam \rs1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y16_N7
stratixii_lcell_ff \rf[31][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][12]~regout ));

// Location: LCFF_X18_Y16_N1
stratixii_lcell_ff \rf[29][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][12]~regout ));

// Location: LCFF_X21_Y16_N5
stratixii_lcell_ff \rf[25][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][12]~regout ));

// Location: LCFF_X21_Y14_N23
stratixii_lcell_ff \rf[27][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][12]~regout ));

// Location: LCCOMB_X21_Y16_N10
stratixii_lcell_comb_1000_014589CD2367ABEF_81_4 \rs1~128 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[31][12]~regout ),
	.datad(\rf[29][12]~regout ),
	.datae(\rf[25][12]~regout ),
	.dataf(\rf[27][12]~regout ),
	.combout(\rs1~128_combout ));
// synopsys translate_off
// defparam \rs1~128 .extended_lut = "off";
// defparam \rs1~128 .lut_mask = 64'h014589CD2367ABEF;
// defparam \rs1~128 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
stratixii_lcell_comb_1000_110ABB0A115FBB5F_81_4 \rs1~129 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1~127_combout ),
	.datac(\rs1~126_combout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rs1~125_combout ),
	.dataf(\rs1~128_combout ),
	.combout(\rs1~129_combout ));
// synopsys translate_off
// defparam \rs1~129 .extended_lut = "off";
// defparam \rs1~129 .lut_mask = 64'h110ABB0A115FBB5F;
// defparam \rs1~129 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y12_N29
stratixii_lcell_ff \rf[18][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][12]~regout ));

// Location: LCFF_X21_Y12_N1
stratixii_lcell_ff \rf[26][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][12]~regout ));

// Location: LCFF_X21_Y12_N11
stratixii_lcell_ff \rf[2][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][12]~regout ));

// Location: LCFF_X29_Y18_N3
stratixii_lcell_ff \rf[10][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][12]~regout ));

// Location: LCCOMB_X21_Y12_N10
stratixii_lcell_comb_1000_1015B0B51A1FBABF_81_4 \rs1~132 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[18][12]~regout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[26][12]~regout ),
	.datae(\rf[2][12]~regout ),
	.dataf(\rf[10][12]~regout ),
	.combout(\rs1~132_combout ));
// synopsys translate_off
// defparam \rs1~132 .extended_lut = "off";
// defparam \rs1~132 .lut_mask = 64'h1015B0B51A1FBABF;
// defparam \rs1~132 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
stratixii_lcell_comb_1000_012389AB4567CDEF_81_4 \rs1~134 (
	.dataa(\rs1[0]~12_combout ),
	.datab(\rs1[0]~11_combout ),
	.datac(\rs1~133_combout ),
	.datad(\rs1~131_combout ),
	.datae(\rs1~129_combout ),
	.dataf(\rs1~132_combout ),
	.combout(\rs1~134_combout ));
// synopsys translate_off
// defparam \rs1~134 .extended_lut = "off";
// defparam \rs1~134 .lut_mask = 64'h012389AB4567CDEF;
// defparam \rs1~134 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y15_N23
stratixii_lcell_ff \rs1[12]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~134_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[12]~reg0_regout ));

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[13]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[13]));
// synopsys translate_off
// defparam \rd_in[13]~I .ddio_mode = "none";
// defparam \rd_in[13]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[13]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[13]~I .dqs_out_mode = "none";
// defparam \rd_in[13]~I .inclk_input = "normal";
// defparam \rd_in[13]~I .input_async_reset = "none";
// defparam \rd_in[13]~I .input_power_up = "low";
// defparam \rd_in[13]~I .input_register_mode = "none";
// defparam \rd_in[13]~I .input_sync_reset = "none";
// defparam \rd_in[13]~I .oe_async_reset = "none";
// defparam \rd_in[13]~I .oe_power_up = "low";
// defparam \rd_in[13]~I .oe_register_mode = "none";
// defparam \rd_in[13]~I .oe_sync_reset = "none";
// defparam \rd_in[13]~I .operation_mode = "input";
// defparam \rd_in[13]~I .output_async_reset = "none";
// defparam \rd_in[13]~I .output_power_up = "low";
// defparam \rd_in[13]~I .output_register_mode = "none";
// defparam \rd_in[13]~I .output_sync_reset = "none";
// defparam \rd_in[13]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[13]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X22_Y16_N21
stratixii_lcell_ff \rf[27][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][13]~regout ));

// Location: LCFF_X18_Y16_N31
stratixii_lcell_ff \rf[29][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][13]~regout ));

// Location: LCFF_X21_Y16_N17
stratixii_lcell_ff \rf[25][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][13]~regout ));

// Location: LCCOMB_X21_Y16_N0
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[31][13]~feeder (
	.dataf(\rd_in[13]~combout ),
	.combout(\rf[31][13]~feeder_combout ));
// synopsys translate_off
// defparam \rf[31][13]~feeder .extended_lut = "off";
// defparam \rf[31][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[31][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y16_N1
stratixii_lcell_ff \rf[31][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[31][13]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][13]~regout ));

// Location: LCCOMB_X21_Y16_N16
stratixii_lcell_comb_1000_0252A2F20757A7F7_81_4 \rs1~138 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[27][13]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[29][13]~regout ),
	.datae(\rf[25][13]~regout ),
	.dataf(\rf[31][13]~regout ),
	.combout(\rs1~138_combout ));
// synopsys translate_off
// defparam \rs1~138 .extended_lut = "off";
// defparam \rs1~138 .lut_mask = 64'h0252A2F20757A7F7;
// defparam \rs1~138 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y15_N31
stratixii_lcell_ff \rf[1][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][13]~regout ));

// Location: LCFF_X22_Y16_N15
stratixii_lcell_ff \rf[7][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][13]~regout ));

// Location: LCCOMB_X21_Y16_N28
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[5][13]~feeder (
	.dataf(\rd_in[13]~combout ),
	.combout(\rf[5][13]~feeder_combout ));
// synopsys translate_off
// defparam \rf[5][13]~feeder .extended_lut = "off";
// defparam \rf[5][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[5][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y16_N29
stratixii_lcell_ff \rf[5][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[5][13]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][13]~regout ));

// Location: LCFF_X18_Y17_N29
stratixii_lcell_ff \rf[3][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][13]~regout ));

// Location: LCCOMB_X19_Y15_N18
stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 \rs1~135 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[1][13]~regout ),
	.datad(\rf[7][13]~regout ),
	.datae(\rf[5][13]~regout ),
	.dataf(\rf[3][13]~regout ),
	.combout(\rs1~135_combout ));
// synopsys translate_off
// defparam \rs1~135 .extended_lut = "off";
// defparam \rs1~135 .lut_mask = 64'h08192A3B4C5D6E7F;
// defparam \rs1~135 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[9][13]~feeder (
	.dataf(\rd_in[13]~combout ),
	.combout(\rf[9][13]~feeder_combout ));
// synopsys translate_off
// defparam \rf[9][13]~feeder .extended_lut = "off";
// defparam \rf[9][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[9][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y15_N15
stratixii_lcell_ff \rf[9][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[9][13]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][13]~regout ));

// Location: LCFF_X23_Y17_N31
stratixii_lcell_ff \rf[11][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][13]~regout ));

// Location: LCFF_X25_Y16_N9
stratixii_lcell_ff \rf[15][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][13]~regout ));

// Location: LCFF_X25_Y16_N25
stratixii_lcell_ff \rf[13][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][13]~regout ));

// Location: LCCOMB_X23_Y15_N4
stratixii_lcell_comb_1000_220A225F770A775F_81_4 \rs1~137 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[9][13]~regout ),
	.datac(\rf[11][13]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[15][13]~regout ),
	.dataf(\rf[13][13]~regout ),
	.combout(\rs1~137_combout ));
// synopsys translate_off
// defparam \rs1~137 .extended_lut = "off";
// defparam \rs1~137 .lut_mask = 64'h220A225F770A775F;
// defparam \rs1~137 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y15_N19
stratixii_lcell_ff \rf[17][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][13]~regout ));

// Location: LCFF_X22_Y20_N1
stratixii_lcell_ff \rf[19][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][13]~regout ));

// Location: LCFF_X23_Y18_N17
stratixii_lcell_ff \rf[21][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][13]~regout ));

// Location: LCCOMB_X21_Y15_N22
stratixii_lcell_comb_1000_0C113F110CDD3FDD_81_4 \rs1~136 (
	.dataa(\rf[23][13]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[17][13]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[19][13]~regout ),
	.dataf(\rf[21][13]~regout ),
	.combout(\rs1~136_combout ));
// synopsys translate_off
// defparam \rs1~136 .extended_lut = "off";
// defparam \rs1~136 .lut_mask = 64'h0C113F110CDD3FDD;
// defparam \rs1~136 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
stratixii_lcell_comb_1000_018945CD23AB67EF_81_4 \rs1~139 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~138_combout ),
	.datad(\rs1~135_combout ),
	.datae(\rs1~137_combout ),
	.dataf(\rs1~136_combout ),
	.combout(\rs1~139_combout ));
// synopsys translate_off
// defparam \rs1~139 .extended_lut = "off";
// defparam \rs1~139 .lut_mask = 64'h018945CD23AB67EF;
// defparam \rs1~139 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y13_N21
stratixii_lcell_ff \rf[24][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][13]~regout ));

// Location: LCFF_X18_Y13_N17
stratixii_lcell_ff \rf[8][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][13]~regout ));

// Location: LCFF_X17_Y13_N9
stratixii_lcell_ff \rf[16][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][13]~regout ));

// Location: LCFF_X17_Y13_N23
stratixii_lcell_ff \rf[20][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][13]~regout ));

// Location: LCFF_X18_Y17_N13
stratixii_lcell_ff \rf[12][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][13]~regout ));

// Location: LCFF_X17_Y13_N19
stratixii_lcell_ff \rf[4][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][13]~regout ));

// Location: LCCOMB_X14_Y16_N2
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][13]~feeder (
	.dataf(\rd_in[13]~combout ),
	.combout(\rf[28][13]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][13]~feeder .extended_lut = "off";
// defparam \rf[28][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y16_N3
stratixii_lcell_ff \rf[28][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][13]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][13]~regout ));

// Location: LCCOMB_X17_Y13_N16
stratixii_lcell_comb_1000_101AB0BA151FB5BF_81_4 \rs1~140 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[20][13]~regout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[12][13]~regout ),
	.datae(\rf[4][13]~regout ),
	.dataf(\rf[28][13]~regout ),
	.combout(\rs1~140_combout ));
// synopsys translate_off
// defparam \rs1~140 .extended_lut = "off";
// defparam \rs1~140 .lut_mask = 64'h101AB0BA151FB5BF;
// defparam \rs1~140 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
stratixii_lcell_comb_1000_0145236789CDABEF_81_4 \rs1~141 (
	.dataa(\rs1[0]~7_combout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rf[24][13]~regout ),
	.datad(\rf[8][13]~regout ),
	.datae(\rf[16][13]~regout ),
	.dataf(\rs1~140_combout ),
	.combout(\rs1~141_combout ));
// synopsys translate_off
// defparam \rs1~141 .extended_lut = "off";
// defparam \rs1~141 .lut_mask = 64'h0145236789CDABEF;
// defparam \rs1~141 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y13_N29
stratixii_lcell_ff \rf[30][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][13]~regout ));

// Location: LCFF_X25_Y13_N27
stratixii_lcell_ff \rf[14][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][13]~regout ));

// Location: LCFF_X25_Y13_N15
stratixii_lcell_ff \rf[6][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][13]~regout ));

// Location: LCFF_X25_Y13_N17
stratixii_lcell_ff \rf[22][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][13]~regout ));

// Location: LCCOMB_X25_Y13_N14
stratixii_lcell_comb_1000_014589CD2367ABEF_81_4 \rs1~143 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[30][13]~regout ),
	.datad(\rf[14][13]~regout ),
	.datae(\rf[6][13]~regout ),
	.dataf(\rf[22][13]~regout ),
	.combout(\rs1~143_combout ));
// synopsys translate_off
// defparam \rs1~143 .extended_lut = "off";
// defparam \rs1~143 .lut_mask = 64'h014589CD2367ABEF;
// defparam \rs1~143 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y12_N31
stratixii_lcell_ff \rf[26][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][13]~regout ));

// Location: LCFF_X21_Y12_N17
stratixii_lcell_ff \rf[2][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][13]~regout ));

// Location: LCFF_X29_Y18_N7
stratixii_lcell_ff \rf[10][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][13]~regout ));

// Location: LCCOMB_X21_Y12_N16
stratixii_lcell_comb_1000_1103DD0311CFDDCF_81_4 \rs1~142 (
	.dataa(\rf[18][13]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[26][13]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[2][13]~regout ),
	.dataf(\rf[10][13]~regout ),
	.combout(\rs1~142_combout ));
// synopsys translate_off
// defparam \rs1~142 .extended_lut = "off";
// defparam \rs1~142 .lut_mask = 64'h1103DD0311CFDDCF;
// defparam \rs1~142 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
stratixii_lcell_comb_1000_082A193B4C6E5D7F_81_4 \rs1~144 (
	.dataa(\rs1[0]~12_combout ),
	.datab(\rs1[0]~11_combout ),
	.datac(\rs1~139_combout ),
	.datad(\rs1~141_combout ),
	.datae(\rs1~143_combout ),
	.dataf(\rs1~142_combout ),
	.combout(\rs1~144_combout ));
// synopsys translate_off
// defparam \rs1~144 .extended_lut = "off";
// defparam \rs1~144 .lut_mask = 64'h082A193B4C6E5D7F;
// defparam \rs1~144 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y15_N11
stratixii_lcell_ff \rs1[13]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~144_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[13]~reg0_regout ));

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[14]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[14]));
// synopsys translate_off
// defparam \rd_in[14]~I .ddio_mode = "none";
// defparam \rd_in[14]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[14]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[14]~I .dqs_out_mode = "none";
// defparam \rd_in[14]~I .inclk_input = "normal";
// defparam \rd_in[14]~I .input_async_reset = "none";
// defparam \rd_in[14]~I .input_power_up = "low";
// defparam \rd_in[14]~I .input_register_mode = "none";
// defparam \rd_in[14]~I .input_sync_reset = "none";
// defparam \rd_in[14]~I .oe_async_reset = "none";
// defparam \rd_in[14]~I .oe_power_up = "low";
// defparam \rd_in[14]~I .oe_register_mode = "none";
// defparam \rd_in[14]~I .oe_sync_reset = "none";
// defparam \rd_in[14]~I .operation_mode = "input";
// defparam \rd_in[14]~I .output_async_reset = "none";
// defparam \rd_in[14]~I .output_power_up = "low";
// defparam \rd_in[14]~I .output_register_mode = "none";
// defparam \rd_in[14]~I .output_sync_reset = "none";
// defparam \rd_in[14]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[14]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X25_Y13_N13
stratixii_lcell_ff \rf[14][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][14]~regout ));

// Location: LCFF_X26_Y15_N3
stratixii_lcell_ff \rf[6][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][14]~regout ));

// Location: LCFF_X23_Y13_N19
stratixii_lcell_ff \rf[30][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][14]~regout ));

// Location: LCCOMB_X26_Y15_N2
stratixii_lcell_comb_1000_110CDD0C113FDD3F_81_4 \rs1~153 (
	.dataa(\rf[22][14]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[14][14]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[6][14]~regout ),
	.dataf(\rf[30][14]~regout ),
	.combout(\rs1~153_combout ));
// synopsys translate_off
// defparam \rs1~153 .extended_lut = "off";
// defparam \rs1~153 .lut_mask = 64'h110CDD0C113FDD3F;
// defparam \rs1~153 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X29_Y18_N31
stratixii_lcell_ff \rf[10][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][14]~regout ));

// Location: LCFF_X29_Y18_N9
stratixii_lcell_ff \rf[18][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][14]~regout ));

// Location: LCFF_X29_Y18_N5
stratixii_lcell_ff \rf[2][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][14]~regout ));

// Location: LCFF_X27_Y18_N27
stratixii_lcell_ff \rf[26][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][14]~regout ));

// Location: LCCOMB_X29_Y18_N4
stratixii_lcell_comb_1000_0522AF220577AF77_81_4 \rs1~152 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[10][14]~regout ),
	.datac(\rf[18][14]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[2][14]~regout ),
	.dataf(\rf[26][14]~regout ),
	.combout(\rs1~152_combout ));
// synopsys translate_off
// defparam \rs1~152 .extended_lut = "off";
// defparam \rs1~152 .lut_mask = 64'h0522AF220577AF77;
// defparam \rs1~152 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y13_N31
stratixii_lcell_ff \rf[16][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][14]~regout ));

// Location: LCFF_X18_Y13_N19
stratixii_lcell_ff \rf[24][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][14]~regout ));

// Location: LCFF_X17_Y13_N25
stratixii_lcell_ff \rf[4][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][14]~regout ));

// Location: LCFF_X18_Y13_N27
stratixii_lcell_ff \rf[20][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][14]~regout ));

// Location: LCCOMB_X15_Y13_N18
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][14]~feeder (
	.dataf(\rd_in[14]~combout ),
	.combout(\rf[12][14]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][14]~feeder .extended_lut = "off";
// defparam \rf[12][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y13_N19
stratixii_lcell_ff \rf[12][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][14]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][14]~regout ));

// Location: LCCOMB_X15_Y13_N4
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][14]~feeder (
	.dataf(\rd_in[14]~combout ),
	.combout(\rf[28][14]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][14]~feeder .extended_lut = "off";
// defparam \rf[28][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y13_N5
stratixii_lcell_ff \rf[28][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][14]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][14]~regout ));

// Location: LCCOMB_X17_Y13_N2
stratixii_lcell_comb_1000_082A4C6E193B5D7F_81_4 \rs1~150 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[4][14]~regout ),
	.datad(\rf[20][14]~regout ),
	.datae(\rf[12][14]~regout ),
	.dataf(\rf[28][14]~regout ),
	.combout(\rs1~150_combout ));
// synopsys translate_off
// defparam \rs1~150 .extended_lut = "off";
// defparam \rs1~150 .lut_mask = 64'h082A4C6E193B5D7F;
// defparam \rs1~150 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y13_N15
stratixii_lcell_ff \rf[8][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][14]~regout ));

// Location: LCCOMB_X17_Y13_N28
stratixii_lcell_comb_1000_02138A9B4657CEDF_81_4 \rs1~151 (
	.dataa(\rs1[0]~7_combout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rf[16][14]~regout ),
	.datad(\rf[24][14]~regout ),
	.datae(\rs1~150_combout ),
	.dataf(\rf[8][14]~regout ),
	.combout(\rs1~151_combout ));
// synopsys translate_off
// defparam \rs1~151 .extended_lut = "off";
// defparam \rs1~151 .lut_mask = 64'h02138A9B4657CEDF;
// defparam \rs1~151 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y15_N3
stratixii_lcell_ff \rf[1][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][14]~regout ));

// Location: LCFF_X22_Y16_N1
stratixii_lcell_ff \rf[7][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][14]~regout ));

// Location: LCFF_X22_Y15_N23
stratixii_lcell_ff \rf[3][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][14]~regout ));

// Location: LCFF_X21_Y16_N21
stratixii_lcell_ff \rf[5][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][14]~regout ));

// Location: LCCOMB_X22_Y15_N0
stratixii_lcell_comb_1000_08194C5D2A3B6E7F_81_4 \rs1~145 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[1][14]~regout ),
	.datad(\rf[7][14]~regout ),
	.datae(\rf[3][14]~regout ),
	.dataf(\rf[5][14]~regout ),
	.combout(\rs1~145_combout ));
// synopsys translate_off
// defparam \rs1~145 .extended_lut = "off";
// defparam \rs1~145 .lut_mask = 64'h08194C5D2A3B6E7F;
// defparam \rs1~145 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y17_N19
stratixii_lcell_ff \rf[13][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][14]~regout ));

// Location: LCFF_X27_Y19_N9
stratixii_lcell_ff \rf[9][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][14]~regout ));

// Location: LCFF_X23_Y17_N7
stratixii_lcell_ff \rf[15][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][14]~regout ));

// Location: LCFF_X23_Y17_N29
stratixii_lcell_ff \rf[11][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][14]~regout ));

// Location: LCCOMB_X27_Y19_N28
stratixii_lcell_comb_1000_1B001B551BAA1BFF_81_4 \rs1~147 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[13][14]~regout ),
	.datac(\rf[9][14]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[15][14]~regout ),
	.dataf(\rf[11][14]~regout ),
	.combout(\rs1~147_combout ));
// synopsys translate_off
// defparam \rs1~147 .extended_lut = "off";
// defparam \rs1~147 .lut_mask = 64'h1B001B551BAA1BFF;
// defparam \rs1~147 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y18_N1
stratixii_lcell_ff \rf[17][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][14]~regout ));

// Location: LCFF_X22_Y18_N7
stratixii_lcell_ff \rf[19][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][14]~regout ));

// Location: LCFF_X21_Y15_N13
stratixii_lcell_ff \rf[23][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][14]~regout ));

// Location: LCFF_X22_Y18_N21
stratixii_lcell_ff \rf[21][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][14]~regout ));

// Location: LCCOMB_X22_Y18_N2
stratixii_lcell_comb_1000_202A252F707A757F_81_4 \rs1~146 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[17][14]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[19][14]~regout ),
	.datae(\rf[23][14]~regout ),
	.dataf(\rf[21][14]~regout ),
	.combout(\rs1~146_combout ));
// synopsys translate_off
// defparam \rs1~146 .extended_lut = "off";
// defparam \rs1~146 .lut_mask = 64'h202A252F707A757F;
// defparam \rs1~146 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y16_N5
stratixii_lcell_ff \rf[27][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][14]~regout ));

// Location: LCFF_X21_Y16_N19
stratixii_lcell_ff \rf[31][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][14]~regout ));

// Location: LCFF_X18_Y16_N13
stratixii_lcell_ff \rf[29][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][14]~regout ));

// Location: LCCOMB_X21_Y16_N4
stratixii_lcell_comb_1000_407043734C7C4F7F_81_4 \rs1~148 (
	.dataa(\rf[25][14]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[27][14]~regout ),
	.datae(\rf[31][14]~regout ),
	.dataf(\rf[29][14]~regout ),
	.combout(\rs1~148_combout ));
// synopsys translate_off
// defparam \rs1~148 .extended_lut = "off";
// defparam \rs1~148 .lut_mask = 64'h407043734C7C4F7F;
// defparam \rs1~148 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
stratixii_lcell_comb_1000_20702A7A25752F7F_81_4 \rs1~149 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1~145_combout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rs1~147_combout ),
	.datae(\rs1~146_combout ),
	.dataf(\rs1~148_combout ),
	.combout(\rs1~149_combout ));
// synopsys translate_off
// defparam \rs1~149 .extended_lut = "off";
// defparam \rs1~149 .lut_mask = 64'h20702A7A25752F7F;
// defparam \rs1~149 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
stratixii_lcell_comb_1000_01510B5BA1F1ABFB_81_4 \rs1~154 (
	.dataa(\rs1[0]~12_combout ),
	.datab(\rs1~153_combout ),
	.datac(\rs1[0]~11_combout ),
	.datad(\rs1~152_combout ),
	.datae(\rs1~151_combout ),
	.dataf(\rs1~149_combout ),
	.combout(\rs1~154_combout ));
// synopsys translate_off
// defparam \rs1~154 .extended_lut = "off";
// defparam \rs1~154 .lut_mask = 64'h01510B5BA1F1ABFB;
// defparam \rs1~154 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y16_N17
stratixii_lcell_ff \rs1[14]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~154_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[14]~reg0_regout ));

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[15]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[15]));
// synopsys translate_off
// defparam \rd_in[15]~I .ddio_mode = "none";
// defparam \rd_in[15]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[15]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[15]~I .dqs_out_mode = "none";
// defparam \rd_in[15]~I .inclk_input = "normal";
// defparam \rd_in[15]~I .input_async_reset = "none";
// defparam \rd_in[15]~I .input_power_up = "low";
// defparam \rd_in[15]~I .input_register_mode = "none";
// defparam \rd_in[15]~I .input_sync_reset = "none";
// defparam \rd_in[15]~I .oe_async_reset = "none";
// defparam \rd_in[15]~I .oe_power_up = "low";
// defparam \rd_in[15]~I .oe_register_mode = "none";
// defparam \rd_in[15]~I .oe_sync_reset = "none";
// defparam \rd_in[15]~I .operation_mode = "input";
// defparam \rd_in[15]~I .output_async_reset = "none";
// defparam \rd_in[15]~I .output_power_up = "low";
// defparam \rd_in[15]~I .output_register_mode = "none";
// defparam \rd_in[15]~I .output_sync_reset = "none";
// defparam \rd_in[15]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[15]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X26_Y15_N29
stratixii_lcell_ff \rf[22][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][15]~regout ));

// Location: LCFF_X26_Y15_N25
stratixii_lcell_ff \rf[6][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][15]~regout ));

// Location: LCFF_X25_Y15_N1
stratixii_lcell_ff \rf[14][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][15]~regout ));

// Location: LCCOMB_X26_Y15_N24
stratixii_lcell_comb_1000_0131C1F10D3DCDFD_81_4 \rs1~163 (
	.dataa(\rf[30][15]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[22][15]~regout ),
	.datae(\rf[6][15]~regout ),
	.dataf(\rf[14][15]~regout ),
	.combout(\rs1~163_combout ));
// synopsys translate_off
// defparam \rs1~163 .extended_lut = "off";
// defparam \rs1~163 .lut_mask = 64'h0131C1F10D3DCDFD;
// defparam \rs1~163 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y18_N27
stratixii_lcell_ff \rf[19][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][15]~regout ));

// Location: LCFF_X22_Y18_N15
stratixii_lcell_ff \rf[17][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][15]~regout ));

// Location: LCFF_X22_Y18_N17
stratixii_lcell_ff \rf[21][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][15]~regout ));

// Location: LCFF_X21_Y15_N17
stratixii_lcell_ff \rf[23][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][15]~regout ));

// Location: LCCOMB_X22_Y18_N16
stratixii_lcell_comb_1000_028A46CE139B57DF_81_4 \rs1~156 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[19][15]~regout ),
	.datad(\rf[17][15]~regout ),
	.datae(\rf[21][15]~regout ),
	.dataf(\rf[23][15]~regout ),
	.combout(\rs1~156_combout ));
// synopsys translate_off
// defparam \rs1~156 .extended_lut = "off";
// defparam \rs1~156 .lut_mask = 64'h028A46CE139B57DF;
// defparam \rs1~156 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y16_N9
stratixii_lcell_ff \rf[31][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][15]~regout ));

// Location: LCFF_X21_Y16_N31
stratixii_lcell_ff \rf[25][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][15]~regout ));

// Location: LCFF_X22_Y16_N25
stratixii_lcell_ff \rf[27][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][15]~regout ));

// Location: LCFF_X22_Y17_N19
stratixii_lcell_ff \rf[29][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][15]~regout ));

// Location: LCCOMB_X21_Y16_N22
stratixii_lcell_comb_1000_01A10BAB51F15BFB_81_4 \rs1~158 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[31][15]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[25][15]~regout ),
	.datae(\rf[27][15]~regout ),
	.dataf(\rf[29][15]~regout ),
	.combout(\rs1~158_combout ));
// synopsys translate_off
// defparam \rs1~158 .extended_lut = "off";
// defparam \rs1~158 .lut_mask = 64'h01A10BAB51F15BFB;
// defparam \rs1~158 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y16_N15
stratixii_lcell_ff \rf[5][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][15]~regout ));

// Location: LCFF_X22_Y15_N13
stratixii_lcell_ff \rf[3][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][15]~regout ));

// Location: LCFF_X22_Y15_N9
stratixii_lcell_ff \rf[1][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][15]~regout ));

// Location: LCFF_X22_Y16_N7
stratixii_lcell_ff \rf[7][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][15]~regout ));

// Location: LCCOMB_X22_Y15_N16
stratixii_lcell_comb_1000_0522AF220577AF77_81_4 \rs1~155 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[5][15]~regout ),
	.datac(\rf[3][15]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[1][15]~regout ),
	.dataf(\rf[7][15]~regout ),
	.combout(\rs1~155_combout ));
// synopsys translate_off
// defparam \rs1~155 .extended_lut = "off";
// defparam \rs1~155 .lut_mask = 64'h0522AF220577AF77;
// defparam \rs1~155 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y16_N17
stratixii_lcell_ff \rf[11][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][15]~regout ));

// Location: LCFF_X23_Y16_N1
stratixii_lcell_ff \rf[9][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][15]~regout ));

// Location: LCFF_X23_Y16_N7
stratixii_lcell_ff \rf[13][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][15]~regout ));

// Location: LCFF_X23_Y17_N25
stratixii_lcell_ff \rf[15][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][15]~regout ));

// Location: LCCOMB_X23_Y16_N8
stratixii_lcell_comb_1000_028A46CE139B57DF_81_4 \rs1~157 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[11][15]~regout ),
	.datad(\rf[9][15]~regout ),
	.datae(\rf[13][15]~regout ),
	.dataf(\rf[15][15]~regout ),
	.combout(\rs1~157_combout ));
// synopsys translate_off
// defparam \rs1~157 .extended_lut = "off";
// defparam \rs1~157 .lut_mask = 64'h028A46CE139B57DF;
// defparam \rs1~157 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
stratixii_lcell_comb_1000_1015B0B51A1FBABF_81_4 \rs1~159 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1~156_combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rs1~158_combout ),
	.datae(\rs1~155_combout ),
	.dataf(\rs1~157_combout ),
	.combout(\rs1~159_combout ));
// synopsys translate_off
// defparam \rs1~159 .extended_lut = "off";
// defparam \rs1~159 .lut_mask = 64'h1015B0B51A1FBABF;
// defparam \rs1~159 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y14_N17
stratixii_lcell_ff \rf[8][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][15]~regout ));

// Location: LCFF_X15_Y14_N31
stratixii_lcell_ff \rf[16][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][15]~regout ));

// Location: LCFF_X18_Y13_N23
stratixii_lcell_ff \rf[24][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][15]~regout ));

// Location: LCFF_X15_Y14_N21
stratixii_lcell_ff \rf[20][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][15]~regout ));

// Location: LCFF_X15_Y13_N7
stratixii_lcell_ff \rf[12][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][15]~regout ));

// Location: LCFF_X15_Y13_N17
stratixii_lcell_ff \rf[28][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][15]~regout ));

// Location: LCCOMB_X15_Y14_N10
stratixii_lcell_comb_1000_404C707C434F737F_81_4 \rs1~160 (
	.dataa(\rf[4][15]~regout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[20][15]~regout ),
	.datae(\rf[12][15]~regout ),
	.dataf(\rf[28][15]~regout ),
	.combout(\rs1~160_combout ));
// synopsys translate_off
// defparam \rs1~160 .extended_lut = "off";
// defparam \rs1~160 .lut_mask = 64'h404C707C434F737F;
// defparam \rs1~160 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
stratixii_lcell_comb_1000_110A115FBB0ABB5F_81_4 \rs1~161 (
	.dataa(\rs1[0]~7_combout ),
	.datab(\rf[8][15]~regout ),
	.datac(\rf[16][15]~regout ),
	.datad(\rs1[0]~6_combout ),
	.datae(\rf[24][15]~regout ),
	.dataf(\rs1~160_combout ),
	.combout(\rs1~161_combout ));
// synopsys translate_off
// defparam \rs1~161 .extended_lut = "off";
// defparam \rs1~161 .lut_mask = 64'h110A115FBB0ABB5F;
// defparam \rs1~161 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
stratixii_lcell_comb_1000_1103DD0311CFDDCF_81_4 \rs1~164 (
	.dataa(\rs1~162_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1~163_combout ),
	.datad(\rs1[0]~11_combout ),
	.datae(\rs1~159_combout ),
	.dataf(\rs1~161_combout ),
	.combout(\rs1~164_combout ));
// synopsys translate_off
// defparam \rs1~164 .extended_lut = "off";
// defparam \rs1~164 .lut_mask = 64'h1103DD0311CFDDCF;
// defparam \rs1~164 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y19_N13
stratixii_lcell_ff \rs1[15]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~164_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[15]~reg0_regout ));

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[16]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[16]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[16]));
// synopsys translate_off
// defparam \rd_in[16]~I .ddio_mode = "none";
// defparam \rd_in[16]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[16]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[16]~I .dqs_out_mode = "none";
// defparam \rd_in[16]~I .inclk_input = "normal";
// defparam \rd_in[16]~I .input_async_reset = "none";
// defparam \rd_in[16]~I .input_power_up = "low";
// defparam \rd_in[16]~I .input_register_mode = "none";
// defparam \rd_in[16]~I .input_sync_reset = "none";
// defparam \rd_in[16]~I .oe_async_reset = "none";
// defparam \rd_in[16]~I .oe_power_up = "low";
// defparam \rd_in[16]~I .oe_register_mode = "none";
// defparam \rd_in[16]~I .oe_sync_reset = "none";
// defparam \rd_in[16]~I .operation_mode = "input";
// defparam \rd_in[16]~I .output_async_reset = "none";
// defparam \rd_in[16]~I .output_power_up = "low";
// defparam \rd_in[16]~I .output_register_mode = "none";
// defparam \rd_in[16]~I .output_sync_reset = "none";
// defparam \rd_in[16]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[16]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[16]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X25_Y15_N21
stratixii_lcell_ff \rf[14][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][16]~regout ));

// Location: LCFF_X26_Y15_N5
stratixii_lcell_ff \rf[6][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][16]~regout ));

// Location: LCFF_X26_Y15_N31
stratixii_lcell_ff \rf[30][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][16]~regout ));

// Location: LCCOMB_X26_Y15_N4
stratixii_lcell_comb_1000_101CD0DC131FD3DF_81_4 \rs1~173 (
	.dataa(\rf[22][16]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[14][16]~regout ),
	.datae(\rf[6][16]~regout ),
	.dataf(\rf[30][16]~regout ),
	.combout(\rs1~173_combout ));
// synopsys translate_off
// defparam \rs1~173 .extended_lut = "off";
// defparam \rs1~173 .lut_mask = 64'h101CD0DC131FD3DF;
// defparam \rs1~173 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X29_Y18_N23
stratixii_lcell_ff \rf[10][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][16]~regout ));

// Location: LCCOMB_X27_Y18_N30
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[26][16]~feeder (
	.dataf(\rd_in[16]~combout ),
	.combout(\rf[26][16]~feeder_combout ));
// synopsys translate_off
// defparam \rf[26][16]~feeder .extended_lut = "off";
// defparam \rf[26][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[26][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y18_N31
stratixii_lcell_ff \rf[26][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[26][16]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][16]~regout ));

// Location: LCFF_X29_Y18_N25
stratixii_lcell_ff \rf[2][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][16]~regout ));

// Location: LCFF_X29_Y18_N1
stratixii_lcell_ff \rf[18][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][16]~regout ));

// Location: LCCOMB_X29_Y18_N24
stratixii_lcell_comb_1000_0027AA275527FF27_81_4 \rs1~172 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[10][16]~regout ),
	.datac(\rf[26][16]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[2][16]~regout ),
	.dataf(\rf[18][16]~regout ),
	.combout(\rs1~172_combout ));
// synopsys translate_off
// defparam \rs1~172 .extended_lut = "off";
// defparam \rs1~172 .lut_mask = 64'h0027AA275527FF27;
// defparam \rs1~172 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y16_N13
stratixii_lcell_ff \rf[27][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][16]~regout ));

// Location: LCFF_X21_Y16_N23
stratixii_lcell_ff \rf[31][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][16]~regout ));

// Location: LCFF_X21_Y16_N13
stratixii_lcell_ff \rf[25][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][16]~regout ));

// Location: LCCOMB_X21_Y16_N12
stratixii_lcell_comb_1000_0303CFCF44774477_81_4 \rs1~168 (
	.dataa(\rf[29][16]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[27][16]~regout ),
	.datad(\rf[31][16]~regout ),
	.datae(\rf[25][16]~regout ),
	.dataf(\rs1_addr[2]~combout ),
	.combout(\rs1~168_combout ));
// synopsys translate_off
// defparam \rs1~168 .extended_lut = "off";
// defparam \rs1~168 .lut_mask = 64'h0303CFCF44774477;
// defparam \rs1~168 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[15][16]~feeder (
	.dataf(\rd_in[16]~combout ),
	.combout(\rf[15][16]~feeder_combout ));
// synopsys translate_off
// defparam \rf[15][16]~feeder .extended_lut = "off";
// defparam \rf[15][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[15][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y16_N1
stratixii_lcell_ff \rf[15][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[15][16]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][16]~regout ));

// Location: LCFF_X23_Y16_N31
stratixii_lcell_ff \rf[9][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][16]~regout ));

// Location: LCFF_X23_Y16_N19
stratixii_lcell_ff \rf[13][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][16]~regout ));

// Location: LCFF_X23_Y16_N13
stratixii_lcell_ff \rf[11][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][16]~regout ));

// Location: LCCOMB_X23_Y16_N26
stratixii_lcell_comb_1000_018945CD23AB67EF_81_4 \rs1~167 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[15][16]~regout ),
	.datad(\rf[9][16]~regout ),
	.datae(\rf[13][16]~regout ),
	.dataf(\rf[11][16]~regout ),
	.combout(\rs1~167_combout ));
// synopsys translate_off
// defparam \rs1~167 .extended_lut = "off";
// defparam \rs1~167 .lut_mask = 64'h018945CD23AB67EF;
// defparam \rs1~167 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N23
stratixii_lcell_ff \rf[21][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][16]~regout ));

// Location: LCFF_X22_Y20_N5
stratixii_lcell_ff \rf[19][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][16]~regout ));

// Location: LCFF_X23_Y20_N3
stratixii_lcell_ff \rf[17][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][16]~regout ));

// Location: LCCOMB_X23_Y20_N2
stratixii_lcell_comb_1000_000FF0FF35353535_81_4 \rs1~166 (
	.dataa(\rf[23][16]~regout ),
	.datab(\rf[21][16]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[19][16]~regout ),
	.datae(\rf[17][16]~regout ),
	.dataf(\rs1_addr[2]~combout ),
	.combout(\rs1~166_combout ));
// synopsys translate_off
// defparam \rs1~166 .extended_lut = "off";
// defparam \rs1~166 .lut_mask = 64'h000FF0FF35353535;
// defparam \rs1~166 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
stratixii_lcell_comb_1000_50035F0350F35FF3_81_4 \rs1~169 (
	.dataa(\rs1~165_combout ),
	.datab(\rs1~168_combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rs1~167_combout ),
	.dataf(\rs1~166_combout ),
	.combout(\rs1~169_combout ));
// synopsys translate_off
// defparam \rs1~169 .extended_lut = "off";
// defparam \rs1~169 .lut_mask = 64'h50035F0350F35FF3;
// defparam \rs1~169 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y14_N25
stratixii_lcell_ff \rf[8][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][16]~regout ));

// Location: LCFF_X15_Y14_N29
stratixii_lcell_ff \rf[16][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][16]~regout ));

// Location: LCCOMB_X14_Y16_N20
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][16]~feeder (
	.dataf(\rd_in[16]~combout ),
	.combout(\rf[28][16]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][16]~feeder .extended_lut = "off";
// defparam \rf[28][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y16_N21
stratixii_lcell_ff \rf[28][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][16]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][16]~regout ));

// Location: LCFF_X18_Y14_N5
stratixii_lcell_ff \rf[20][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][16]~regout ));

// Location: LCFF_X22_Y20_N25
stratixii_lcell_ff \rf[12][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][16]~regout ));

// Location: LCCOMB_X15_Y14_N4
stratixii_lcell_comb_1000_4403770344CF77CF_81_4 \rs1~170 (
	.dataa(\rf[4][16]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[28][16]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[20][16]~regout ),
	.dataf(\rf[12][16]~regout ),
	.combout(\rs1~170_combout ));
// synopsys translate_off
// defparam \rs1~170 .extended_lut = "off";
// defparam \rs1~170 .lut_mask = 64'h4403770344CF77CF;
// defparam \rs1~170 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
stratixii_lcell_comb_1000_010D313DC1CDF1FD_81_4 \rs1~171 (
	.dataa(\rf[24][16]~regout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rs1[0]~7_combout ),
	.datad(\rf[8][16]~regout ),
	.datae(\rf[16][16]~regout ),
	.dataf(\rs1~170_combout ),
	.combout(\rs1~171_combout ));
// synopsys translate_off
// defparam \rs1~171 .extended_lut = "off";
// defparam \rs1~171 .lut_mask = 64'h010D313DC1CDF1FD;
// defparam \rs1~171 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
stratixii_lcell_comb_1000_0151A1F10B5BABFB_81_4 \rs1~174 (
	.dataa(\rs1[0]~12_combout ),
	.datab(\rs1~173_combout ),
	.datac(\rs1[0]~11_combout ),
	.datad(\rs1~172_combout ),
	.datae(\rs1~169_combout ),
	.dataf(\rs1~171_combout ),
	.combout(\rs1~174_combout ));
// synopsys translate_off
// defparam \rs1~174 .extended_lut = "off";
// defparam \rs1~174 .lut_mask = 64'h0151A1F10B5BABFB;
// defparam \rs1~174 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y16_N21
stratixii_lcell_ff \rs1[16]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~174_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[16]~reg0_regout ));

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[17]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[17]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[17]));
// synopsys translate_off
// defparam \rd_in[17]~I .ddio_mode = "none";
// defparam \rd_in[17]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[17]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[17]~I .dqs_out_mode = "none";
// defparam \rd_in[17]~I .inclk_input = "normal";
// defparam \rd_in[17]~I .input_async_reset = "none";
// defparam \rd_in[17]~I .input_power_up = "low";
// defparam \rd_in[17]~I .input_register_mode = "none";
// defparam \rd_in[17]~I .input_sync_reset = "none";
// defparam \rd_in[17]~I .oe_async_reset = "none";
// defparam \rd_in[17]~I .oe_power_up = "low";
// defparam \rd_in[17]~I .oe_register_mode = "none";
// defparam \rd_in[17]~I .oe_sync_reset = "none";
// defparam \rd_in[17]~I .operation_mode = "input";
// defparam \rd_in[17]~I .output_async_reset = "none";
// defparam \rd_in[17]~I .output_power_up = "low";
// defparam \rd_in[17]~I .output_register_mode = "none";
// defparam \rd_in[17]~I .output_sync_reset = "none";
// defparam \rd_in[17]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[17]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[17]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X23_Y16_N5
stratixii_lcell_ff \rf[9][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][17]~regout ));

// Location: LCFF_X23_Y17_N5
stratixii_lcell_ff \rf[15][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][17]~regout ));

// Location: LCFF_X23_Y17_N11
stratixii_lcell_ff \rf[11][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][17]~regout ));

// Location: LCCOMB_X23_Y16_N0
stratixii_lcell_comb_1000_3300550F33FF550F_81_4 \rs1~177 (
	.dataa(\rf[13][17]~regout ),
	.datab(\rf[9][17]~regout ),
	.datac(\rf[15][17]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rs1_addr[2]~combout ),
	.dataf(\rf[11][17]~regout ),
	.combout(\rs1~177_combout ));
// synopsys translate_off
// defparam \rs1~177 .extended_lut = "off";
// defparam \rs1~177 .lut_mask = 64'h3300550F33FF550F;
// defparam \rs1~177 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y16_N11
stratixii_lcell_ff \rf[25][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][17]~regout ));

// Location: LCFF_X22_Y16_N3
stratixii_lcell_ff \rf[27][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][17]~regout ));

// Location: LCFF_X18_Y15_N19
stratixii_lcell_ff \rf[31][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][17]~regout ));

// Location: LCFF_X22_Y17_N9
stratixii_lcell_ff \rf[29][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][17]~regout ));

// Location: LCCOMB_X21_Y16_N26
stratixii_lcell_comb_1000_202A252F707A757F_81_4 \rs1~178 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[25][17]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[27][17]~regout ),
	.datae(\rf[31][17]~regout ),
	.dataf(\rf[29][17]~regout ),
	.combout(\rs1~178_combout ));
// synopsys translate_off
// defparam \rs1~178 .extended_lut = "off";
// defparam \rs1~178 .lut_mask = 64'h202A252F707A757F;
// defparam \rs1~178 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y16_N31
stratixii_lcell_ff \rf[1][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][17]~regout ));

// Location: LCFF_X19_Y16_N1
stratixii_lcell_ff \rf[3][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][17]~regout ));

// Location: LCCOMB_X22_Y16_N16
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[7][17]~feeder (
	.dataf(\rd_in[17]~combout ),
	.combout(\rf[7][17]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][17]~feeder .extended_lut = "off";
// defparam \rf[7][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[7][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y16_N17
stratixii_lcell_ff \rf[7][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][17]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][17]~regout ));

// Location: LCFF_X22_Y20_N7
stratixii_lcell_ff \rf[5][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][17]~regout ));

// Location: LCCOMB_X19_Y16_N28
stratixii_lcell_comb_1000_082A193B4C6E5D7F_81_4 \rs1~175 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[1][17]~regout ),
	.datad(\rf[3][17]~regout ),
	.datae(\rf[7][17]~regout ),
	.dataf(\rf[5][17]~regout ),
	.combout(\rs1~175_combout ));
// synopsys translate_off
// defparam \rs1~175 .extended_lut = "off";
// defparam \rs1~175 .lut_mask = 64'h082A193B4C6E5D7F;
// defparam \rs1~175 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
stratixii_lcell_comb_1000_110C113FDD0CDD3F_81_4 \rs1~179 (
	.dataa(\rs1~176_combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~177_combout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rs1~178_combout ),
	.dataf(\rs1~175_combout ),
	.combout(\rs1~179_combout ));
// synopsys translate_off
// defparam \rs1~179 .extended_lut = "off";
// defparam \rs1~179 .lut_mask = 64'h110C113FDD0CDD3F;
// defparam \rs1~179 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y14_N19
stratixii_lcell_ff \rf[18][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][17]~regout ));

// Location: LCFF_X27_Y18_N1
stratixii_lcell_ff \rf[26][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][17]~regout ));

// Location: LCFF_X27_Y18_N23
stratixii_lcell_ff \rf[2][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][17]~regout ));

// Location: LCFF_X29_Y18_N17
stratixii_lcell_ff \rf[10][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][17]~regout ));

// Location: LCCOMB_X27_Y18_N22
stratixii_lcell_comb_1000_0027AA275527FF27_81_4 \rs1~182 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[18][17]~regout ),
	.datac(\rf[26][17]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[2][17]~regout ),
	.dataf(\rf[10][17]~regout ),
	.combout(\rs1~182_combout ));
// synopsys translate_off
// defparam \rs1~182 .extended_lut = "off";
// defparam \rs1~182 .lut_mask = 64'h0027AA275527FF27;
// defparam \rs1~182 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y14_N1
stratixii_lcell_ff \rf[22][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][17]~regout ));

// Location: LCFF_X26_Y15_N11
stratixii_lcell_ff \rf[30][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][17]~regout ));

// Location: LCFF_X27_Y18_N25
stratixii_lcell_ff \rf[6][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][17]~regout ));

// Location: LCFF_X25_Y15_N27
stratixii_lcell_ff \rf[14][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][17]~regout ));

// Location: LCCOMB_X27_Y18_N24
stratixii_lcell_comb_1000_0207A2A75257F2F7_81_4 \rs1~183 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[22][17]~regout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[30][17]~regout ),
	.datae(\rf[6][17]~regout ),
	.dataf(\rf[14][17]~regout ),
	.combout(\rs1~183_combout ));
// synopsys translate_off
// defparam \rs1~183 .extended_lut = "off";
// defparam \rs1~183 .lut_mask = 64'h0207A2A75257F2F7;
// defparam \rs1~183 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y14_N7
stratixii_lcell_ff \rf[8][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][17]~regout ));

// Location: LCFF_X18_Y13_N29
stratixii_lcell_ff \rf[24][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][17]~regout ));

// Location: LCFF_X17_Y14_N9
stratixii_lcell_ff \rf[16][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][17]~regout ));

// Location: LCFF_X17_Y14_N3
stratixii_lcell_ff \rf[4][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][17]~regout ));

// Location: LCFF_X14_Y16_N23
stratixii_lcell_ff \rf[28][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][17]~regout ));

// Location: LCFF_X22_Y20_N9
stratixii_lcell_ff \rf[12][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][17]~regout ));

// Location: LCCOMB_X17_Y14_N0
stratixii_lcell_comb_1000_10D013D31CDC1FDF_81_4 \rs1~180 (
	.dataa(\rf[20][17]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[4][17]~regout ),
	.datae(\rf[28][17]~regout ),
	.dataf(\rf[12][17]~regout ),
	.combout(\rs1~180_combout ));
// synopsys translate_off
// defparam \rs1~180 .extended_lut = "off";
// defparam \rs1~180 .lut_mask = 64'h10D013D31CDC1FDF;
// defparam \rs1~180 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs1~181 (
	.dataa(\rs1[0]~7_combout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rf[8][17]~regout ),
	.datad(\rf[24][17]~regout ),
	.datae(\rf[16][17]~regout ),
	.dataf(\rs1~180_combout ),
	.combout(\rs1~181_combout ));
// synopsys translate_off
// defparam \rs1~181 .extended_lut = "off";
// defparam \rs1~181 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs1~181 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
stratixii_lcell_comb_1000_22220A5F77770A5F_81_4 \rs1~184 (
	.dataa(\rs1[0]~11_combout ),
	.datab(\rs1~179_combout ),
	.datac(\rs1~182_combout ),
	.datad(\rs1~183_combout ),
	.datae(\rs1[0]~12_combout ),
	.dataf(\rs1~181_combout ),
	.combout(\rs1~184_combout ));
// synopsys translate_off
// defparam \rs1~184 .extended_lut = "off";
// defparam \rs1~184 .lut_mask = 64'h22220A5F77770A5F;
// defparam \rs1~184 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y16_N9
stratixii_lcell_ff \rs1[17]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~184_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[17]~reg0_regout ));

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[18]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[18]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[18]));
// synopsys translate_off
// defparam \rd_in[18]~I .ddio_mode = "none";
// defparam \rd_in[18]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[18]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[18]~I .dqs_out_mode = "none";
// defparam \rd_in[18]~I .inclk_input = "normal";
// defparam \rd_in[18]~I .input_async_reset = "none";
// defparam \rd_in[18]~I .input_power_up = "low";
// defparam \rd_in[18]~I .input_register_mode = "none";
// defparam \rd_in[18]~I .input_sync_reset = "none";
// defparam \rd_in[18]~I .oe_async_reset = "none";
// defparam \rd_in[18]~I .oe_power_up = "low";
// defparam \rd_in[18]~I .oe_register_mode = "none";
// defparam \rd_in[18]~I .oe_sync_reset = "none";
// defparam \rd_in[18]~I .operation_mode = "input";
// defparam \rd_in[18]~I .output_async_reset = "none";
// defparam \rd_in[18]~I .output_power_up = "low";
// defparam \rd_in[18]~I .output_register_mode = "none";
// defparam \rd_in[18]~I .output_sync_reset = "none";
// defparam \rd_in[18]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[18]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[18]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X26_Y14_N7
stratixii_lcell_ff \rf[22][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][18]~regout ));

// Location: LCFF_X25_Y15_N13
stratixii_lcell_ff \rf[14][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][18]~regout ));

// Location: LCFF_X27_Y18_N13
stratixii_lcell_ff \rf[6][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][18]~regout ));

// Location: LCFF_X26_Y15_N1
stratixii_lcell_ff \rf[30][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][18]~regout ));

// Location: LCCOMB_X27_Y18_N12
stratixii_lcell_comb_1000_0252A2F20757A7F7_81_4 \rs1~193 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[22][18]~regout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[14][18]~regout ),
	.datae(\rf[6][18]~regout ),
	.dataf(\rf[30][18]~regout ),
	.combout(\rs1~193_combout ));
// synopsys translate_off
// defparam \rs1~193 .extended_lut = "off";
// defparam \rs1~193 .lut_mask = 64'h0252A2F20757A7F7;
// defparam \rs1~193 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y17_N15
stratixii_lcell_ff \rf[5][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][18]~regout ));

// Location: LCFF_X25_Y17_N1
stratixii_lcell_ff \rf[1][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][18]~regout ));

// Location: LCCOMB_X17_Y17_N26
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[7][18]~feeder (
	.dataf(\rd_in[18]~combout ),
	.combout(\rf[7][18]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][18]~feeder .extended_lut = "off";
// defparam \rf[7][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[7][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N27
stratixii_lcell_ff \rf[7][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][18]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][18]~regout ));

// Location: LCCOMB_X18_Y17_N24
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[3][18]~feeder (
	.dataf(\rd_in[18]~combout ),
	.combout(\rf[3][18]~feeder_combout ));
// synopsys translate_off
// defparam \rf[3][18]~feeder .extended_lut = "off";
// defparam \rf[3][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[3][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y17_N25
stratixii_lcell_ff \rf[3][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[3][18]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][18]~regout ));

// Location: LCCOMB_X25_Y17_N2
stratixii_lcell_comb_1000_1B001B551BAA1BFF_81_4 \rs1~185 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[5][18]~regout ),
	.datac(\rf[1][18]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[7][18]~regout ),
	.dataf(\rf[3][18]~regout ),
	.combout(\rs1~185_combout ));
// synopsys translate_off
// defparam \rs1~185 .extended_lut = "off";
// defparam \rs1~185 .lut_mask = 64'h1B001B551BAA1BFF;
// defparam \rs1~185 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y15_N17
stratixii_lcell_ff \rf[27][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][18]~regout ));

// Location: LCFF_X18_Y15_N7
stratixii_lcell_ff \rf[31][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][18]~regout ));

// Location: LCFF_X18_Y15_N11
stratixii_lcell_ff \rf[25][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][18]~regout ));

// Location: LCFF_X22_Y17_N29
stratixii_lcell_ff \rf[29][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][18]~regout ));

// Location: LCCOMB_X18_Y15_N10
stratixii_lcell_comb_1000_04158C9D2637AEBF_81_4 \rs1~188 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[27][18]~regout ),
	.datad(\rf[31][18]~regout ),
	.datae(\rf[25][18]~regout ),
	.dataf(\rf[29][18]~regout ),
	.combout(\rs1~188_combout ));
// synopsys translate_off
// defparam \rs1~188 .extended_lut = "off";
// defparam \rs1~188 .lut_mask = 64'h04158C9D2637AEBF;
// defparam \rs1~188 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y19_N23
stratixii_lcell_ff \rf[13][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][18]~regout ));

// Location: LCFF_X19_Y19_N25
stratixii_lcell_ff \rf[15][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][18]~regout ));

// Location: LCFF_X19_Y19_N3
stratixii_lcell_ff \rf[9][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][18]~regout ));

// Location: LCFF_X23_Y19_N3
stratixii_lcell_ff \rf[11][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][18]~regout ));

// Location: LCCOMB_X19_Y19_N2
stratixii_lcell_comb_1000_04158C9D2637AEBF_81_4 \rs1~187 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[13][18]~regout ),
	.datad(\rf[15][18]~regout ),
	.datae(\rf[9][18]~regout ),
	.dataf(\rf[11][18]~regout ),
	.combout(\rs1~187_combout ));
// synopsys translate_off
// defparam \rs1~187 .extended_lut = "off";
// defparam \rs1~187 .lut_mask = 64'h04158C9D2637AEBF;
// defparam \rs1~187 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
stratixii_lcell_comb_1000_1D001D331DCC1DFF_81_4 \rs1~189 (
	.dataa(\rs1~186_combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~185_combout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rs1~188_combout ),
	.dataf(\rs1~187_combout ),
	.combout(\rs1~189_combout ));
// synopsys translate_off
// defparam \rs1~189 .extended_lut = "off";
// defparam \rs1~189 .lut_mask = 64'h1D001D331DCC1DFF;
// defparam \rs1~189 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y14_N7
stratixii_lcell_ff \rf[18][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][18]~regout ));

// Location: LCFF_X27_Y18_N9
stratixii_lcell_ff \rf[26][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][18]~regout ));

// Location: LCFF_X27_Y18_N7
stratixii_lcell_ff \rf[2][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][18]~regout ));

// Location: LCFF_X29_Y18_N27
stratixii_lcell_ff \rf[10][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][18]~regout ));

// Location: LCCOMB_X27_Y18_N6
stratixii_lcell_comb_1000_0207A2A75257F2F7_81_4 \rs1~192 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[18][18]~regout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[26][18]~regout ),
	.datae(\rf[2][18]~regout ),
	.dataf(\rf[10][18]~regout ),
	.combout(\rs1~192_combout ));
// synopsys translate_off
// defparam \rs1~192 .extended_lut = "off";
// defparam \rs1~192 .lut_mask = 64'h0207A2A75257F2F7;
// defparam \rs1~192 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y14_N1
stratixii_lcell_ff \rf[8][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][18]~regout ));

// Location: LCFF_X18_Y14_N23
stratixii_lcell_ff \rf[24][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][18]~regout ));

// Location: LCFF_X17_Y14_N19
stratixii_lcell_ff \rf[16][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][18]~regout ));

// Location: LCFF_X18_Y14_N13
stratixii_lcell_ff \rf[20][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][18]~regout ));

// Location: LCFF_X17_Y14_N13
stratixii_lcell_ff \rf[4][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][18]~regout ));

// Location: LCFF_X14_Y16_N11
stratixii_lcell_ff \rf[28][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][18]~regout ));

// Location: LCFF_X22_Y20_N31
stratixii_lcell_ff \rf[12][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][18]~regout ));

// Location: LCCOMB_X17_Y14_N14
stratixii_lcell_comb_1000_1B001B551BAA1BFF_81_4 \rs1~190 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[20][18]~regout ),
	.datac(\rf[4][18]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[28][18]~regout ),
	.dataf(\rf[12][18]~regout ),
	.combout(\rs1~190_combout ));
// synopsys translate_off
// defparam \rs1~190 .extended_lut = "off";
// defparam \rs1~190 .lut_mask = 64'h1B001B551BAA1BFF;
// defparam \rs1~190 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
stratixii_lcell_comb_1000_00275527AA27FF27_81_4 \rs1~191 (
	.dataa(\rs1[0]~6_combout ),
	.datab(\rf[8][18]~regout ),
	.datac(\rf[24][18]~regout ),
	.datad(\rs1[0]~7_combout ),
	.datae(\rf[16][18]~regout ),
	.dataf(\rs1~190_combout ),
	.combout(\rs1~191_combout ));
// synopsys translate_off
// defparam \rs1~191 .extended_lut = "off";
// defparam \rs1~191 .lut_mask = 64'h00275527AA27FF27;
// defparam \rs1~191 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
stratixii_lcell_comb_1000_01A10BAB51F15BFB_81_4 \rs1~194 (
	.dataa(\rs1[0]~11_combout ),
	.datab(\rs1~193_combout ),
	.datac(\rs1[0]~12_combout ),
	.datad(\rs1~189_combout ),
	.datae(\rs1~192_combout ),
	.dataf(\rs1~191_combout ),
	.combout(\rs1~194_combout ));
// synopsys translate_off
// defparam \rs1~194 .extended_lut = "off";
// defparam \rs1~194 .lut_mask = 64'h01A10BAB51F15BFB;
// defparam \rs1~194 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y16_N13
stratixii_lcell_ff \rs1[18]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~194_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[18]~reg0_regout ));

// Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[19]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[19]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[19]));
// synopsys translate_off
// defparam \rd_in[19]~I .ddio_mode = "none";
// defparam \rd_in[19]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[19]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[19]~I .dqs_out_mode = "none";
// defparam \rd_in[19]~I .inclk_input = "normal";
// defparam \rd_in[19]~I .input_async_reset = "none";
// defparam \rd_in[19]~I .input_power_up = "low";
// defparam \rd_in[19]~I .input_register_mode = "none";
// defparam \rd_in[19]~I .input_sync_reset = "none";
// defparam \rd_in[19]~I .oe_async_reset = "none";
// defparam \rd_in[19]~I .oe_power_up = "low";
// defparam \rd_in[19]~I .oe_register_mode = "none";
// defparam \rd_in[19]~I .oe_sync_reset = "none";
// defparam \rd_in[19]~I .operation_mode = "input";
// defparam \rd_in[19]~I .output_async_reset = "none";
// defparam \rd_in[19]~I .output_power_up = "low";
// defparam \rd_in[19]~I .output_register_mode = "none";
// defparam \rd_in[19]~I .output_sync_reset = "none";
// defparam \rd_in[19]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[19]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[19]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X25_Y15_N19
stratixii_lcell_ff \rf[22][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][19]~regout ));

// Location: LCFF_X26_Y15_N23
stratixii_lcell_ff \rf[30][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][19]~regout ));

// Location: LCFF_X25_Y15_N23
stratixii_lcell_ff \rf[6][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][19]~regout ));

// Location: LCFF_X25_Y15_N7
stratixii_lcell_ff \rf[14][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][19]~regout ));

// Location: LCCOMB_X25_Y15_N22
stratixii_lcell_comb_1000_04158C9D2637AEBF_81_4 \rs1~203 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rf[22][19]~regout ),
	.datad(\rf[30][19]~regout ),
	.datae(\rf[6][19]~regout ),
	.dataf(\rf[14][19]~regout ),
	.combout(\rs1~203_combout ));
// synopsys translate_off
// defparam \rs1~203 .extended_lut = "off";
// defparam \rs1~203 .lut_mask = 64'h04158C9D2637AEBF;
// defparam \rs1~203 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y15_N5
stratixii_lcell_ff \rf[18][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][19]~regout ));

// Location: LCFF_X27_Y15_N27
stratixii_lcell_ff \rf[10][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][19]~regout ));

// Location: LCFF_X27_Y15_N19
stratixii_lcell_ff \rf[2][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][19]~regout ));

// Location: LCFF_X27_Y18_N5
stratixii_lcell_ff \rf[26][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][19]~regout ));

// Location: LCCOMB_X27_Y15_N18
stratixii_lcell_comb_1000_0522AF220577AF77_81_4 \rs1~202 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[18][19]~regout ),
	.datac(\rf[10][19]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[2][19]~regout ),
	.dataf(\rf[26][19]~regout ),
	.combout(\rs1~202_combout ));
// synopsys translate_off
// defparam \rs1~202 .extended_lut = "off";
// defparam \rs1~202 .lut_mask = 64'h0522AF220577AF77;
// defparam \rs1~202 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y19_N27
stratixii_lcell_ff \rf[13][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][19]~regout ));

// Location: LCFF_X19_Y19_N1
stratixii_lcell_ff \rf[15][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][19]~regout ));

// Location: LCFF_X19_Y19_N29
stratixii_lcell_ff \rf[9][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][19]~regout ));

// Location: LCFF_X23_Y19_N5
stratixii_lcell_ff \rf[11][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][19]~regout ));

// Location: LCCOMB_X19_Y19_N28
stratixii_lcell_comb_1000_1105BB0511AFBBAF_81_4 \rs1~197 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[13][19]~regout ),
	.datac(\rf[15][19]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[9][19]~regout ),
	.dataf(\rf[11][19]~regout ),
	.combout(\rs1~197_combout ));
// synopsys translate_off
// defparam \rs1~197 .extended_lut = "off";
// defparam \rs1~197 .lut_mask = 64'h1105BB0511AFBBAF;
// defparam \rs1~197 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N25
stratixii_lcell_ff \rf[17][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][19]~regout ));

// Location: LCFF_X23_Y20_N1
stratixii_lcell_ff \rf[21][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][19]~regout ));

// Location: LCFF_X22_Y20_N23
stratixii_lcell_ff \rf[19][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][19]~regout ));

// Location: LCCOMB_X23_Y20_N26
stratixii_lcell_comb_1000_303F303F0505F5F5_81_4 \rs1~196 (
	.dataa(\rf[23][19]~regout ),
	.datab(\rf[17][19]~regout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[21][19]~regout ),
	.datae(\rf[19][19]~regout ),
	.dataf(\rs1_addr[1]~combout ),
	.combout(\rs1~196_combout ));
// synopsys translate_off
// defparam \rs1~196 .extended_lut = "off";
// defparam \rs1~196 .lut_mask = 64'h303F303F0505F5F5;
// defparam \rs1~196 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[3][19]~feeder (
	.dataf(\rd_in[19]~combout ),
	.combout(\rf[3][19]~feeder_combout ));
// synopsys translate_off
// defparam \rf[3][19]~feeder .extended_lut = "off";
// defparam \rf[3][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[3][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y17_N7
stratixii_lcell_ff \rf[3][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[3][19]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][19]~regout ));

// Location: LCCOMB_X26_Y17_N10
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[7][19]~feeder (
	.dataf(\rd_in[19]~combout ),
	.combout(\rf[7][19]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][19]~feeder .extended_lut = "off";
// defparam \rf[7][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[7][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y17_N11
stratixii_lcell_ff \rf[7][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][19]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][19]~regout ));

// Location: LCCOMB_X26_Y17_N2
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[5][19]~feeder (
	.dataf(\rd_in[19]~combout ),
	.combout(\rf[5][19]~feeder_combout ));
// synopsys translate_off
// defparam \rf[5][19]~feeder .extended_lut = "off";
// defparam \rf[5][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y17_N3
stratixii_lcell_ff \rf[5][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[5][19]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][19]~regout ));

// Location: LCFF_X25_Y17_N5
stratixii_lcell_ff \rf[1][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][19]~regout ));

// Location: LCCOMB_X25_Y17_N8
stratixii_lcell_comb_1000_02075257A2A7F2F7_81_4 \rs1~195 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[3][19]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[7][19]~regout ),
	.datae(\rf[5][19]~regout ),
	.dataf(\rf[1][19]~regout ),
	.combout(\rs1~195_combout ));
// synopsys translate_off
// defparam \rs1~195 .extended_lut = "off";
// defparam \rs1~195 .lut_mask = 64'h02075257A2A7F2F7;
// defparam \rs1~195 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
stratixii_lcell_comb_1000_001D331DCC1DFF1D_81_4 \rs1~199 (
	.dataa(\rs1~198_combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~197_combout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rs1~196_combout ),
	.dataf(\rs1~195_combout ),
	.combout(\rs1~199_combout ));
// synopsys translate_off
// defparam \rs1~199 .extended_lut = "off";
// defparam \rs1~199 .lut_mask = 64'h001D331DCC1DFF1D;
// defparam \rs1~199 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y16_N23
stratixii_lcell_ff \rf[20][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][19]~regout ));

// Location: LCCOMB_X14_Y16_N8
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][19]~feeder (
	.dataf(\rd_in[19]~combout ),
	.combout(\rf[28][19]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][19]~feeder .extended_lut = "off";
// defparam \rf[28][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y16_N9
stratixii_lcell_ff \rf[28][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][19]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][19]~regout ));

// Location: LCFF_X17_Y16_N3
stratixii_lcell_ff \rf[4][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][19]~regout ));

// Location: LCFF_X22_Y20_N15
stratixii_lcell_ff \rf[12][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][19]~regout ));

// Location: LCCOMB_X17_Y16_N26
stratixii_lcell_comb_1000_1015B0B51A1FBABF_81_4 \rs1~200 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[20][19]~regout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[28][19]~regout ),
	.datae(\rf[4][19]~regout ),
	.dataf(\rf[12][19]~regout ),
	.combout(\rs1~200_combout ));
// synopsys translate_off
// defparam \rs1~200 .extended_lut = "off";
// defparam \rs1~200 .lut_mask = 64'h1015B0B51A1FBABF;
// defparam \rs1~200 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y14_N9
stratixii_lcell_ff \rf[24][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][19]~regout ));

// Location: LCFF_X17_Y16_N1
stratixii_lcell_ff \rf[16][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][19]~regout ));

// Location: LCFF_X18_Y14_N21
stratixii_lcell_ff \rf[8][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][19]~regout ));

// Location: LCCOMB_X17_Y16_N0
stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 \rs1~201 (
	.dataa(\rs1[0]~7_combout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rs1~200_combout ),
	.datad(\rf[24][19]~regout ),
	.datae(\rf[16][19]~regout ),
	.dataf(\rf[8][19]~regout ),
	.combout(\rs1~201_combout ));
// synopsys translate_off
// defparam \rs1~201 .extended_lut = "off";
// defparam \rs1~201 .lut_mask = 64'h08192A3B4C5D6E7F;
// defparam \rs1~201 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
stratixii_lcell_comb_1000_012389AB4567CDEF_81_4 \rs1~204 (
	.dataa(\rs1[0]~11_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1~203_combout ),
	.datad(\rs1~202_combout ),
	.datae(\rs1~199_combout ),
	.dataf(\rs1~201_combout ),
	.combout(\rs1~204_combout ));
// synopsys translate_off
// defparam \rs1~204 .extended_lut = "off";
// defparam \rs1~204 .lut_mask = 64'h012389AB4567CDEF;
// defparam \rs1~204 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y18_N3
stratixii_lcell_ff \rs1[19]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~204_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[19]~reg0_regout ));

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[20]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[20]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[20]));
// synopsys translate_off
// defparam \rd_in[20]~I .ddio_mode = "none";
// defparam \rd_in[20]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[20]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[20]~I .dqs_out_mode = "none";
// defparam \rd_in[20]~I .inclk_input = "normal";
// defparam \rd_in[20]~I .input_async_reset = "none";
// defparam \rd_in[20]~I .input_power_up = "low";
// defparam \rd_in[20]~I .input_register_mode = "none";
// defparam \rd_in[20]~I .input_sync_reset = "none";
// defparam \rd_in[20]~I .oe_async_reset = "none";
// defparam \rd_in[20]~I .oe_power_up = "low";
// defparam \rd_in[20]~I .oe_register_mode = "none";
// defparam \rd_in[20]~I .oe_sync_reset = "none";
// defparam \rd_in[20]~I .operation_mode = "input";
// defparam \rd_in[20]~I .output_async_reset = "none";
// defparam \rd_in[20]~I .output_power_up = "low";
// defparam \rd_in[20]~I .output_register_mode = "none";
// defparam \rd_in[20]~I .output_sync_reset = "none";
// defparam \rd_in[20]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[20]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[20]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X17_Y16_N7
stratixii_lcell_ff \rf[16][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][20]~regout ));

// Location: LCFF_X15_Y16_N7
stratixii_lcell_ff \rf[8][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][20]~regout ));

// Location: LCFF_X18_Y14_N27
stratixii_lcell_ff \rf[24][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][20]~regout ));

// Location: LCFF_X15_Y16_N19
stratixii_lcell_ff \rf[20][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][20]~regout ));

// Location: LCFF_X17_Y16_N31
stratixii_lcell_ff \rf[4][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][20]~regout ));

// Location: LCCOMB_X15_Y13_N14
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][20]~feeder (
	.dataf(\rd_in[20]~combout ),
	.combout(\rf[12][20]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][20]~feeder .extended_lut = "off";
// defparam \rf[12][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y13_N15
stratixii_lcell_ff \rf[12][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][20]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][20]~regout ));

// Location: LCCOMB_X15_Y13_N8
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][20]~feeder (
	.dataf(\rd_in[20]~combout ),
	.combout(\rf[28][20]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][20]~feeder .extended_lut = "off";
// defparam \rf[28][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y13_N9
stratixii_lcell_ff \rf[28][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][20]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][20]~regout ));

// Location: LCCOMB_X17_Y16_N16
stratixii_lcell_comb_1000_1B001BAA1B551BFF_81_4 \rs1~210 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[20][20]~regout ),
	.datac(\rf[4][20]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[12][20]~regout ),
	.dataf(\rf[28][20]~regout ),
	.combout(\rs1~210_combout ));
// synopsys translate_off
// defparam \rs1~210 .extended_lut = "off";
// defparam \rs1~210 .lut_mask = 64'h1B001BAA1B551BFF;
// defparam \rs1~210 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
stratixii_lcell_comb_1000_024613578ACE9BDF_81_4 \rs1~211 (
	.dataa(\rs1[0]~7_combout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rf[16][20]~regout ),
	.datad(\rf[8][20]~regout ),
	.datae(\rf[24][20]~regout ),
	.dataf(\rs1~210_combout ),
	.combout(\rs1~211_combout ));
// synopsys translate_off
// defparam \rs1~211 .extended_lut = "off";
// defparam \rs1~211 .lut_mask = 64'h024613578ACE9BDF;
// defparam \rs1~211 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y15_N1
stratixii_lcell_ff \rf[18][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][20]~regout ));

// Location: LCFF_X27_Y15_N17
stratixii_lcell_ff \rf[10][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][20]~regout ));

// Location: LCFF_X27_Y15_N13
stratixii_lcell_ff \rf[2][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][20]~regout ));

// Location: LCFF_X27_Y18_N15
stratixii_lcell_ff \rf[26][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][20]~regout ));

// Location: LCCOMB_X27_Y15_N14
stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 \rs1~212 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[18][20]~regout ),
	.datad(\rf[10][20]~regout ),
	.datae(\rf[2][20]~regout ),
	.dataf(\rf[26][20]~regout ),
	.combout(\rs1~212_combout ));
// synopsys translate_off
// defparam \rs1~212 .extended_lut = "off";
// defparam \rs1~212 .lut_mask = 64'h02468ACE13579BDF;
// defparam \rs1~212 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y19_N17
stratixii_lcell_ff \rf[13][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][20]~regout ));

// Location: LCFF_X19_Y19_N21
stratixii_lcell_ff \rf[9][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][20]~regout ));

// Location: LCFF_X23_Y19_N11
stratixii_lcell_ff \rf[11][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][20]~regout ));

// Location: LCCOMB_X19_Y19_N20
stratixii_lcell_comb_1000_0305F30503F5F3F5_81_4 \rs1~207 (
	.dataa(\rf[15][20]~regout ),
	.datab(\rf[13][20]~regout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[9][20]~regout ),
	.dataf(\rf[11][20]~regout ),
	.combout(\rs1~207_combout ));
// synopsys translate_off
// defparam \rs1~207 .extended_lut = "off";
// defparam \rs1~207 .lut_mask = 64'h0305F30503F5F3F5;
// defparam \rs1~207 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y17_N9
stratixii_lcell_ff \rf[3][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][20]~regout ));

// Location: LCFF_X26_Y17_N15
stratixii_lcell_ff \rf[5][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][20]~regout ));

// Location: LCFF_X25_Y17_N13
stratixii_lcell_ff \rf[1][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][20]~regout ));

// Location: LCFF_X26_Y17_N5
stratixii_lcell_ff \rf[7][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][20]~regout ));

// Location: LCCOMB_X25_Y17_N16
stratixii_lcell_comb_1000_101AB0BA151FB5BF_81_4 \rs1~205 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[3][20]~regout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[5][20]~regout ),
	.datae(\rf[1][20]~regout ),
	.dataf(\rf[7][20]~regout ),
	.combout(\rs1~205_combout ));
// synopsys translate_off
// defparam \rs1~205 .extended_lut = "off";
// defparam \rs1~205 .lut_mask = 64'h101AB0BA151FB5BF;
// defparam \rs1~205 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y17_N23
stratixii_lcell_ff \rf[29][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][20]~regout ));

// Location: LCFF_X22_Y17_N11
stratixii_lcell_ff \rf[27][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][20]~regout ));

// Location: LCFF_X22_Y17_N1
stratixii_lcell_ff \rf[25][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][20]~regout ));

// Location: LCCOMB_X23_Y18_N30
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[31][20]~feeder (
	.dataf(\rd_in[20]~combout ),
	.combout(\rf[31][20]~feeder_combout ));
// synopsys translate_off
// defparam \rf[31][20]~feeder .extended_lut = "off";
// defparam \rf[31][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[31][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N31
stratixii_lcell_ff \rf[31][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[31][20]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][20]~regout ));

// Location: LCCOMB_X22_Y17_N0
stratixii_lcell_comb_1000_0252A2F20757A7F7_81_4 \rs1~208 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[29][20]~regout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[27][20]~regout ),
	.datae(\rf[25][20]~regout ),
	.dataf(\rf[31][20]~regout ),
	.combout(\rs1~208_combout ));
// synopsys translate_off
// defparam \rs1~208 .extended_lut = "off";
// defparam \rs1~208 .lut_mask = 64'h0252A2F20757A7F7;
// defparam \rs1~208 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[19][20]~feeder (
	.dataf(\rd_in[20]~combout ),
	.combout(\rf[19][20]~feeder_combout ));
// synopsys translate_off
// defparam \rf[19][20]~feeder .extended_lut = "off";
// defparam \rf[19][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[19][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N5
stratixii_lcell_ff \rf[19][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[19][20]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][20]~regout ));

// Location: LCCOMB_X23_Y20_N14
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[17][20]~feeder (
	.dataf(\rd_in[20]~combout ),
	.combout(\rf[17][20]~feeder_combout ));
// synopsys translate_off
// defparam \rf[17][20]~feeder .extended_lut = "off";
// defparam \rf[17][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[17][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N15
stratixii_lcell_ff \rf[17][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[17][20]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][20]~regout ));

// Location: LCCOMB_X23_Y18_N10
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[21][20]~feeder (
	.dataf(\rd_in[20]~combout ),
	.combout(\rf[21][20]~feeder_combout ));
// synopsys translate_off
// defparam \rf[21][20]~feeder .extended_lut = "off";
// defparam \rf[21][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[21][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N11
stratixii_lcell_ff \rf[21][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[21][20]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][20]~regout ));

// Location: LCFF_X19_Y18_N1
stratixii_lcell_ff \rf[23][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[20]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][20]~regout ));

// Location: LCCOMB_X23_Y20_N8
stratixii_lcell_comb_1000_028A46CE139B57DF_81_4 \rs1~206 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[19][20]~regout ),
	.datad(\rf[17][20]~regout ),
	.datae(\rf[21][20]~regout ),
	.dataf(\rf[23][20]~regout ),
	.combout(\rs1~206_combout ));
// synopsys translate_off
// defparam \rs1~206 .extended_lut = "off";
// defparam \rs1~206 .lut_mask = 64'h028A46CE139B57DF;
// defparam \rs1~206 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
stratixii_lcell_comb_1000_048C159D26AE37BF_81_4 \rs1~209 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~207_combout ),
	.datad(\rs1~205_combout ),
	.datae(\rs1~208_combout ),
	.dataf(\rs1~206_combout ),
	.combout(\rs1~209_combout ));
// synopsys translate_off
// defparam \rs1~209 .extended_lut = "off";
// defparam \rs1~209 .lut_mask = 64'h048C159D26AE37BF;
// defparam \rs1~209 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
stratixii_lcell_comb_1000_001D331DCC1DFF1D_81_4 \rs1~214 (
	.dataa(\rs1~213_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1~211_combout ),
	.datad(\rs1[0]~11_combout ),
	.datae(\rs1~212_combout ),
	.dataf(\rs1~209_combout ),
	.combout(\rs1~214_combout ));
// synopsys translate_off
// defparam \rs1~214 .extended_lut = "off";
// defparam \rs1~214 .lut_mask = 64'h001D331DCC1DFF1D;
// defparam \rs1~214 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y18_N7
stratixii_lcell_ff \rs1[20]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~214_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[20]~reg0_regout ));

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[21]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[21]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[21]));
// synopsys translate_off
// defparam \rd_in[21]~I .ddio_mode = "none";
// defparam \rd_in[21]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[21]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[21]~I .dqs_out_mode = "none";
// defparam \rd_in[21]~I .inclk_input = "normal";
// defparam \rd_in[21]~I .input_async_reset = "none";
// defparam \rd_in[21]~I .input_power_up = "low";
// defparam \rd_in[21]~I .input_register_mode = "none";
// defparam \rd_in[21]~I .input_sync_reset = "none";
// defparam \rd_in[21]~I .oe_async_reset = "none";
// defparam \rd_in[21]~I .oe_power_up = "low";
// defparam \rd_in[21]~I .oe_register_mode = "none";
// defparam \rd_in[21]~I .oe_sync_reset = "none";
// defparam \rd_in[21]~I .operation_mode = "input";
// defparam \rd_in[21]~I .output_async_reset = "none";
// defparam \rd_in[21]~I .output_power_up = "low";
// defparam \rd_in[21]~I .output_register_mode = "none";
// defparam \rd_in[21]~I .output_sync_reset = "none";
// defparam \rd_in[21]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[21]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[21]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X25_Y15_N9
stratixii_lcell_ff \rf[14][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][21]~regout ));

// Location: LCFF_X26_Y15_N7
stratixii_lcell_ff \rf[30][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][21]~regout ));

// Location: LCFF_X25_Y15_N3
stratixii_lcell_ff \rf[22][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][21]~regout ));

// Location: LCFF_X25_Y15_N15
stratixii_lcell_ff \rf[6][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][21]~regout ));

// Location: LCCOMB_X25_Y15_N14
stratixii_lcell_comb_1000_1111BBBB05AF05AF_81_4 \rs1~223 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[14][21]~regout ),
	.datac(\rf[30][21]~regout ),
	.datad(\rf[22][21]~regout ),
	.datae(\rf[6][21]~regout ),
	.dataf(\rs1_addr[4]~combout ),
	.combout(\rs1~223_combout ));
// synopsys translate_off
// defparam \rs1~223 .extended_lut = "off";
// defparam \rs1~223 .lut_mask = 64'h1111BBBB05AF05AF;
// defparam \rs1~223 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y13_N1
stratixii_lcell_ff \rf[26][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][21]~regout ));

// Location: LCFF_X27_Y15_N3
stratixii_lcell_ff \rf[10][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][21]~regout ));

// Location: LCFF_X27_Y15_N23
stratixii_lcell_ff \rf[2][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][21]~regout ));

// Location: LCFF_X27_Y15_N11
stratixii_lcell_ff \rf[18][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][21]~regout ));

// Location: LCCOMB_X27_Y15_N22
stratixii_lcell_comb_1000_0151A1F10B5BABFB_81_4 \rs1~222 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[26][21]~regout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[10][21]~regout ),
	.datae(\rf[2][21]~regout ),
	.dataf(\rf[18][21]~regout ),
	.combout(\rs1~222_combout ));
// synopsys translate_off
// defparam \rs1~222 .extended_lut = "off";
// defparam \rs1~222 .lut_mask = 64'h0151A1F10B5BABFB;
// defparam \rs1~222 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y16_N9
stratixii_lcell_ff \rf[8][21]~DUPLICATE (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][21]~DUPLICATE_regout ));

// Location: LCFF_X18_Y14_N3
stratixii_lcell_ff \rf[24][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][21]~regout ));

// Location: LCCOMB_X15_Y13_N28
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][21]~feeder (
	.dataf(\rd_in[21]~combout ),
	.combout(\rf[12][21]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][21]~feeder .extended_lut = "off";
// defparam \rf[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y13_N29
stratixii_lcell_ff \rf[12][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][21]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][21]~regout ));

// Location: LCFF_X15_Y18_N3
stratixii_lcell_ff \rf[4][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][21]~regout ));

// Location: LCCOMB_X14_Y16_N12
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][21]~feeder (
	.dataf(\rd_in[21]~combout ),
	.combout(\rf[28][21]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][21]~feeder .extended_lut = "off";
// defparam \rf[28][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y16_N13
stratixii_lcell_ff \rf[28][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][21]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][21]~regout ));

// Location: LCCOMB_X15_Y18_N0
stratixii_lcell_comb_1000_0344CF440377CF77_81_4 \rs1~220 (
	.dataa(\rf[20][21]~regout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rf[12][21]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[4][21]~regout ),
	.dataf(\rf[28][21]~regout ),
	.combout(\rs1~220_combout ));
// synopsys translate_off
// defparam \rs1~220 .extended_lut = "off";
// defparam \rs1~220 .lut_mask = 64'h0344CF440377CF77;
// defparam \rs1~220 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
stratixii_lcell_comb_1000_03034477CFCF4477_81_4 \rs1~221 (
	.dataa(\rf[16][21]~regout ),
	.datab(\rs1[0]~7_combout ),
	.datac(\rf[8][21]~DUPLICATE_regout ),
	.datad(\rf[24][21]~regout ),
	.datae(\rs1[0]~6_combout ),
	.dataf(\rs1~220_combout ),
	.combout(\rs1~221_combout ));
// synopsys translate_off
// defparam \rs1~221 .extended_lut = "off";
// defparam \rs1~221 .lut_mask = 64'h03034477CFCF4477;
// defparam \rs1~221 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y18_N25
stratixii_lcell_ff \rf[19][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][21]~regout ));

// Location: LCFF_X23_Y18_N3
stratixii_lcell_ff \rf[21][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][21]~regout ));

// Location: LCFF_X19_Y18_N29
stratixii_lcell_ff \rf[23][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][21]~regout ));

// Location: LCFF_X19_Y18_N21
stratixii_lcell_ff \rf[17][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][21]~regout ));

// Location: LCCOMB_X19_Y18_N16
stratixii_lcell_comb_1000_024613578ACE9BDF_81_4 \rs1~216 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[19][21]~regout ),
	.datad(\rf[21][21]~regout ),
	.datae(\rf[23][21]~regout ),
	.dataf(\rf[17][21]~regout ),
	.combout(\rs1~216_combout ));
// synopsys translate_off
// defparam \rs1~216 .extended_lut = "off";
// defparam \rs1~216 .lut_mask = 64'h024613578ACE9BDF;
// defparam \rs1~216 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y17_N17
stratixii_lcell_ff \rf[5][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][21]~regout ));

// Location: LCFF_X25_Y17_N21
stratixii_lcell_ff \rf[1][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][21]~regout ));

// Location: LCFF_X26_Y17_N23
stratixii_lcell_ff \rf[7][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][21]~regout ));

// Location: LCCOMB_X26_Y17_N26
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[3][21]~feeder (
	.dataf(\rd_in[21]~combout ),
	.combout(\rf[3][21]~feeder_combout ));
// synopsys translate_off
// defparam \rf[3][21]~feeder .extended_lut = "off";
// defparam \rf[3][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[3][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y17_N27
stratixii_lcell_ff \rf[3][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[3][21]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][21]~regout ));

// Location: LCCOMB_X25_Y17_N22
stratixii_lcell_comb_1000_048C159D26AE37BF_81_4 \rs1~215 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[5][21]~regout ),
	.datad(\rf[1][21]~regout ),
	.datae(\rf[7][21]~regout ),
	.dataf(\rf[3][21]~regout ),
	.combout(\rs1~215_combout ));
// synopsys translate_off
// defparam \rs1~215 .extended_lut = "off";
// defparam \rs1~215 .lut_mask = 64'h048C159D26AE37BF;
// defparam \rs1~215 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N15
stratixii_lcell_ff \rf[11][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][21]~regout ));

// Location: LCFF_X19_Y19_N19
stratixii_lcell_ff \rf[9][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][21]~regout ));

// Location: LCFF_X19_Y19_N5
stratixii_lcell_ff \rf[15][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][21]~regout ));

// Location: LCCOMB_X19_Y19_N18
stratixii_lcell_comb_1000_0344CF440377CF77_81_4 \rs1~217 (
	.dataa(\rf[13][21]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[11][21]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[9][21]~regout ),
	.dataf(\rf[15][21]~regout ),
	.combout(\rs1~217_combout ));
// synopsys translate_off
// defparam \rs1~217 .extended_lut = "off";
// defparam \rs1~217 .lut_mask = 64'h0344CF440377CF77;
// defparam \rs1~217 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
stratixii_lcell_comb_1000_0305F30503F5F3F5_81_4 \rs1~219 (
	.dataa(\rs1~218_combout ),
	.datab(\rs1~216_combout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rs1~215_combout ),
	.dataf(\rs1~217_combout ),
	.combout(\rs1~219_combout ));
// synopsys translate_off
// defparam \rs1~219 .extended_lut = "off";
// defparam \rs1~219 .lut_mask = 64'h0305F30503F5F3F5;
// defparam \rs1~219 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
stratixii_lcell_comb_1000_0123456789ABCDEF_81_4 \rs1~224 (
	.dataa(\rs1[0]~11_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1~223_combout ),
	.datad(\rs1~222_combout ),
	.datae(\rs1~221_combout ),
	.dataf(\rs1~219_combout ),
	.combout(\rs1~224_combout ));
// synopsys translate_off
// defparam \rs1~224 .extended_lut = "off";
// defparam \rs1~224 .lut_mask = 64'h0123456789ABCDEF;
// defparam \rs1~224 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y18_N11
stratixii_lcell_ff \rs1[21]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~224_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[21]~reg0_regout ));

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[22]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[22]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[22]));
// synopsys translate_off
// defparam \rd_in[22]~I .ddio_mode = "none";
// defparam \rd_in[22]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[22]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[22]~I .dqs_out_mode = "none";
// defparam \rd_in[22]~I .inclk_input = "normal";
// defparam \rd_in[22]~I .input_async_reset = "none";
// defparam \rd_in[22]~I .input_power_up = "low";
// defparam \rd_in[22]~I .input_register_mode = "none";
// defparam \rd_in[22]~I .input_sync_reset = "none";
// defparam \rd_in[22]~I .oe_async_reset = "none";
// defparam \rd_in[22]~I .oe_power_up = "low";
// defparam \rd_in[22]~I .oe_register_mode = "none";
// defparam \rd_in[22]~I .oe_sync_reset = "none";
// defparam \rd_in[22]~I .operation_mode = "input";
// defparam \rd_in[22]~I .output_async_reset = "none";
// defparam \rd_in[22]~I .output_power_up = "low";
// defparam \rd_in[22]~I .output_register_mode = "none";
// defparam \rd_in[22]~I .output_sync_reset = "none";
// defparam \rd_in[22]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[22]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[22]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X26_Y14_N27
stratixii_lcell_ff \rf[22][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][22]~regout ));

// Location: LCFF_X27_Y14_N29
stratixii_lcell_ff \rf[6][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][22]~regout ));

// Location: LCFF_X26_Y14_N15
stratixii_lcell_ff \rf[14][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][22]~regout ));

// Location: LCCOMB_X27_Y14_N28
stratixii_lcell_comb_1000_0131C1F10D3DCDFD_81_4 \rs1~233 (
	.dataa(\rf[30][22]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[22][22]~regout ),
	.datae(\rf[6][22]~regout ),
	.dataf(\rf[14][22]~regout ),
	.combout(\rs1~233_combout ));
// synopsys translate_off
// defparam \rs1~233 .extended_lut = "off";
// defparam \rs1~233 .lut_mask = 64'h0131C1F10D3DCDFD;
// defparam \rs1~233 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y16_N5
stratixii_lcell_ff \rf[24][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][22]~regout ));

// Location: LCFF_X15_Y16_N17
stratixii_lcell_ff \rf[8][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][22]~regout ));

// Location: LCFF_X15_Y18_N29
stratixii_lcell_ff \rf[4][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][22]~regout ));

// Location: LCFF_X14_Y15_N5
stratixii_lcell_ff \rf[12][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][22]~regout ));

// Location: LCFF_X15_Y16_N15
stratixii_lcell_ff \rf[20][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][22]~regout ));

// Location: LCFF_X14_Y16_N15
stratixii_lcell_ff \rf[28][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][22]~regout ));

// Location: LCCOMB_X15_Y18_N16
stratixii_lcell_comb_1000_220A770A225F775F_81_4 \rs1~230 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[4][22]~regout ),
	.datac(\rf[12][22]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[20][22]~regout ),
	.dataf(\rf[28][22]~regout ),
	.combout(\rs1~230_combout ));
// synopsys translate_off
// defparam \rs1~230 .extended_lut = "off";
// defparam \rs1~230 .lut_mask = 64'h220A770A225F775F;
// defparam \rs1~230 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
stratixii_lcell_comb_1000_000F5533FF0F5533_81_4 \rs1~231 (
	.dataa(\rf[16][22]~regout ),
	.datab(\rf[24][22]~regout ),
	.datac(\rf[8][22]~regout ),
	.datad(\rs1[0]~7_combout ),
	.datae(\rs1[0]~6_combout ),
	.dataf(\rs1~230_combout ),
	.combout(\rs1~231_combout ));
// synopsys translate_off
// defparam \rs1~231 .extended_lut = "off";
// defparam \rs1~231 .lut_mask = 64'h000F5533FF0F5533;
// defparam \rs1~231 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y15_N9
stratixii_lcell_ff \rf[10][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][22]~regout ));

// Location: LCFF_X26_Y13_N23
stratixii_lcell_ff \rf[2][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][22]~regout ));

// Location: LCFF_X27_Y14_N27
stratixii_lcell_ff \rf[18][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][22]~regout ));

// Location: LCCOMB_X26_Y13_N22
stratixii_lcell_comb_1000_0311CF1103DDCFDD_81_4 \rs1~232 (
	.dataa(\rf[26][22]~regout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rf[10][22]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[2][22]~regout ),
	.dataf(\rf[18][22]~regout ),
	.combout(\rs1~232_combout ));
// synopsys translate_off
// defparam \rs1~232 .extended_lut = "off";
// defparam \rs1~232 .lut_mask = 64'h0311CF1103DDCFDD;
// defparam \rs1~232 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N19
stratixii_lcell_ff \rf[13][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][22]~regout ));

// Location: LCFF_X23_Y19_N7
stratixii_lcell_ff \rf[11][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][22]~regout ));

// Location: LCFF_X19_Y19_N11
stratixii_lcell_ff \rf[9][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][22]~regout ));

// Location: LCFF_X23_Y19_N21
stratixii_lcell_ff \rf[15][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][22]~regout ));

// Location: LCCOMB_X19_Y19_N10
stratixii_lcell_comb_1000_101AB0BA151FB5BF_81_4 \rs1~227 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[13][22]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[11][22]~regout ),
	.datae(\rf[9][22]~regout ),
	.dataf(\rf[15][22]~regout ),
	.combout(\rs1~227_combout ));
// synopsys translate_off
// defparam \rs1~227 .extended_lut = "off";
// defparam \rs1~227 .lut_mask = 64'h101AB0BA151FB5BF;
// defparam \rs1~227 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N29
stratixii_lcell_ff \rf[21][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][22]~regout ));

// Location: LCFF_X19_Y18_N9
stratixii_lcell_ff \rf[23][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][22]~regout ));

// Location: LCFF_X19_Y18_N5
stratixii_lcell_ff \rf[17][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][22]~regout ));

// Location: LCCOMB_X19_Y18_N2
stratixii_lcell_comb_1000_101C131FD0DCD3DF_81_4 \rs1~226 (
	.dataa(\rf[19][22]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[21][22]~regout ),
	.datae(\rf[23][22]~regout ),
	.dataf(\rf[17][22]~regout ),
	.combout(\rs1~226_combout ));
// synopsys translate_off
// defparam \rs1~226 .extended_lut = "off";
// defparam \rs1~226 .lut_mask = 64'h101C131FD0DCD3DF;
// defparam \rs1~226 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y17_N13
stratixii_lcell_ff \rf[3][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][22]~regout ));

// Location: LCFF_X26_Y19_N19
stratixii_lcell_ff \rf[1][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][22]~regout ));

// Location: LCFF_X22_Y16_N29
stratixii_lcell_ff \rf[7][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][22]~regout ));

// Location: LCCOMB_X26_Y19_N4
stratixii_lcell_comb_1000_0344CF440377CF77_81_4 \rs1~225 (
	.dataa(\rf[5][22]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[3][22]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[1][22]~regout ),
	.dataf(\rf[7][22]~regout ),
	.combout(\rs1~225_combout ));
// synopsys translate_off
// defparam \rs1~225 .extended_lut = "off";
// defparam \rs1~225 .lut_mask = 64'h0344CF440377CF77;
// defparam \rs1~225 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y16_N31
stratixii_lcell_ff \rf[27][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][22]~regout ));

// Location: LCFF_X23_Y18_N1
stratixii_lcell_ff \rf[31][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][22]~regout ));

// Location: LCFF_X22_Y17_N17
stratixii_lcell_ff \rf[25][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][22]~regout ));

// Location: LCCOMB_X22_Y17_N16
stratixii_lcell_comb_1000_0055FF55330F330F_81_4 \rs1~228 (
	.dataa(\rf[29][22]~regout ),
	.datab(\rf[27][22]~regout ),
	.datac(\rf[31][22]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[25][22]~regout ),
	.dataf(\rs1_addr[1]~combout ),
	.combout(\rs1~228_combout ));
// synopsys translate_off
// defparam \rs1~228 .extended_lut = "off";
// defparam \rs1~228 .lut_mask = 64'h0055FF55330F330F;
// defparam \rs1~228 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs1~229 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~227_combout ),
	.datad(\rs1~226_combout ),
	.datae(\rs1~225_combout ),
	.dataf(\rs1~228_combout ),
	.combout(\rs1~229_combout ));
// synopsys translate_off
// defparam \rs1~229 .extended_lut = "off";
// defparam \rs1~229 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs1~229 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
stratixii_lcell_comb_1000_0145236789CDABEF_81_4 \rs1~234 (
	.dataa(\rs1[0]~11_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1~233_combout ),
	.datad(\rs1~231_combout ),
	.datae(\rs1~232_combout ),
	.dataf(\rs1~229_combout ),
	.combout(\rs1~234_combout ));
// synopsys translate_off
// defparam \rs1~234 .extended_lut = "off";
// defparam \rs1~234 .lut_mask = 64'h0145236789CDABEF;
// defparam \rs1~234 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y18_N15
stratixii_lcell_ff \rs1[22]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~234_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[22]~reg0_regout ));

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[23]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[23]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[23]));
// synopsys translate_off
// defparam \rd_in[23]~I .ddio_mode = "none";
// defparam \rd_in[23]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[23]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[23]~I .dqs_out_mode = "none";
// defparam \rd_in[23]~I .inclk_input = "normal";
// defparam \rd_in[23]~I .input_async_reset = "none";
// defparam \rd_in[23]~I .input_power_up = "low";
// defparam \rd_in[23]~I .input_register_mode = "none";
// defparam \rd_in[23]~I .input_sync_reset = "none";
// defparam \rd_in[23]~I .oe_async_reset = "none";
// defparam \rd_in[23]~I .oe_power_up = "low";
// defparam \rd_in[23]~I .oe_register_mode = "none";
// defparam \rd_in[23]~I .oe_sync_reset = "none";
// defparam \rd_in[23]~I .operation_mode = "input";
// defparam \rd_in[23]~I .output_async_reset = "none";
// defparam \rd_in[23]~I .output_power_up = "low";
// defparam \rd_in[23]~I .output_register_mode = "none";
// defparam \rd_in[23]~I .output_sync_reset = "none";
// defparam \rd_in[23]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[23]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[23]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X26_Y13_N3
stratixii_lcell_ff \rf[26][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][23]~regout ));

// Location: LCFF_X19_Y13_N9
stratixii_lcell_ff \rf[2][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][23]~regout ));

// Location: LCFF_X19_Y13_N11
stratixii_lcell_ff \rf[10][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][23]~regout ));

// Location: LCCOMB_X19_Y13_N8
stratixii_lcell_comb_1000_1103DD0311CFDDCF_81_4 \rs1~242 (
	.dataa(\rf[18][23]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[26][23]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[2][23]~regout ),
	.dataf(\rf[10][23]~regout ),
	.combout(\rs1~242_combout ));
// synopsys translate_off
// defparam \rs1~242 .extended_lut = "off";
// defparam \rs1~242 .lut_mask = 64'h1103DD0311CFDDCF;
// defparam \rs1~242 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y13_N11
stratixii_lcell_ff \rf[22][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][23]~regout ));

// Location: LCFF_X23_Y13_N31
stratixii_lcell_ff \rf[6][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][23]~regout ));

// Location: LCFF_X25_Y21_N19
stratixii_lcell_ff \rf[14][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][23]~regout ));

// Location: LCCOMB_X23_Y13_N30
stratixii_lcell_comb_1000_0311CF1103DDCFDD_81_4 \rs1~243 (
	.dataa(\rf[30][23]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[22][23]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[6][23]~regout ),
	.dataf(\rf[14][23]~regout ),
	.combout(\rs1~243_combout ));
// synopsys translate_off
// defparam \rs1~243 .extended_lut = "off";
// defparam \rs1~243 .lut_mask = 64'h0311CF1103DDCFDD;
// defparam \rs1~243 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y18_N17
stratixii_lcell_ff \rf[16][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][23]~regout ));

// Location: LCFF_X13_Y20_N19
stratixii_lcell_ff \rf[8][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][23]~regout ));

// Location: LCFF_X13_Y17_N31
stratixii_lcell_ff \rf[24][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][23]~regout ));

// Location: LCFF_X13_Y17_N19
stratixii_lcell_ff \rf[20][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][23]~regout ));

// Location: LCFF_X15_Y13_N31
stratixii_lcell_ff \rf[12][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][23]~regout ));

// Location: LCFF_X15_Y13_N11
stratixii_lcell_ff \rf[28][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][23]~regout ));

// Location: LCCOMB_X13_Y17_N24
stratixii_lcell_comb_1000_404C707C434F737F_81_4 \rs1~240 (
	.dataa(\rf[4][23]~regout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[20][23]~regout ),
	.datae(\rf[12][23]~regout ),
	.dataf(\rf[28][23]~regout ),
	.combout(\rs1~240_combout ));
// synopsys translate_off
// defparam \rs1~240 .extended_lut = "off";
// defparam \rs1~240 .lut_mask = 64'h404C707C434F737F;
// defparam \rs1~240 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
stratixii_lcell_comb_1000_042615378CAE9DBF_81_4 \rs1~241 (
	.dataa(\rs1[0]~6_combout ),
	.datab(\rs1[0]~7_combout ),
	.datac(\rf[16][23]~regout ),
	.datad(\rf[8][23]~regout ),
	.datae(\rf[24][23]~regout ),
	.dataf(\rs1~240_combout ),
	.combout(\rs1~241_combout ));
// synopsys translate_off
// defparam \rs1~241 .extended_lut = "off";
// defparam \rs1~241 .lut_mask = 64'h042615378CAE9DBF;
// defparam \rs1~241 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N17
stratixii_lcell_ff \rf[13][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][23]~regout ));

// Location: LCFF_X27_Y19_N11
stratixii_lcell_ff \rf[9][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][23]~regout ));

// Location: LCFF_X23_Y19_N25
stratixii_lcell_ff \rf[11][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][23]~regout ));

// Location: LCCOMB_X27_Y19_N10
stratixii_lcell_comb_1000_001DCC1D331DFF1D_81_4 \rs1~237 (
	.dataa(\rf[15][23]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[13][23]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[9][23]~regout ),
	.dataf(\rf[11][23]~regout ),
	.combout(\rs1~237_combout ));
// synopsys translate_off
// defparam \rs1~237 .extended_lut = "off";
// defparam \rs1~237 .lut_mask = 64'h001DCC1D331DFF1D;
// defparam \rs1~237 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[29][23]~feeder (
	.dataf(\rd_in[23]~combout ),
	.combout(\rf[29][23]~feeder_combout ));
// synopsys translate_off
// defparam \rf[29][23]~feeder .extended_lut = "off";
// defparam \rf[29][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[29][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y18_N25
stratixii_lcell_ff \rf[29][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[29][23]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][23]~regout ));

// Location: LCFF_X27_Y19_N25
stratixii_lcell_ff \rf[25][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][23]~regout ));

// Location: LCFF_X26_Y18_N5
stratixii_lcell_ff \rf[27][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][23]~regout ));

// Location: LCCOMB_X27_Y19_N24
stratixii_lcell_comb_1000_010DC1CD313DF1FD_81_4 \rs1~238 (
	.dataa(\rf[31][23]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[29][23]~regout ),
	.datae(\rf[25][23]~regout ),
	.dataf(\rf[27][23]~regout ),
	.combout(\rs1~238_combout ));
// synopsys translate_off
// defparam \rs1~238 .extended_lut = "off";
// defparam \rs1~238 .lut_mask = 64'h010DC1CD313DF1FD;
// defparam \rs1~238 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y13_N23
stratixii_lcell_ff \rf[17][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][23]~regout ));

// Location: LCFF_X22_Y13_N9
stratixii_lcell_ff \rf[19][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][23]~regout ));

// Location: LCFF_X23_Y18_N25
stratixii_lcell_ff \rf[21][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][23]~regout ));

// Location: LCFF_X19_Y18_N19
stratixii_lcell_ff \rf[23][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][23]~regout ));

// Location: LCCOMB_X22_Y13_N20
stratixii_lcell_comb_1000_270027AA275527FF_81_4 \rs1~236 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[17][23]~regout ),
	.datac(\rf[19][23]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[21][23]~regout ),
	.dataf(\rf[23][23]~regout ),
	.combout(\rs1~236_combout ));
// synopsys translate_off
// defparam \rs1~236 .extended_lut = "off";
// defparam \rs1~236 .lut_mask = 64'h270027AA275527FF;
// defparam \rs1~236 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y13_N17
stratixii_lcell_ff \rf[3][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][23]~regout ));

// Location: LCFF_X27_Y19_N5
stratixii_lcell_ff \rf[1][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][23]~regout ));

// Location: LCCOMB_X17_Y17_N28
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[7][23]~feeder (
	.dataf(\rd_in[23]~combout ),
	.combout(\rf[7][23]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][23]~feeder .extended_lut = "off";
// defparam \rf[7][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[7][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N29
stratixii_lcell_ff \rf[7][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][23]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][23]~regout ));

// Location: LCCOMB_X27_Y19_N4
stratixii_lcell_comb_1000_0344CF440377CF77_81_4 \rs1~235 (
	.dataa(\rf[5][23]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[3][23]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[1][23]~regout ),
	.dataf(\rf[7][23]~regout ),
	.combout(\rs1~235_combout ));
// synopsys translate_off
// defparam \rs1~235 .extended_lut = "off";
// defparam \rs1~235 .lut_mask = 64'h0344CF440377CF77;
// defparam \rs1~235 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
stratixii_lcell_comb_1000_110511AFBB05BBAF_81_4 \rs1~239 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1~237_combout ),
	.datac(\rs1~238_combout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rs1~236_combout ),
	.dataf(\rs1~235_combout ),
	.combout(\rs1~239_combout ));
// synopsys translate_off
// defparam \rs1~239 .extended_lut = "off";
// defparam \rs1~239 .lut_mask = 64'h110511AFBB05BBAF;
// defparam \rs1~239 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
stratixii_lcell_comb_1000_110511AFBB05BBAF_81_4 \rs1~244 (
	.dataa(\rs1[0]~12_combout ),
	.datab(\rs1~242_combout ),
	.datac(\rs1~243_combout ),
	.datad(\rs1[0]~11_combout ),
	.datae(\rs1~241_combout ),
	.dataf(\rs1~239_combout ),
	.combout(\rs1~244_combout ));
// synopsys translate_off
// defparam \rs1~244 .extended_lut = "off";
// defparam \rs1~244 .lut_mask = 64'h110511AFBB05BBAF;
// defparam \rs1~244 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y16_N3
stratixii_lcell_ff \rs1[23]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~244_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[23]~reg0_regout ));

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[24]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[24]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[24]));
// synopsys translate_off
// defparam \rd_in[24]~I .ddio_mode = "none";
// defparam \rd_in[24]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[24]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[24]~I .dqs_out_mode = "none";
// defparam \rd_in[24]~I .inclk_input = "normal";
// defparam \rd_in[24]~I .input_async_reset = "none";
// defparam \rd_in[24]~I .input_power_up = "low";
// defparam \rd_in[24]~I .input_register_mode = "none";
// defparam \rd_in[24]~I .input_sync_reset = "none";
// defparam \rd_in[24]~I .oe_async_reset = "none";
// defparam \rd_in[24]~I .oe_power_up = "low";
// defparam \rd_in[24]~I .oe_register_mode = "none";
// defparam \rd_in[24]~I .oe_sync_reset = "none";
// defparam \rd_in[24]~I .operation_mode = "input";
// defparam \rd_in[24]~I .output_async_reset = "none";
// defparam \rd_in[24]~I .output_power_up = "low";
// defparam \rd_in[24]~I .output_register_mode = "none";
// defparam \rd_in[24]~I .output_sync_reset = "none";
// defparam \rd_in[24]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[24]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[24]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X17_Y19_N25
stratixii_lcell_ff \rf[18][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][24]~regout ));

// Location: LCFF_X17_Y19_N13
stratixii_lcell_ff \rf[10][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][24]~regout ));

// Location: LCCOMB_X14_Y15_N26
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[26][24]~feeder (
	.dataf(\rd_in[24]~combout ),
	.combout(\rf[26][24]~feeder_combout ));
// synopsys translate_off
// defparam \rf[26][24]~feeder .extended_lut = "off";
// defparam \rf[26][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[26][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y15_N27
stratixii_lcell_ff \rf[26][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[26][24]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][24]~regout ));

// Location: LCFF_X17_Y19_N29
stratixii_lcell_ff \rf[2][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][24]~regout ));

// Location: LCCOMB_X17_Y19_N28
stratixii_lcell_comb_1000_0505AFAF22772277_81_4 \rs1~252 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[18][24]~regout ),
	.datac(\rf[10][24]~regout ),
	.datad(\rf[26][24]~regout ),
	.datae(\rf[2][24]~regout ),
	.dataf(\rs1_addr[4]~combout ),
	.combout(\rs1~252_combout ));
// synopsys translate_off
// defparam \rs1~252 .extended_lut = "off";
// defparam \rs1~252 .lut_mask = 64'h0505AFAF22772277;
// defparam \rs1~252 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y17_N5
stratixii_lcell_ff \rf[16][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][24]~regout ));

// Location: LCFF_X14_Y17_N19
stratixii_lcell_ff \rf[20][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][24]~regout ));

// Location: LCCOMB_X14_Y15_N14
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][24]~feeder (
	.dataf(\rd_in[24]~combout ),
	.combout(\rf[12][24]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][24]~feeder .extended_lut = "off";
// defparam \rf[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y15_N15
stratixii_lcell_ff \rf[12][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][24]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][24]~regout ));

// Location: LCFF_X14_Y17_N11
stratixii_lcell_ff \rf[4][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][24]~regout ));

// Location: LCCOMB_X14_Y16_N16
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][24]~feeder (
	.dataf(\rd_in[24]~combout ),
	.combout(\rf[28][24]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][24]~feeder .extended_lut = "off";
// defparam \rf[28][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y16_N17
stratixii_lcell_ff \rf[28][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][24]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][24]~regout ));

// Location: LCCOMB_X14_Y17_N6
stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 \rs1~250 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[20][24]~regout ),
	.datad(\rf[12][24]~regout ),
	.datae(\rf[4][24]~regout ),
	.dataf(\rf[28][24]~regout ),
	.combout(\rs1~250_combout ));
// synopsys translate_off
// defparam \rs1~250 .extended_lut = "off";
// defparam \rs1~250 .lut_mask = 64'h02468ACE13579BDF;
// defparam \rs1~250 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y16_N3
stratixii_lcell_ff \rf[8][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][24]~regout ));

// Location: LCCOMB_X14_Y17_N2
stratixii_lcell_comb_1000_0311CF1103DDCFDD_81_4 \rs1~251 (
	.dataa(\rf[24][24]~regout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rf[16][24]~regout ),
	.datad(\rs1[0]~7_combout ),
	.datae(\rs1~250_combout ),
	.dataf(\rf[8][24]~regout ),
	.combout(\rs1~251_combout ));
// synopsys translate_off
// defparam \rs1~251 .extended_lut = "off";
// defparam \rs1~251 .lut_mask = 64'h0311CF1103DDCFDD;
// defparam \rs1~251 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y19_N23
stratixii_lcell_ff \rf[17][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][24]~regout ));

// Location: LCFF_X23_Y18_N27
stratixii_lcell_ff \rf[21][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][24]~regout ));

// Location: LCFF_X19_Y18_N27
stratixii_lcell_ff \rf[23][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][24]~regout ));

// Location: LCFF_X23_Y18_N13
stratixii_lcell_ff \rf[19][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][24]~regout ));

// Location: LCCOMB_X18_Y19_N20
stratixii_lcell_comb_1000_2700275527AA27FF_81_4 \rs1~246 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[17][24]~regout ),
	.datac(\rf[21][24]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[23][24]~regout ),
	.dataf(\rf[19][24]~regout ),
	.combout(\rs1~246_combout ));
// synopsys translate_off
// defparam \rs1~246 .extended_lut = "off";
// defparam \rs1~246 .lut_mask = 64'h2700275527AA27FF;
// defparam \rs1~246 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y19_N31
stratixii_lcell_ff \rf[3][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][24]~regout ));

// Location: LCFF_X18_Y19_N19
stratixii_lcell_ff \rf[1][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][24]~regout ));

// Location: LCCOMB_X17_Y17_N16
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[5][24]~feeder (
	.dataf(\rd_in[24]~combout ),
	.combout(\rf[5][24]~feeder_combout ));
// synopsys translate_off
// defparam \rf[5][24]~feeder .extended_lut = "off";
// defparam \rf[5][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[5][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N17
stratixii_lcell_ff \rf[5][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[5][24]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][24]~regout ));

// Location: LCCOMB_X17_Y17_N20
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[7][24]~feeder (
	.dataf(\rd_in[24]~combout ),
	.combout(\rf[7][24]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][24]~feeder .extended_lut = "off";
// defparam \rf[7][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[7][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N21
stratixii_lcell_ff \rf[7][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][24]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][24]~regout ));

// Location: LCCOMB_X18_Y19_N16
stratixii_lcell_comb_1000_02A252F207A757F7_81_4 \rs1~245 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[3][24]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[1][24]~regout ),
	.datae(\rf[5][24]~regout ),
	.dataf(\rf[7][24]~regout ),
	.combout(\rs1~245_combout ));
// synopsys translate_off
// defparam \rs1~245 .extended_lut = "off";
// defparam \rs1~245 .lut_mask = 64'h02A252F207A757F7;
// defparam \rs1~245 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y19_N27
stratixii_lcell_ff \rf[9][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][24]~regout ));

// Location: LCFF_X23_Y19_N29
stratixii_lcell_ff \rf[11][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][24]~regout ));

// Location: LCFF_X23_Y19_N13
stratixii_lcell_ff \rf[13][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][24]~regout ));

// Location: LCFF_X23_Y19_N9
stratixii_lcell_ff \rf[15][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][24]~regout ));

// Location: LCCOMB_X18_Y19_N24
stratixii_lcell_comb_1000_082A4C6E193B5D7F_81_4 \rs1~247 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[9][24]~regout ),
	.datad(\rf[11][24]~regout ),
	.datae(\rf[13][24]~regout ),
	.dataf(\rf[15][24]~regout ),
	.combout(\rs1~247_combout ));
// synopsys translate_off
// defparam \rs1~247 .extended_lut = "off";
// defparam \rs1~247 .lut_mask = 64'h082A4C6E193B5D7F;
// defparam \rs1~247 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y19_N3
stratixii_lcell_ff \rf[25][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][24]~regout ));

// Location: LCFF_X23_Y18_N7
stratixii_lcell_ff \rf[31][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][24]~regout ));

// Location: LCFF_X14_Y15_N25
stratixii_lcell_ff \rf[29][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][24]~regout ));

// Location: LCCOMB_X22_Y19_N0
stratixii_lcell_comb_1000_0C440C773F443F77_81_4 \rs1~248 (
	.dataa(\rf[27][24]~regout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[25][24]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[31][24]~regout ),
	.dataf(\rf[29][24]~regout ),
	.combout(\rs1~248_combout ));
// synopsys translate_off
// defparam \rs1~248 .extended_lut = "off";
// defparam \rs1~248 .lut_mask = 64'h0C440C773F443F77;
// defparam \rs1~248 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
stratixii_lcell_comb_1000_028A46CE139B57DF_81_4 \rs1~249 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~246_combout ),
	.datad(\rs1~245_combout ),
	.datae(\rs1~247_combout ),
	.dataf(\rs1~248_combout ),
	.combout(\rs1~249_combout ));
// synopsys translate_off
// defparam \rs1~249 .extended_lut = "off";
// defparam \rs1~249 .lut_mask = 64'h028A46CE139B57DF;
// defparam \rs1~249 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
stratixii_lcell_comb_1000_031103DDCF11CFDD_81_4 \rs1~254 (
	.dataa(\rs1~253_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1~252_combout ),
	.datad(\rs1[0]~11_combout ),
	.datae(\rs1~251_combout ),
	.dataf(\rs1~249_combout ),
	.combout(\rs1~254_combout ));
// synopsys translate_off
// defparam \rs1~254 .extended_lut = "off";
// defparam \rs1~254 .lut_mask = 64'h031103DDCF11CFDD;
// defparam \rs1~254 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y18_N19
stratixii_lcell_ff \rs1[24]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~254_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[24]~reg0_regout ));

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[25]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[25]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[25]));
// synopsys translate_off
// defparam \rd_in[25]~I .ddio_mode = "none";
// defparam \rd_in[25]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[25]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[25]~I .dqs_out_mode = "none";
// defparam \rd_in[25]~I .inclk_input = "normal";
// defparam \rd_in[25]~I .input_async_reset = "none";
// defparam \rd_in[25]~I .input_power_up = "low";
// defparam \rd_in[25]~I .input_register_mode = "none";
// defparam \rd_in[25]~I .input_sync_reset = "none";
// defparam \rd_in[25]~I .oe_async_reset = "none";
// defparam \rd_in[25]~I .oe_power_up = "low";
// defparam \rd_in[25]~I .oe_register_mode = "none";
// defparam \rd_in[25]~I .oe_sync_reset = "none";
// defparam \rd_in[25]~I .operation_mode = "input";
// defparam \rd_in[25]~I .output_async_reset = "none";
// defparam \rd_in[25]~I .output_power_up = "low";
// defparam \rd_in[25]~I .output_register_mode = "none";
// defparam \rd_in[25]~I .output_sync_reset = "none";
// defparam \rd_in[25]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[25]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[25]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][25]~feeder (
	.dataf(\rd_in[25]~combout ),
	.combout(\rf[28][25]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][25]~feeder .extended_lut = "off";
// defparam \rf[28][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N25
stratixii_lcell_ff \rf[28][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][25]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][25]~regout ));

// Location: LCFF_X15_Y15_N27
stratixii_lcell_ff \rf[20][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][25]~regout ));

// Location: LCFF_X15_Y15_N3
stratixii_lcell_ff \rf[4][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][25]~regout ));

// Location: LCCOMB_X14_Y18_N2
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][25]~feeder (
	.dataf(\rd_in[25]~combout ),
	.combout(\rf[12][25]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][25]~feeder .extended_lut = "off";
// defparam \rf[12][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N3
stratixii_lcell_ff \rf[12][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][25]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][25]~regout ));

// Location: LCCOMB_X15_Y15_N2
stratixii_lcell_comb_1000_0151A1F10B5BABFB_81_4 \rs1~260 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[28][25]~regout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[20][25]~regout ),
	.datae(\rf[4][25]~regout ),
	.dataf(\rf[12][25]~regout ),
	.combout(\rs1~260_combout ));
// synopsys translate_off
// defparam \rs1~260 .extended_lut = "off";
// defparam \rs1~260 .lut_mask = 64'h0151A1F10B5BABFB;
// defparam \rs1~260 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y15_N23
stratixii_lcell_ff \rf[16][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][25]~regout ));

// Location: LCFF_X17_Y18_N11
stratixii_lcell_ff \rf[8][25]~DUPLICATE (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][25]~DUPLICATE_regout ));

// Location: LCCOMB_X15_Y15_N22
stratixii_lcell_comb_1000_01C131F10DCD3DFD_81_4 \rs1~261 (
	.dataa(\rf[24][25]~regout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rs1[0]~7_combout ),
	.datad(\rs1~260_combout ),
	.datae(\rf[16][25]~regout ),
	.dataf(\rf[8][25]~DUPLICATE_regout ),
	.combout(\rs1~261_combout ));
// synopsys translate_off
// defparam \rs1~261 .extended_lut = "off";
// defparam \rs1~261 .lut_mask = 64'h01C131F10DCD3DFD;
// defparam \rs1~261 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y15_N19
stratixii_lcell_ff \rf[22][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][25]~regout ));

// Location: LCFF_X26_Y15_N13
stratixii_lcell_ff \rf[6][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][25]~regout ));

// Location: LCFF_X26_Y15_N15
stratixii_lcell_ff \rf[30][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][25]~regout ));

// Location: LCCOMB_X26_Y15_N12
stratixii_lcell_comb_1000_0434C4F40737C7F7_81_4 \rs1~263 (
	.dataa(\rf[14][25]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[22][25]~regout ),
	.datae(\rf[6][25]~regout ),
	.dataf(\rf[30][25]~regout ),
	.combout(\rs1~263_combout ));
// synopsys translate_off
// defparam \rs1~263 .extended_lut = "off";
// defparam \rs1~263 .lut_mask = 64'h0434C4F40737C7F7;
// defparam \rs1~263 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y18_N29
stratixii_lcell_ff \rf[19][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][25]~regout ));

// Location: LCFF_X15_Y17_N7
stratixii_lcell_ff \rf[17][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][25]~regout ));

// Location: LCFF_X19_Y18_N23
stratixii_lcell_ff \rf[23][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][25]~regout ));

// Location: LCCOMB_X23_Y18_N20
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[21][25]~feeder (
	.dataf(\rd_in[25]~combout ),
	.combout(\rf[21][25]~feeder_combout ));
// synopsys translate_off
// defparam \rf[21][25]~feeder .extended_lut = "off";
// defparam \rf[21][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[21][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N21
stratixii_lcell_ff \rf[21][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[21][25]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][25]~regout ));

// Location: LCCOMB_X15_Y17_N8
stratixii_lcell_comb_1000_1B001B551BAA1BFF_81_4 \rs1~256 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[19][25]~regout ),
	.datac(\rf[17][25]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[23][25]~regout ),
	.dataf(\rf[21][25]~regout ),
	.combout(\rs1~256_combout ));
// synopsys translate_off
// defparam \rs1~256 .extended_lut = "off";
// defparam \rs1~256 .lut_mask = 64'h1B001B551BAA1BFF;
// defparam \rs1~256 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[7][25]~feeder (
	.dataf(\rd_in[25]~combout ),
	.combout(\rf[7][25]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][25]~feeder .extended_lut = "off";
// defparam \rf[7][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[7][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N19
stratixii_lcell_ff \rf[7][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][25]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][25]~regout ));

// Location: LCFF_X15_Y17_N27
stratixii_lcell_ff \rf[1][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][25]~regout ));

// Location: LCFF_X26_Y18_N15
stratixii_lcell_ff \rf[5][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][25]~regout ));

// Location: LCFF_X17_Y18_N23
stratixii_lcell_ff \rf[3][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][25]~regout ));

// Location: LCCOMB_X15_Y17_N24
stratixii_lcell_comb_1000_0A110ABB5F115FBB_81_4 \rs1~255 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[7][25]~regout ),
	.datac(\rf[1][25]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[5][25]~regout ),
	.dataf(\rf[3][25]~regout ),
	.combout(\rs1~255_combout ));
// synopsys translate_off
// defparam \rs1~255 .extended_lut = "off";
// defparam \rs1~255 .lut_mask = 64'h0A110ABB5F115FBB;
// defparam \rs1~255 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y17_N31
stratixii_lcell_ff \rf[25][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][25]~regout ));

// Location: LCFF_X26_Y18_N1
stratixii_lcell_ff \rf[27][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][25]~regout ));

// Location: LCFF_X26_Y18_N19
stratixii_lcell_ff \rf[29][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][25]~regout ));

// Location: LCCOMB_X23_Y18_N8
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[31][25]~feeder (
	.dataf(\rd_in[25]~combout ),
	.combout(\rf[31][25]~feeder_combout ));
// synopsys translate_off
// defparam \rf[31][25]~feeder .extended_lut = "off";
// defparam \rf[31][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[31][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N9
stratixii_lcell_ff \rf[31][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[31][25]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][25]~regout ));

// Location: LCCOMB_X15_Y17_N18
stratixii_lcell_comb_1000_20702A7A25752F7F_81_4 \rs1~258 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[25][25]~regout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[27][25]~regout ),
	.datae(\rf[29][25]~regout ),
	.dataf(\rf[31][25]~regout ),
	.combout(\rs1~258_combout ));
// synopsys translate_off
// defparam \rs1~258 .extended_lut = "off";
// defparam \rs1~258 .lut_mask = 64'h20702A7A25752F7F;
// defparam \rs1~258 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y18_N17
stratixii_lcell_ff \rf[9][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][25]~regout ));

// Location: LCCOMB_X14_Y18_N20
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[13][25]~feeder (
	.dataf(\rd_in[25]~combout ),
	.combout(\rf[13][25]~feeder_combout ));
// synopsys translate_off
// defparam \rf[13][25]~feeder .extended_lut = "off";
// defparam \rf[13][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[13][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N21
stratixii_lcell_ff \rf[13][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[13][25]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][25]~regout ));

// Location: LCFF_X21_Y18_N7
stratixii_lcell_ff \rf[11][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][25]~regout ));

// Location: LCCOMB_X15_Y21_N2
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[15][25]~feeder (
	.dataf(\rd_in[25]~combout ),
	.combout(\rf[15][25]~feeder_combout ));
// synopsys translate_off
// defparam \rf[15][25]~feeder .extended_lut = "off";
// defparam \rf[15][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[15][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y21_N3
stratixii_lcell_ff \rf[15][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[15][25]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][25]~regout ));

// Location: LCCOMB_X21_Y18_N8
stratixii_lcell_comb_1000_082A4C6E193B5D7F_81_4 \rs1~257 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[9][25]~regout ),
	.datad(\rf[13][25]~regout ),
	.datae(\rf[11][25]~regout ),
	.dataf(\rf[15][25]~regout ),
	.combout(\rs1~257_combout ));
// synopsys translate_off
// defparam \rs1~257 .extended_lut = "off";
// defparam \rs1~257 .lut_mask = 64'h082A4C6E193B5D7F;
// defparam \rs1~257 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs1~259 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~256_combout ),
	.datad(\rs1~255_combout ),
	.datae(\rs1~258_combout ),
	.dataf(\rs1~257_combout ),
	.combout(\rs1~259_combout ));
// synopsys translate_off
// defparam \rs1~259 .extended_lut = "off";
// defparam \rs1~259 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs1~259 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
stratixii_lcell_comb_1000_03034477CFCF4477_81_4 \rs1~264 (
	.dataa(\rs1~262_combout ),
	.datab(\rs1[0]~11_combout ),
	.datac(\rs1~261_combout ),
	.datad(\rs1~263_combout ),
	.datae(\rs1[0]~12_combout ),
	.dataf(\rs1~259_combout ),
	.combout(\rs1~264_combout ));
// synopsys translate_off
// defparam \rs1~264 .extended_lut = "off";
// defparam \rs1~264 .lut_mask = 64'h03034477CFCF4477;
// defparam \rs1~264 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y14_N17
stratixii_lcell_ff \rs1[25]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~264_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[25]~reg0_regout ));

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[26]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[26]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[26]));
// synopsys translate_off
// defparam \rd_in[26]~I .ddio_mode = "none";
// defparam \rd_in[26]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[26]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[26]~I .dqs_out_mode = "none";
// defparam \rd_in[26]~I .inclk_input = "normal";
// defparam \rd_in[26]~I .input_async_reset = "none";
// defparam \rd_in[26]~I .input_power_up = "low";
// defparam \rd_in[26]~I .input_register_mode = "none";
// defparam \rd_in[26]~I .input_sync_reset = "none";
// defparam \rd_in[26]~I .oe_async_reset = "none";
// defparam \rd_in[26]~I .oe_power_up = "low";
// defparam \rd_in[26]~I .oe_register_mode = "none";
// defparam \rd_in[26]~I .oe_sync_reset = "none";
// defparam \rd_in[26]~I .operation_mode = "input";
// defparam \rd_in[26]~I .output_async_reset = "none";
// defparam \rd_in[26]~I .output_power_up = "low";
// defparam \rd_in[26]~I .output_register_mode = "none";
// defparam \rd_in[26]~I .output_sync_reset = "none";
// defparam \rd_in[26]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[26]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[26]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X19_Y13_N29
stratixii_lcell_ff \rf[18][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][26]~regout ));

// Location: LCFF_X27_Y18_N3
stratixii_lcell_ff \rf[2][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][26]~regout ));

// Location: LCFF_X27_Y18_N11
stratixii_lcell_ff \rf[26][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][26]~regout ));

// Location: LCFF_X19_Y13_N15
stratixii_lcell_ff \rf[10][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][26]~regout ));

// Location: LCCOMB_X27_Y18_N10
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs1~272 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[18][26]~regout ),
	.datad(\rf[2][26]~regout ),
	.datae(\rf[26][26]~regout ),
	.dataf(\rf[10][26]~regout ),
	.combout(\rs1~272_combout ));
// synopsys translate_off
// defparam \rs1~272 .extended_lut = "off";
// defparam \rs1~272 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs1~272 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y16_N23
stratixii_lcell_ff \rf[8][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][26]~regout ));

// Location: LCFF_X13_Y16_N15
stratixii_lcell_ff \rf[16][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][26]~regout ));

// Location: LCFF_X13_Y16_N9
stratixii_lcell_ff \rf[4][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][26]~regout ));

// Location: LCFF_X13_Y16_N25
stratixii_lcell_ff \rf[20][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][26]~regout ));

// Location: LCCOMB_X14_Y15_N6
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][26]~feeder (
	.dataf(\rd_in[26]~combout ),
	.combout(\rf[12][26]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][26]~feeder .extended_lut = "off";
// defparam \rf[12][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y15_N7
stratixii_lcell_ff \rf[12][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][26]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][26]~regout ));

// Location: LCFF_X14_Y16_N5
stratixii_lcell_ff \rf[28][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][26]~regout ));

// Location: LCCOMB_X13_Y16_N0
stratixii_lcell_comb_1000_082A4C6E193B5D7F_81_4 \rs1~270 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[4][26]~regout ),
	.datad(\rf[20][26]~regout ),
	.datae(\rf[12][26]~regout ),
	.dataf(\rf[28][26]~regout ),
	.combout(\rs1~270_combout ));
// synopsys translate_off
// defparam \rs1~270 .extended_lut = "off";
// defparam \rs1~270 .lut_mask = 64'h082A4C6E193B5D7F;
// defparam \rs1~270 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
stratixii_lcell_comb_1000_010D313DC1CDF1FD_81_4 \rs1~271 (
	.dataa(\rf[24][26]~regout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rs1[0]~7_combout ),
	.datad(\rf[8][26]~regout ),
	.datae(\rf[16][26]~regout ),
	.dataf(\rs1~270_combout ),
	.combout(\rs1~271_combout ));
// synopsys translate_off
// defparam \rs1~271 .extended_lut = "off";
// defparam \rs1~271 .lut_mask = 64'h010D313DC1CDF1FD;
// defparam \rs1~271 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y16_N5
stratixii_lcell_ff \rf[27][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][26]~regout ));

// Location: LCFF_X18_Y16_N29
stratixii_lcell_ff \rf[25][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][26]~regout ));

// Location: LCCOMB_X17_Y17_N4
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[31][26]~feeder (
	.dataf(\rd_in[26]~combout ),
	.combout(\rf[31][26]~feeder_combout ));
// synopsys translate_off
// defparam \rf[31][26]~feeder .extended_lut = "off";
// defparam \rf[31][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[31][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N5
stratixii_lcell_ff \rf[31][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[31][26]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][26]~regout ));

// Location: LCCOMB_X18_Y16_N28
stratixii_lcell_comb_1000_101CD0DC131FD3DF_81_4 \rs1~268 (
	.dataa(\rf[29][26]~regout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[27][26]~regout ),
	.datae(\rf[25][26]~regout ),
	.dataf(\rf[31][26]~regout ),
	.combout(\rs1~268_combout ));
// synopsys translate_off
// defparam \rs1~268 .extended_lut = "off";
// defparam \rs1~268 .lut_mask = 64'h101CD0DC131FD3DF;
// defparam \rs1~268 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y18_N31
stratixii_lcell_ff \rf[19][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][26]~regout ));

// Location: LCFF_X19_Y18_N13
stratixii_lcell_ff \rf[23][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][26]~regout ));

// Location: LCFF_X22_Y18_N23
stratixii_lcell_ff \rf[17][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][26]~regout ));

// Location: LCFF_X22_Y18_N25
stratixii_lcell_ff \rf[21][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][26]~regout ));

// Location: LCCOMB_X22_Y18_N22
stratixii_lcell_comb_1000_02138A9B4657CEDF_81_4 \rs1~266 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[19][26]~regout ),
	.datad(\rf[23][26]~regout ),
	.datae(\rf[17][26]~regout ),
	.dataf(\rf[21][26]~regout ),
	.combout(\rs1~266_combout ));
// synopsys translate_off
// defparam \rs1~266 .extended_lut = "off";
// defparam \rs1~266 .lut_mask = 64'h02138A9B4657CEDF;
// defparam \rs1~266 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y15_N11
stratixii_lcell_ff \rf[15][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][26]~regout ));

// Location: LCFF_X23_Y15_N31
stratixii_lcell_ff \rf[13][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][26]~regout ));

// Location: LCFF_X23_Y15_N3
stratixii_lcell_ff \rf[9][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][26]~regout ));

// Location: LCFF_X19_Y15_N23
stratixii_lcell_ff \rf[11][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][26]~regout ));

// Location: LCCOMB_X23_Y15_N20
stratixii_lcell_comb_1000_0511AF1105BBAFBB_81_4 \rs1~267 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[15][26]~regout ),
	.datac(\rf[13][26]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[9][26]~regout ),
	.dataf(\rf[11][26]~regout ),
	.combout(\rs1~267_combout ));
// synopsys translate_off
// defparam \rs1~267 .extended_lut = "off";
// defparam \rs1~267 .lut_mask = 64'h0511AF1105BBAFBB;
// defparam \rs1~267 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[5][26]~feeder (
	.dataf(\rd_in[26]~combout ),
	.combout(\rf[5][26]~feeder_combout ));
// synopsys translate_off
// defparam \rf[5][26]~feeder .extended_lut = "off";
// defparam \rf[5][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[5][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N9
stratixii_lcell_ff \rf[5][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[5][26]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][26]~regout ));

// Location: LCFF_X19_Y15_N21
stratixii_lcell_ff \rf[1][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][26]~regout ));

// Location: LCCOMB_X17_Y17_N14
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[7][26]~feeder (
	.dataf(\rd_in[26]~combout ),
	.combout(\rf[7][26]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][26]~feeder .extended_lut = "off";
// defparam \rf[7][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[7][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N15
stratixii_lcell_ff \rf[7][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][26]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][26]~regout ));

// Location: LCCOMB_X19_Y15_N20
stratixii_lcell_comb_1000_110CDD0C113FDD3F_81_4 \rs1~265 (
	.dataa(\rf[3][26]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[5][26]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[1][26]~regout ),
	.dataf(\rf[7][26]~regout ),
	.combout(\rs1~265_combout ));
// synopsys translate_off
// defparam \rs1~265 .extended_lut = "off";
// defparam \rs1~265 .lut_mask = 64'h110CDD0C113FDD3F;
// defparam \rs1~265 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
stratixii_lcell_comb_1000_01510B5BA1F1ABFB_81_4 \rs1~269 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1~268_combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rs1~266_combout ),
	.datae(\rs1~267_combout ),
	.dataf(\rs1~265_combout ),
	.combout(\rs1~269_combout ));
// synopsys translate_off
// defparam \rs1~269 .extended_lut = "off";
// defparam \rs1~269 .lut_mask = 64'h01510B5BA1F1ABFB;
// defparam \rs1~269 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
stratixii_lcell_comb_1000_031103DDCF11CFDD_81_4 \rs1~274 (
	.dataa(\rs1~273_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1~272_combout ),
	.datad(\rs1[0]~11_combout ),
	.datae(\rs1~271_combout ),
	.dataf(\rs1~269_combout ),
	.combout(\rs1~274_combout ));
// synopsys translate_off
// defparam \rs1~274 .extended_lut = "off";
// defparam \rs1~274 .lut_mask = 64'h031103DDCF11CFDD;
// defparam \rs1~274 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y14_N21
stratixii_lcell_ff \rs1[26]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~274_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[26]~reg0_regout ));

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[27]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[27]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[27]));
// synopsys translate_off
// defparam \rd_in[27]~I .ddio_mode = "none";
// defparam \rd_in[27]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[27]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[27]~I .dqs_out_mode = "none";
// defparam \rd_in[27]~I .inclk_input = "normal";
// defparam \rd_in[27]~I .input_async_reset = "none";
// defparam \rd_in[27]~I .input_power_up = "low";
// defparam \rd_in[27]~I .input_register_mode = "none";
// defparam \rd_in[27]~I .input_sync_reset = "none";
// defparam \rd_in[27]~I .oe_async_reset = "none";
// defparam \rd_in[27]~I .oe_power_up = "low";
// defparam \rd_in[27]~I .oe_register_mode = "none";
// defparam \rd_in[27]~I .oe_sync_reset = "none";
// defparam \rd_in[27]~I .operation_mode = "input";
// defparam \rd_in[27]~I .output_async_reset = "none";
// defparam \rd_in[27]~I .output_power_up = "low";
// defparam \rd_in[27]~I .output_register_mode = "none";
// defparam \rd_in[27]~I .output_sync_reset = "none";
// defparam \rd_in[27]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[27]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[27]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X25_Y15_N31
stratixii_lcell_ff \rf[14][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][27]~regout ));

// Location: LCFF_X25_Y15_N29
stratixii_lcell_ff \rf[6][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][27]~regout ));

// Location: LCFF_X25_Y21_N25
stratixii_lcell_ff \rf[30][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][27]~regout ));

// Location: LCCOMB_X25_Y15_N28
stratixii_lcell_comb_1000_0344CF440377CF77_81_4 \rs1~283 (
	.dataa(\rf[22][27]~regout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rf[14][27]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[6][27]~regout ),
	.dataf(\rf[30][27]~regout ),
	.combout(\rs1~283_combout ));
// synopsys translate_off
// defparam \rs1~283 .extended_lut = "off";
// defparam \rs1~283 .lut_mask = 64'h0344CF440377CF77;
// defparam \rs1~283 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][27]~feeder (
	.dataf(\rd_in[27]~combout ),
	.combout(\rf[12][27]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][27]~feeder .extended_lut = "off";
// defparam \rf[12][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y15_N17
stratixii_lcell_ff \rf[12][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][27]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][27]~regout ));

// Location: LCCOMB_X14_Y16_N6
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][27]~feeder (
	.dataf(\rd_in[27]~combout ),
	.combout(\rf[28][27]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][27]~feeder .extended_lut = "off";
// defparam \rf[28][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y16_N7
stratixii_lcell_ff \rf[28][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][27]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][27]~regout ));

// Location: LCFF_X15_Y14_N27
stratixii_lcell_ff \rf[20][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][27]~regout ));

// Location: LCCOMB_X15_Y14_N16
stratixii_lcell_comb_1000_440C443F770C773F_81_4 \rs1~280 (
	.dataa(\rf[4][27]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[12][27]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[28][27]~regout ),
	.dataf(\rf[20][27]~regout ),
	.combout(\rs1~280_combout ));
// synopsys translate_off
// defparam \rs1~280 .extended_lut = "off";
// defparam \rs1~280 .lut_mask = 64'h440C443F770C773F;
// defparam \rs1~280 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y14_N11
stratixii_lcell_ff \rf[24][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][27]~regout ));

// Location: LCFF_X15_Y14_N13
stratixii_lcell_ff \rf[16][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][27]~regout ));

// Location: LCFF_X18_Y14_N29
stratixii_lcell_ff \rf[8][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][27]~regout ));

// Location: LCCOMB_X15_Y14_N12
stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 \rs1~281 (
	.dataa(\rs1[0]~7_combout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rs1~280_combout ),
	.datad(\rf[24][27]~regout ),
	.datae(\rf[16][27]~regout ),
	.dataf(\rf[8][27]~regout ),
	.combout(\rs1~281_combout ));
// synopsys translate_off
// defparam \rs1~281 .extended_lut = "off";
// defparam \rs1~281 .lut_mask = 64'h08192A3B4C5D6E7F;
// defparam \rs1~281 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y15_N25
stratixii_lcell_ff \rf[18][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][27]~regout ));

// Location: LCFF_X27_Y15_N31
stratixii_lcell_ff \rf[10][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][27]~regout ));

// Location: LCFF_X27_Y15_N29
stratixii_lcell_ff \rf[2][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][27]~regout ));

// Location: LCCOMB_X14_Y15_N2
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[26][27]~feeder (
	.dataf(\rd_in[27]~combout ),
	.combout(\rf[26][27]~feeder_combout ));
// synopsys translate_off
// defparam \rf[26][27]~feeder .extended_lut = "off";
// defparam \rf[26][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[26][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y15_N3
stratixii_lcell_ff \rf[26][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[26][27]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][27]~regout ));

// Location: LCCOMB_X27_Y15_N28
stratixii_lcell_comb_1000_0522AF220577AF77_81_4 \rs1~282 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[18][27]~regout ),
	.datac(\rf[10][27]~regout ),
	.datad(\rs1_addr[4]~combout ),
	.datae(\rf[2][27]~regout ),
	.dataf(\rf[26][27]~regout ),
	.combout(\rs1~282_combout ));
// synopsys translate_off
// defparam \rs1~282 .extended_lut = "off";
// defparam \rs1~282 .lut_mask = 64'h0522AF220577AF77;
// defparam \rs1~282 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N11
stratixii_lcell_ff \rf[5][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][27]~regout ));

// Location: LCFF_X22_Y15_N21
stratixii_lcell_ff \rf[3][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][27]~regout ));

// Location: LCFF_X22_Y15_N5
stratixii_lcell_ff \rf[1][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][27]~regout ));

// Location: LCFF_X17_Y17_N23
stratixii_lcell_ff \rf[7][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][27]~regout ));

// Location: LCCOMB_X22_Y15_N4
stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 \rs1~275 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[5][27]~regout ),
	.datad(\rf[3][27]~regout ),
	.datae(\rf[1][27]~regout ),
	.dataf(\rf[7][27]~regout ),
	.combout(\rs1~275_combout ));
// synopsys translate_off
// defparam \rs1~275 .extended_lut = "off";
// defparam \rs1~275 .lut_mask = 64'h02468ACE13579BDF;
// defparam \rs1~275 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y16_N29
stratixii_lcell_ff \rf[13][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][27]~regout ));

// Location: LCCOMB_X14_Y16_N26
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[15][27]~feeder (
	.dataf(\rd_in[27]~combout ),
	.combout(\rf[15][27]~feeder_combout ));
// synopsys translate_off
// defparam \rf[15][27]~feeder .extended_lut = "off";
// defparam \rf[15][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[15][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y16_N27
stratixii_lcell_ff \rf[15][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[15][27]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][27]~regout ));

// Location: LCFF_X23_Y16_N11
stratixii_lcell_ff \rf[11][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][27]~regout ));

// Location: LCFF_X23_Y16_N27
stratixii_lcell_ff \rf[9][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][27]~regout ));

// Location: LCCOMB_X23_Y16_N30
stratixii_lcell_comb_1000_00275527AA27FF27_81_4 \rs1~277 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rf[13][27]~regout ),
	.datac(\rf[15][27]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[11][27]~regout ),
	.dataf(\rf[9][27]~regout ),
	.combout(\rs1~277_combout ));
// synopsys translate_off
// defparam \rs1~277 .extended_lut = "off";
// defparam \rs1~277 .lut_mask = 64'h00275527AA27FF27;
// defparam \rs1~277 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y15_N1
stratixii_lcell_ff \rf[29][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][27]~regout ));

// Location: LCFF_X18_Y15_N27
stratixii_lcell_ff \rf[25][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][27]~regout ));

// Location: LCFF_X18_Y15_N13
stratixii_lcell_ff \rf[27][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][27]~regout ));

// Location: LCFF_X18_Y15_N5
stratixii_lcell_ff \rf[31][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][27]~regout ));

// Location: LCCOMB_X18_Y15_N6
stratixii_lcell_comb_1000_028A46CE139B57DF_81_4 \rs1~278 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[29][27]~regout ),
	.datad(\rf[25][27]~regout ),
	.datae(\rf[27][27]~regout ),
	.dataf(\rf[31][27]~regout ),
	.combout(\rs1~278_combout ));
// synopsys translate_off
// defparam \rs1~278 .extended_lut = "off";
// defparam \rs1~278 .lut_mask = 64'h028A46CE139B57DF;
// defparam \rs1~278 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N27
stratixii_lcell_ff \rf[21][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][27]~regout ));

// Location: LCFF_X23_Y20_N17
stratixii_lcell_ff \rf[17][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][27]~regout ));

// Location: LCFF_X23_Y20_N13
stratixii_lcell_ff \rf[23][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][27]~regout ));

// Location: LCFF_X22_Y15_N19
stratixii_lcell_ff \rf[19][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][27]~regout ));

// Location: LCCOMB_X23_Y20_N18
stratixii_lcell_comb_1000_1B1B1B1B0055AAFF_81_4 \rs1~276 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[21][27]~regout ),
	.datac(\rf[17][27]~regout ),
	.datad(\rf[23][27]~regout ),
	.datae(\rf[19][27]~regout ),
	.dataf(\rs1_addr[1]~combout ),
	.combout(\rs1~276_combout ));
// synopsys translate_off
// defparam \rs1~276 .extended_lut = "off";
// defparam \rs1~276 .lut_mask = 64'h1B1B1B1B0055AAFF;
// defparam \rs1~276 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
stratixii_lcell_comb_1000_220A225F770A775F_81_4 \rs1~279 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1~275_combout ),
	.datac(\rs1~277_combout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rs1~278_combout ),
	.dataf(\rs1~276_combout ),
	.combout(\rs1~279_combout ));
// synopsys translate_off
// defparam \rs1~279 .extended_lut = "off";
// defparam \rs1~279 .lut_mask = 64'h220A225F770A775F;
// defparam \rs1~279 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
stratixii_lcell_comb_1000_010B515BA1ABF1FB_81_4 \rs1~284 (
	.dataa(\rs1[0]~12_combout ),
	.datab(\rs1~283_combout ),
	.datac(\rs1[0]~11_combout ),
	.datad(\rs1~281_combout ),
	.datae(\rs1~282_combout ),
	.dataf(\rs1~279_combout ),
	.combout(\rs1~284_combout ));
// synopsys translate_off
// defparam \rs1~284 .extended_lut = "off";
// defparam \rs1~284 .lut_mask = 64'h010B515BA1ABF1FB;
// defparam \rs1~284 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y14_N11
stratixii_lcell_ff \rs1[27]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~284_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[27]~reg0_regout ));

// Location: LCCOMB_X26_Y14_N10
stratixii_lcell_comb_1000_5555555555555555_11_0 \rf[14][28]~feeder (
	.dataa(\rd_in[28]~combout ),
	.combout(\rf[14][28]~feeder_combout ));
// synopsys translate_off
// defparam \rf[14][28]~feeder .extended_lut = "off";
// defparam \rf[14][28]~feeder .lut_mask = 64'h5555555555555555;
// defparam \rf[14][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y14_N11
stratixii_lcell_ff \rf[14][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[14][28]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][28]~regout ));

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[28]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[28]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[28]));
// synopsys translate_off
// defparam \rd_in[28]~I .ddio_mode = "none";
// defparam \rd_in[28]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[28]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[28]~I .dqs_out_mode = "none";
// defparam \rd_in[28]~I .inclk_input = "normal";
// defparam \rd_in[28]~I .input_async_reset = "none";
// defparam \rd_in[28]~I .input_power_up = "low";
// defparam \rd_in[28]~I .input_register_mode = "none";
// defparam \rd_in[28]~I .input_sync_reset = "none";
// defparam \rd_in[28]~I .oe_async_reset = "none";
// defparam \rd_in[28]~I .oe_power_up = "low";
// defparam \rd_in[28]~I .oe_register_mode = "none";
// defparam \rd_in[28]~I .oe_sync_reset = "none";
// defparam \rd_in[28]~I .operation_mode = "input";
// defparam \rd_in[28]~I .output_async_reset = "none";
// defparam \rd_in[28]~I .output_power_up = "low";
// defparam \rd_in[28]~I .output_register_mode = "none";
// defparam \rd_in[28]~I .output_sync_reset = "none";
// defparam \rd_in[28]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[28]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[28]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X27_Y14_N9
stratixii_lcell_ff \rf[6][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][28]~regout ));

// Location: LCFF_X26_Y14_N21
stratixii_lcell_ff \rf[22][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][28]~regout ));

// Location: LCCOMB_X27_Y14_N8
stratixii_lcell_comb_1000_010DC1CD313DF1FD_81_4 \rs1~293 (
	.dataa(\rf[30][28]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[14][28]~regout ),
	.datae(\rf[6][28]~regout ),
	.dataf(\rf[22][28]~regout ),
	.combout(\rs1~293_combout ));
// synopsys translate_off
// defparam \rs1~293 .extended_lut = "off";
// defparam \rs1~293 .lut_mask = 64'h010DC1CD313DF1FD;
// defparam \rs1~293 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y13_N9
stratixii_lcell_ff \rf[24][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][28]~regout ));

// Location: LCFF_X18_Y13_N25
stratixii_lcell_ff \rf[8][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][28]~regout ));

// Location: LCFF_X17_Y14_N29
stratixii_lcell_ff \rf[16][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][28]~regout ));

// Location: LCCOMB_X14_Y15_N20
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][28]~feeder (
	.dataf(\rd_in[28]~combout ),
	.combout(\rf[12][28]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][28]~feeder .extended_lut = "off";
// defparam \rf[12][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y15_N21
stratixii_lcell_ff \rf[12][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][28]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][28]~regout ));

// Location: LCFF_X17_Y14_N25
stratixii_lcell_ff \rf[20][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][28]~regout ));

// Location: LCFF_X17_Y14_N21
stratixii_lcell_ff \rf[4][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][28]~regout ));

// Location: LCCOMB_X14_Y16_N24
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][28]~feeder (
	.dataf(\rd_in[28]~combout ),
	.combout(\rf[28][28]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][28]~feeder .extended_lut = "off";
// defparam \rf[28][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y16_N25
stratixii_lcell_ff \rf[28][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][28]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][28]~regout ));

// Location: LCCOMB_X17_Y14_N20
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs1~290 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[12][28]~regout ),
	.datad(\rf[20][28]~regout ),
	.datae(\rf[4][28]~regout ),
	.dataf(\rf[28][28]~regout ),
	.combout(\rs1~290_combout ));
// synopsys translate_off
// defparam \rs1~290 .extended_lut = "off";
// defparam \rs1~290 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs1~290 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
stratixii_lcell_comb_1000_010B515BA1ABF1FB_81_4 \rs1~291 (
	.dataa(\rs1[0]~6_combout ),
	.datab(\rf[24][28]~regout ),
	.datac(\rs1[0]~7_combout ),
	.datad(\rf[8][28]~regout ),
	.datae(\rf[16][28]~regout ),
	.dataf(\rs1~290_combout ),
	.combout(\rs1~291_combout ));
// synopsys translate_off
// defparam \rs1~291 .extended_lut = "off";
// defparam \rs1~291 .lut_mask = 64'h010B515BA1ABF1FB;
// defparam \rs1~291 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y21_N25
stratixii_lcell_ff \rf[2][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][28]~regout ));

// Location: LCFF_X27_Y14_N1
stratixii_lcell_ff \rf[18][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][28]~regout ));

// Location: LCFF_X17_Y21_N15
stratixii_lcell_ff \rf[26][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][28]~regout ));

// Location: LCCOMB_X27_Y14_N0
stratixii_lcell_comb_1000_04C434F407C737F7_81_4 \rs1~292 (
	.dataa(\rf[10][28]~DUPLICATE_regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[2][28]~regout ),
	.datae(\rf[18][28]~regout ),
	.dataf(\rf[26][28]~regout ),
	.combout(\rs1~292_combout ));
// synopsys translate_off
// defparam \rs1~292 .extended_lut = "off";
// defparam \rs1~292 .lut_mask = 64'h04C434F407C737F7;
// defparam \rs1~292 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y17_N21
stratixii_lcell_ff \rf[27][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][28]~regout ));

// Location: LCFF_X22_Y17_N13
stratixii_lcell_ff \rf[25][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][28]~regout ));

// Location: LCCOMB_X17_Y17_N24
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[31][28]~feeder (
	.dataf(\rd_in[28]~combout ),
	.combout(\rf[31][28]~feeder_combout ));
// synopsys translate_off
// defparam \rf[31][28]~feeder .extended_lut = "off";
// defparam \rf[31][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[31][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N25
stratixii_lcell_ff \rf[31][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[31][28]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][28]~regout ));

// Location: LCCOMB_X22_Y17_N12
stratixii_lcell_comb_1000_101CD0DC131FD3DF_81_4 \rs1~288 (
	.dataa(\rf[29][28]~regout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[27][28]~regout ),
	.datae(\rf[25][28]~regout ),
	.dataf(\rf[31][28]~regout ),
	.combout(\rs1~288_combout ));
// synopsys translate_off
// defparam \rs1~288 .extended_lut = "off";
// defparam \rs1~288 .lut_mask = 64'h101CD0DC131FD3DF;
// defparam \rs1~288 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y18_N3
stratixii_lcell_ff \rf[17][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][28]~regout ));

// Location: LCFF_X19_Y18_N7
stratixii_lcell_ff \rf[23][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][28]~regout ));

// Location: LCFF_X23_Y18_N19
stratixii_lcell_ff \rf[21][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][28]~regout ));

// Location: LCCOMB_X19_Y18_N4
stratixii_lcell_comb_1000_1D001D331DCC1DFF_81_4 \rs1~286 (
	.dataa(\rf[19][28]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[17][28]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[23][28]~regout ),
	.dataf(\rf[21][28]~regout ),
	.combout(\rs1~286_combout ));
// synopsys translate_off
// defparam \rs1~286 .extended_lut = "off";
// defparam \rs1~286 .lut_mask = 64'h1D001D331DCC1DFF;
// defparam \rs1~286 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y16_N23
stratixii_lcell_ff \rf[1][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][28]~regout ));

// Location: LCCOMB_X17_Y17_N30
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[5][28]~feeder (
	.dataf(\rd_in[28]~combout ),
	.combout(\rf[5][28]~feeder_combout ));
// synopsys translate_off
// defparam \rf[5][28]~feeder .extended_lut = "off";
// defparam \rf[5][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[5][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N31
stratixii_lcell_ff \rf[5][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[5][28]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][28]~regout ));

// Location: LCCOMB_X17_Y17_N12
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[7][28]~feeder (
	.dataf(\rd_in[28]~combout ),
	.combout(\rf[7][28]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][28]~feeder .extended_lut = "off";
// defparam \rf[7][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[7][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N13
stratixii_lcell_ff \rf[7][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][28]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][28]~regout ));

// Location: LCCOMB_X19_Y16_N20
stratixii_lcell_comb_1000_10D01CDC13D31FDF_81_4 \rs1~285 (
	.dataa(\rf[3][28]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rs1_addr[2]~combout ),
	.datad(\rf[1][28]~regout ),
	.datae(\rf[5][28]~regout ),
	.dataf(\rf[7][28]~regout ),
	.combout(\rs1~285_combout ));
// synopsys translate_off
// defparam \rs1~285 .extended_lut = "off";
// defparam \rs1~285 .lut_mask = 64'h10D01CDC13D31FDF;
// defparam \rs1~285 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y19_N31
stratixii_lcell_ff \rf[13][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][28]~regout ));

// Location: LCFF_X19_Y19_N13
stratixii_lcell_ff \rf[15][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][28]~regout ));

// Location: LCFF_X19_Y19_N15
stratixii_lcell_ff \rf[9][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][28]~regout ));

// Location: LCFF_X19_Y16_N9
stratixii_lcell_ff \rf[11][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][28]~regout ));

// Location: LCCOMB_X19_Y19_N14
stratixii_lcell_comb_1000_04158C9D2637AEBF_81_4 \rs1~287 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[13][28]~regout ),
	.datad(\rf[15][28]~regout ),
	.datae(\rf[9][28]~regout ),
	.dataf(\rf[11][28]~regout ),
	.combout(\rs1~287_combout ));
// synopsys translate_off
// defparam \rs1~287 .extended_lut = "off";
// defparam \rs1~287 .lut_mask = 64'h04158C9D2637AEBF;
// defparam \rs1~287 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
stratixii_lcell_comb_1000_0511AF1105BBAFBB_81_4 \rs1~289 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1~288_combout ),
	.datac(\rs1~286_combout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rs1~285_combout ),
	.dataf(\rs1~287_combout ),
	.combout(\rs1~289_combout ));
// synopsys translate_off
// defparam \rs1~289 .extended_lut = "off";
// defparam \rs1~289 .lut_mask = 64'h0511AF1105BBAFBB;
// defparam \rs1~289 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
stratixii_lcell_comb_1000_001B551BAA1BFF1B_81_4 \rs1~294 (
	.dataa(\rs1[0]~12_combout ),
	.datab(\rs1~293_combout ),
	.datac(\rs1~291_combout ),
	.datad(\rs1[0]~11_combout ),
	.datae(\rs1~292_combout ),
	.dataf(\rs1~289_combout ),
	.combout(\rs1~294_combout ));
// synopsys translate_off
// defparam \rs1~294 .extended_lut = "off";
// defparam \rs1~294 .lut_mask = 64'h001B551BAA1BFF1B;
// defparam \rs1~294 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y14_N13
stratixii_lcell_ff \rs1[28]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~294_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[28]~reg0_regout ));

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[29]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[29]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[29]));
// synopsys translate_off
// defparam \rd_in[29]~I .ddio_mode = "none";
// defparam \rd_in[29]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[29]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[29]~I .dqs_out_mode = "none";
// defparam \rd_in[29]~I .inclk_input = "normal";
// defparam \rd_in[29]~I .input_async_reset = "none";
// defparam \rd_in[29]~I .input_power_up = "low";
// defparam \rd_in[29]~I .input_register_mode = "none";
// defparam \rd_in[29]~I .input_sync_reset = "none";
// defparam \rd_in[29]~I .oe_async_reset = "none";
// defparam \rd_in[29]~I .oe_power_up = "low";
// defparam \rd_in[29]~I .oe_register_mode = "none";
// defparam \rd_in[29]~I .oe_sync_reset = "none";
// defparam \rd_in[29]~I .operation_mode = "input";
// defparam \rd_in[29]~I .output_async_reset = "none";
// defparam \rd_in[29]~I .output_power_up = "low";
// defparam \rd_in[29]~I .output_register_mode = "none";
// defparam \rd_in[29]~I .output_sync_reset = "none";
// defparam \rd_in[29]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[29]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[29]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X14_Y14_N15
stratixii_lcell_ff \rf[24][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][29]~regout ));

// Location: LCFF_X17_Y16_N29
stratixii_lcell_ff \rf[16][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][29]~regout ));

// Location: LCFF_X17_Y16_N19
stratixii_lcell_ff \rf[4][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][29]~regout ));

// Location: LCCOMB_X14_Y16_N28
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][29]~feeder (
	.dataf(\rd_in[29]~combout ),
	.combout(\rf[28][29]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][29]~feeder .extended_lut = "off";
// defparam \rf[28][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y16_N29
stratixii_lcell_ff \rf[28][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][29]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][29]~regout ));

// Location: LCCOMB_X14_Y15_N22
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][29]~feeder (
	.dataf(\rd_in[29]~combout ),
	.combout(\rf[12][29]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][29]~feeder .extended_lut = "off";
// defparam \rf[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y15_N23
stratixii_lcell_ff \rf[12][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][29]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][29]~regout ));

// Location: LCFF_X17_Y16_N15
stratixii_lcell_ff \rf[20][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][29]~regout ));

// Location: LCCOMB_X17_Y16_N4
stratixii_lcell_comb_1000_220522AF770577AF_81_4 \rs1~300 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[4][29]~regout ),
	.datac(\rf[28][29]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[12][29]~regout ),
	.dataf(\rf[20][29]~regout ),
	.combout(\rs1~300_combout ));
// synopsys translate_off
// defparam \rs1~300 .extended_lut = "off";
// defparam \rs1~300 .lut_mask = 64'h220522AF770577AF;
// defparam \rs1~300 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
stratixii_lcell_comb_1000_00473347CC47FF47_81_4 \rs1~301 (
	.dataa(\rf[8][29]~regout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rf[24][29]~regout ),
	.datad(\rs1[0]~7_combout ),
	.datae(\rf[16][29]~regout ),
	.dataf(\rs1~300_combout ),
	.combout(\rs1~301_combout ));
// synopsys translate_off
// defparam \rs1~301 .extended_lut = "off";
// defparam \rs1~301 .lut_mask = 64'h00473347CC47FF47;
// defparam \rs1~301 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y21_N29
stratixii_lcell_ff \rf[30][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][29]~regout ));

// Location: LCFF_X26_Y13_N17
stratixii_lcell_ff \rf[6][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][29]~regout ));

// Location: LCFF_X26_Y14_N29
stratixii_lcell_ff \rf[22][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][29]~regout ));

// Location: LCCOMB_X26_Y13_N16
stratixii_lcell_comb_1000_1013D0D31C1FDCDF_81_4 \rs1~303 (
	.dataa(\rf[14][29]~regout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[30][29]~regout ),
	.datae(\rf[6][29]~regout ),
	.dataf(\rf[22][29]~regout ),
	.combout(\rs1~303_combout ));
// synopsys translate_off
// defparam \rs1~303 .extended_lut = "off";
// defparam \rs1~303 .lut_mask = 64'h1013D0D31C1FDCDF;
// defparam \rs1~303 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y17_N27
stratixii_lcell_ff \rf[15][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][29]~regout ));

// Location: LCFF_X23_Y17_N21
stratixii_lcell_ff \rf[13][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][29]~regout ));

// Location: LCFF_X25_Y17_N7
stratixii_lcell_ff \rf[9][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][29]~regout ));

// Location: LCFF_X23_Y17_N17
stratixii_lcell_ff \rf[11][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][29]~regout ));

// Location: LCCOMB_X25_Y17_N6
stratixii_lcell_comb_1000_0511AF1105BBAFBB_81_4 \rs1~297 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[15][29]~regout ),
	.datac(\rf[13][29]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[9][29]~regout ),
	.dataf(\rf[11][29]~regout ),
	.combout(\rs1~297_combout ));
// synopsys translate_off
// defparam \rs1~297 .extended_lut = "off";
// defparam \rs1~297 .lut_mask = 64'h0511AF1105BBAFBB;
// defparam \rs1~297 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y13_N15
stratixii_lcell_ff \rf[3][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][29]~regout ));

// Location: LCFF_X26_Y18_N3
stratixii_lcell_ff \rf[5][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][29]~regout ));

// Location: LCFF_X25_Y17_N15
stratixii_lcell_ff \rf[1][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][29]~regout ));

// Location: LCCOMB_X25_Y22_N0
stratixii_lcell_comb_1000_5555555555555555_11_0 \rf[7][29]~feeder (
	.dataa(\rd_in[29]~combout ),
	.combout(\rf[7][29]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][29]~feeder .extended_lut = "off";
// defparam \rf[7][29]~feeder .lut_mask = 64'h5555555555555555;
// defparam \rf[7][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y22_N1
stratixii_lcell_ff \rf[7][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][29]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][29]~regout ));

// Location: LCCOMB_X25_Y17_N14
stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 \rs1~295 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[3][29]~regout ),
	.datad(\rf[5][29]~regout ),
	.datae(\rf[1][29]~regout ),
	.dataf(\rf[7][29]~regout ),
	.combout(\rs1~295_combout ));
// synopsys translate_off
// defparam \rs1~295 .extended_lut = "off";
// defparam \rs1~295 .lut_mask = 64'h02468ACE13579BDF;
// defparam \rs1~295 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y17_N27
stratixii_lcell_ff \rf[25][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][29]~regout ));

// Location: LCFF_X26_Y18_N23
stratixii_lcell_ff \rf[27][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][29]~regout ));

// Location: LCFF_X26_Y18_N11
stratixii_lcell_ff \rf[29][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][29]~regout ));

// Location: LCCOMB_X25_Y22_N2
stratixii_lcell_comb_1000_5555555555555555_11_0 \rf[31][29]~feeder (
	.dataa(\rd_in[29]~combout ),
	.combout(\rf[31][29]~feeder_combout ));
// synopsys translate_off
// defparam \rf[31][29]~feeder .extended_lut = "off";
// defparam \rf[31][29]~feeder .lut_mask = 64'h5555555555555555;
// defparam \rf[31][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y22_N3
stratixii_lcell_ff \rf[31][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[31][29]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][29]~regout ));

// Location: LCCOMB_X25_Y17_N24
stratixii_lcell_comb_1000_202A707A252F757F_81_4 \rs1~298 (
	.dataa(\rs1_addr[2]~combout ),
	.datab(\rf[25][29]~regout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[27][29]~regout ),
	.datae(\rf[29][29]~regout ),
	.dataf(\rf[31][29]~regout ),
	.combout(\rs1~298_combout ));
// synopsys translate_off
// defparam \rs1~298 .extended_lut = "off";
// defparam \rs1~298 .lut_mask = 64'h202A707A252F757F;
// defparam \rs1~298 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[23][29]~feeder (
	.dataf(\rd_in[29]~combout ),
	.combout(\rf[23][29]~feeder_combout ));
// synopsys translate_off
// defparam \rf[23][29]~feeder .extended_lut = "off";
// defparam \rf[23][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[23][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y20_N3
stratixii_lcell_ff \rf[23][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[23][29]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][29]~regout ));

// Location: LCFF_X22_Y13_N1
stratixii_lcell_ff \rf[17][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][29]~regout ));

// Location: LCFF_X25_Y22_N21
stratixii_lcell_ff \rf[21][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][29]~regout ));

// Location: LCCOMB_X22_Y13_N0
stratixii_lcell_comb_1000_0407C4C73437F4F7_81_4 \rs1~296 (
	.dataa(\rf[19][29]~regout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[23][29]~regout ),
	.datae(\rf[17][29]~regout ),
	.dataf(\rf[21][29]~regout ),
	.combout(\rs1~296_combout ));
// synopsys translate_off
// defparam \rs1~296 .extended_lut = "off";
// defparam \rs1~296 .lut_mask = 64'h0407C4C73437F4F7;
// defparam \rs1~296 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs1~299 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rs1~297_combout ),
	.datad(\rs1~295_combout ),
	.datae(\rs1~298_combout ),
	.dataf(\rs1~296_combout ),
	.combout(\rs1~299_combout ));
// synopsys translate_off
// defparam \rs1~299 .extended_lut = "off";
// defparam \rs1~299 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs1~299 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
stratixii_lcell_comb_1000_101C131FD0DCD3DF_81_4 \rs1~304 (
	.dataa(\rs1~302_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1[0]~11_combout ),
	.datad(\rs1~301_combout ),
	.datae(\rs1~303_combout ),
	.dataf(\rs1~299_combout ),
	.combout(\rs1~304_combout ));
// synopsys translate_off
// defparam \rs1~304 .extended_lut = "off";
// defparam \rs1~304 .lut_mask = 64'h101C131FD0DCD3DF;
// defparam \rs1~304 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y14_N3
stratixii_lcell_ff \rs1[29]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~304_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[29]~reg0_regout ));

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[30]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[30]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[30]));
// synopsys translate_off
// defparam \rd_in[30]~I .ddio_mode = "none";
// defparam \rd_in[30]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[30]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[30]~I .dqs_out_mode = "none";
// defparam \rd_in[30]~I .inclk_input = "normal";
// defparam \rd_in[30]~I .input_async_reset = "none";
// defparam \rd_in[30]~I .input_power_up = "low";
// defparam \rd_in[30]~I .input_register_mode = "none";
// defparam \rd_in[30]~I .input_sync_reset = "none";
// defparam \rd_in[30]~I .oe_async_reset = "none";
// defparam \rd_in[30]~I .oe_power_up = "low";
// defparam \rd_in[30]~I .oe_register_mode = "none";
// defparam \rd_in[30]~I .oe_sync_reset = "none";
// defparam \rd_in[30]~I .operation_mode = "input";
// defparam \rd_in[30]~I .output_async_reset = "none";
// defparam \rd_in[30]~I .output_power_up = "low";
// defparam \rd_in[30]~I .output_register_mode = "none";
// defparam \rd_in[30]~I .output_sync_reset = "none";
// defparam \rd_in[30]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[30]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[30]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X26_Y21_N1
stratixii_lcell_ff \rf[18][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][30]~regout ));

// Location: LCFF_X17_Y21_N7
stratixii_lcell_ff \rf[26][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][30]~regout ));

// Location: LCFF_X26_Y21_N5
stratixii_lcell_ff \rf[10][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][30]~regout ));

// Location: LCFF_X17_Y21_N29
stratixii_lcell_ff \rf[2][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][30]~regout ));

// Location: LCCOMB_X26_Y21_N4
stratixii_lcell_comb_1000_02075257A2A7F2F7_81_4 \rs1~312 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rf[18][30]~regout ),
	.datac(\rs1_addr[4]~combout ),
	.datad(\rf[26][30]~regout ),
	.datae(\rf[10][30]~regout ),
	.dataf(\rf[2][30]~regout ),
	.combout(\rs1~312_combout ));
// synopsys translate_off
// defparam \rs1~312 .extended_lut = "off";
// defparam \rs1~312 .lut_mask = 64'h02075257A2A7F2F7;
// defparam \rs1~312 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y16_N25
stratixii_lcell_ff \rf[24][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][30]~regout ));

// Location: LCFF_X15_Y18_N21
stratixii_lcell_ff \rf[4][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][30]~regout ));

// Location: LCFF_X14_Y15_N9
stratixii_lcell_ff \rf[12][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][30]~regout ));

// Location: LCFF_X14_Y16_N31
stratixii_lcell_ff \rf[28][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][30]~regout ));

// Location: LCCOMB_X15_Y18_N24
stratixii_lcell_comb_1000_1D001DCC1D331DFF_81_4 \rs1~310 (
	.dataa(\rf[20][30]~regout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rf[4][30]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[12][30]~regout ),
	.dataf(\rf[28][30]~regout ),
	.combout(\rs1~310_combout ));
// synopsys translate_off
// defparam \rs1~310 .extended_lut = "off";
// defparam \rs1~310 .lut_mask = 64'h1D001DCC1D331DFF;
// defparam \rs1~310 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y18_N9
stratixii_lcell_ff \rf[16][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][30]~regout ));

// Location: LCFF_X17_Y18_N15
stratixii_lcell_ff \rf[8][30]~DUPLICATE (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][30]~DUPLICATE_regout ));

// Location: LCCOMB_X15_Y18_N8
stratixii_lcell_comb_1000_018945CD23AB67EF_81_4 \rs1~311 (
	.dataa(\rs1[0]~6_combout ),
	.datab(\rs1[0]~7_combout ),
	.datac(\rf[24][30]~regout ),
	.datad(\rs1~310_combout ),
	.datae(\rf[16][30]~regout ),
	.dataf(\rf[8][30]~DUPLICATE_regout ),
	.combout(\rs1~311_combout ));
// synopsys translate_off
// defparam \rs1~311 .extended_lut = "off";
// defparam \rs1~311 .lut_mask = 64'h018945CD23AB67EF;
// defparam \rs1~311 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N27
stratixii_lcell_ff \rf[13][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][30]~regout ));

// Location: LCFF_X26_Y19_N15
stratixii_lcell_ff \rf[9][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][30]~regout ));

// Location: LCFF_X23_Y19_N31
stratixii_lcell_ff \rf[15][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][30]~regout ));

// Location: LCFF_X23_Y19_N1
stratixii_lcell_ff \rf[11][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][30]~regout ));

// Location: LCCOMB_X26_Y19_N0
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs1~307 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[13][30]~regout ),
	.datad(\rf[9][30]~regout ),
	.datae(\rf[15][30]~regout ),
	.dataf(\rf[11][30]~regout ),
	.combout(\rs1~307_combout ));
// synopsys translate_off
// defparam \rs1~307 .extended_lut = "off";
// defparam \rs1~307 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs1~307 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[31][30]~feeder (
	.dataf(\rd_in[30]~combout ),
	.combout(\rf[31][30]~feeder_combout ));
// synopsys translate_off
// defparam \rf[31][30]~feeder .extended_lut = "off";
// defparam \rf[31][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[31][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y22_N17
stratixii_lcell_ff \rf[31][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[31][30]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][30]~regout ));

// Location: LCFF_X26_Y18_N13
stratixii_lcell_ff \rf[27][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][30]~regout ));

// Location: LCFF_X26_Y18_N27
stratixii_lcell_ff \rf[29][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][30]~regout ));

// Location: LCCOMB_X26_Y19_N16
stratixii_lcell_comb_1000_4403770344CF77CF_81_4 \rs1~308 (
	.dataa(\rf[25][30]~regout ),
	.datab(\rs1_addr[1]~combout ),
	.datac(\rf[31][30]~regout ),
	.datad(\rs1_addr[2]~combout ),
	.datae(\rf[27][30]~regout ),
	.dataf(\rf[29][30]~regout ),
	.combout(\rs1~308_combout ));
// synopsys translate_off
// defparam \rs1~308 .extended_lut = "off";
// defparam \rs1~308 .lut_mask = 64'h4403770344CF77CF;
// defparam \rs1~308 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y19_N9
stratixii_lcell_ff \rf[1][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][30]~regout ));

// Location: LCFF_X25_Y20_N3
stratixii_lcell_ff \rf[3][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][30]~regout ));

// Location: LCCOMB_X25_Y22_N24
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[7][30]~feeder (
	.dataf(\rd_in[30]~combout ),
	.combout(\rf[7][30]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][30]~feeder .extended_lut = "off";
// defparam \rf[7][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[7][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y22_N25
stratixii_lcell_ff \rf[7][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][30]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][30]~regout ));

// Location: LCFF_X26_Y18_N7
stratixii_lcell_ff \rf[5][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][30]~regout ));

// Location: LCCOMB_X26_Y19_N12
stratixii_lcell_comb_1000_084C195D2A6E3B7F_81_4 \rs1~305 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[1][30]~regout ),
	.datad(\rf[3][30]~regout ),
	.datae(\rf[7][30]~regout ),
	.dataf(\rf[5][30]~regout ),
	.combout(\rs1~305_combout ));
// synopsys translate_off
// defparam \rs1~305 .extended_lut = "off";
// defparam \rs1~305 .lut_mask = 64'h084C195D2A6E3B7F;
// defparam \rs1~305 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y20_N7
stratixii_lcell_ff \rf[23][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][30]~regout ));

// Location: LCFF_X25_Y20_N7
stratixii_lcell_ff \rf[17][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][30]~regout ));

// Location: LCCOMB_X25_Y22_N14
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[21][30]~feeder (
	.dataf(\rd_in[30]~combout ),
	.combout(\rf[21][30]~feeder_combout ));
// synopsys translate_off
// defparam \rf[21][30]~feeder .extended_lut = "off";
// defparam \rf[21][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[21][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y22_N15
stratixii_lcell_ff \rf[21][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[21][30]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][30]~regout ));

// Location: LCCOMB_X25_Y20_N4
stratixii_lcell_comb_1000_0047CC473347FF47_81_4 \rs1~306 (
	.dataa(\rf[19][30]~regout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[23][30]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[17][30]~regout ),
	.dataf(\rf[21][30]~regout ),
	.combout(\rs1~306_combout ));
// synopsys translate_off
// defparam \rs1~306 .extended_lut = "off";
// defparam \rs1~306 .lut_mask = 64'h0047CC473347FF47;
// defparam \rs1~306 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
stratixii_lcell_comb_1000_04158C9D2637AEBF_81_4 \rs1~309 (
	.dataa(\rs1_addr[3]~combout ),
	.datab(\rs1_addr[4]~combout ),
	.datac(\rs1~307_combout ),
	.datad(\rs1~308_combout ),
	.datae(\rs1~305_combout ),
	.dataf(\rs1~306_combout ),
	.combout(\rs1~309_combout ));
// synopsys translate_off
// defparam \rs1~309 .extended_lut = "off";
// defparam \rs1~309 .lut_mask = 64'h04158C9D2637AEBF;
// defparam \rs1~309 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
stratixii_lcell_comb_1000_031103DDCF11CFDD_81_4 \rs1~314 (
	.dataa(\rs1~313_combout ),
	.datab(\rs1[0]~12_combout ),
	.datac(\rs1~312_combout ),
	.datad(\rs1[0]~11_combout ),
	.datae(\rs1~311_combout ),
	.dataf(\rs1~309_combout ),
	.combout(\rs1~314_combout ));
// synopsys translate_off
// defparam \rs1~314 .extended_lut = "off";
// defparam \rs1~314 .lut_mask = 64'h031103DDCF11CFDD;
// defparam \rs1~314 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y21_N3
stratixii_lcell_ff \rs1[30]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~314_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[30]~reg0_regout ));

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rd_in[31]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rd_in[31]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rd_in[31]));
// synopsys translate_off
// defparam \rd_in[31]~I .ddio_mode = "none";
// defparam \rd_in[31]~I .ddioinclk_input = "negated_inclk";
// defparam \rd_in[31]~I .dqs_delay_buffer_mode = "none";
// defparam \rd_in[31]~I .dqs_out_mode = "none";
// defparam \rd_in[31]~I .inclk_input = "normal";
// defparam \rd_in[31]~I .input_async_reset = "none";
// defparam \rd_in[31]~I .input_power_up = "low";
// defparam \rd_in[31]~I .input_register_mode = "none";
// defparam \rd_in[31]~I .input_sync_reset = "none";
// defparam \rd_in[31]~I .oe_async_reset = "none";
// defparam \rd_in[31]~I .oe_power_up = "low";
// defparam \rd_in[31]~I .oe_register_mode = "none";
// defparam \rd_in[31]~I .oe_sync_reset = "none";
// defparam \rd_in[31]~I .operation_mode = "input";
// defparam \rd_in[31]~I .output_async_reset = "none";
// defparam \rd_in[31]~I .output_power_up = "low";
// defparam \rd_in[31]~I .output_register_mode = "none";
// defparam \rd_in[31]~I .output_sync_reset = "none";
// defparam \rd_in[31]~I .sim_dqs_delay_increment = 0;
// defparam \rd_in[31]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rd_in[31]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X13_Y20_N27
stratixii_lcell_ff \rf[16][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][31]~regout ));

// Location: LCFF_X13_Y17_N7
stratixii_lcell_ff \rf[24][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][31]~regout ));

// Location: LCFF_X13_Y17_N29
stratixii_lcell_ff \rf[20][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][31]~regout ));

// Location: LCFF_X14_Y15_N29
stratixii_lcell_ff \rf[12][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][31]~regout ));

// Location: LCFF_X13_Y17_N13
stratixii_lcell_ff \rf[4][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][31]~regout ));

// Location: LCFF_X14_Y16_N19
stratixii_lcell_ff \rf[28][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][31]~regout ));

// Location: LCCOMB_X13_Y17_N14
stratixii_lcell_comb_1000_101AB0BA151FB5BF_81_4 \rs1~320 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[20][31]~regout ),
	.datac(\rs1_addr[3]~combout ),
	.datad(\rf[12][31]~regout ),
	.datae(\rf[4][31]~regout ),
	.dataf(\rf[28][31]~regout ),
	.combout(\rs1~320_combout ));
// synopsys translate_off
// defparam \rs1~320 .extended_lut = "off";
// defparam \rs1~320 .lut_mask = 64'h101AB0BA151FB5BF;
// defparam \rs1~320 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
stratixii_lcell_comb_1000_04340737C4F4C7F7_81_4 \rs1~321 (
	.dataa(\rf[8][31]~regout ),
	.datab(\rs1[0]~6_combout ),
	.datac(\rs1[0]~7_combout ),
	.datad(\rf[16][31]~regout ),
	.datae(\rf[24][31]~regout ),
	.dataf(\rs1~320_combout ),
	.combout(\rs1~321_combout ));
// synopsys translate_off
// defparam \rs1~321 .extended_lut = "off";
// defparam \rs1~321 .lut_mask = 64'h04340737C4F4C7F7;
// defparam \rs1~321 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y13_N29
stratixii_lcell_ff \rf[6][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][31]~regout ));

// Location: LCFF_X26_Y14_N13
stratixii_lcell_ff \rf[22][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][31]~regout ));

// Location: LCFF_X26_Y14_N5
stratixii_lcell_ff \rf[30][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][31]~regout ));

// Location: LCFF_X26_Y14_N25
stratixii_lcell_ff \rf[14][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][31]~regout ));

// Location: LCCOMB_X26_Y13_N8
stratixii_lcell_comb_1000_2700275527AA27FF_81_4 \rs1~323 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[6][31]~regout ),
	.datac(\rf[22][31]~regout ),
	.datad(\rs1_addr[3]~combout ),
	.datae(\rf[30][31]~regout ),
	.dataf(\rf[14][31]~regout ),
	.combout(\rs1~323_combout ));
// synopsys translate_off
// defparam \rs1~323 .extended_lut = "off";
// defparam \rs1~323 .lut_mask = 64'h2700275527AA27FF;
// defparam \rs1~323 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y13_N19
stratixii_lcell_ff \rf[2][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][31]~regout ));

// Location: LCFF_X26_Y13_N21
stratixii_lcell_ff \rf[26][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][31]~regout ));

// Location: LCFF_X27_Y15_N7
stratixii_lcell_ff \rf[10][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][31]~regout ));

// Location: LCFF_X26_Y21_N29
stratixii_lcell_ff \rf[18][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][31]~regout ));

// Location: LCCOMB_X26_Y13_N0
stratixii_lcell_comb_1000_222205AF777705AF_81_4 \rs1~322 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rf[2][31]~regout ),
	.datac(\rf[26][31]~regout ),
	.datad(\rf[10][31]~regout ),
	.datae(\rs1_addr[3]~combout ),
	.dataf(\rf[18][31]~regout ),
	.combout(\rs1~322_combout ));
// synopsys translate_off
// defparam \rs1~322 .extended_lut = "off";
// defparam \rs1~322 .lut_mask = 64'h222205AF777705AF;
// defparam \rs1~322 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y19_N31
stratixii_lcell_ff \rf[1][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][31]~regout ));

// Location: LCCOMB_X25_Y22_N6
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[7][31]~feeder (
	.dataf(\rd_in[31]~combout ),
	.combout(\rf[7][31]~feeder_combout ));
// synopsys translate_off
// defparam \rf[7][31]~feeder .extended_lut = "off";
// defparam \rf[7][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[7][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y22_N7
stratixii_lcell_ff \rf[7][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[7][31]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][31]~regout ));

// Location: LCFF_X25_Y20_N29
stratixii_lcell_ff \rf[3][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][31]~regout ));

// Location: LCCOMB_X26_Y19_N28
stratixii_lcell_comb_1000_1D001D331DCC1DFF_81_4 \rs1~315 (
	.dataa(\rf[5][31]~regout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[1][31]~regout ),
	.datad(\rs1_addr[1]~combout ),
	.datae(\rf[7][31]~regout ),
	.dataf(\rf[3][31]~regout ),
	.combout(\rs1~315_combout ));
// synopsys translate_off
// defparam \rs1~315 .extended_lut = "off";
// defparam \rs1~315 .lut_mask = 64'h1D001D331DCC1DFF;
// defparam \rs1~315 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y19_N3
stratixii_lcell_ff \rf[9][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][31]~regout ));

// Location: LCFF_X25_Y16_N13
stratixii_lcell_ff \rf[11][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][31]~regout ));

// Location: LCFF_X25_Y16_N29
stratixii_lcell_ff \rf[13][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][31]~regout ));

// Location: LCCOMB_X26_Y19_N10
stratixii_lcell_comb_1000_01C10DCD31F13DFD_81_4 \rs1~317 (
	.dataa(\rf[15][31]~regout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rs1_addr[1]~combout ),
	.datad(\rf[9][31]~regout ),
	.datae(\rf[11][31]~regout ),
	.dataf(\rf[13][31]~regout ),
	.combout(\rs1~317_combout ));
// synopsys translate_off
// defparam \rs1~317 .extended_lut = "off";
// defparam \rs1~317 .lut_mask = 64'h01C10DCD31F13DFD;
// defparam \rs1~317 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y19_N7
stratixii_lcell_ff \rf[25][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][31]~regout ));

// Location: LCFF_X26_Y18_N9
stratixii_lcell_ff \rf[29][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][31]~regout ));

// Location: LCCOMB_X25_Y22_N28
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[31][31]~feeder (
	.dataf(\rd_in[31]~combout ),
	.combout(\rf[31][31]~feeder_combout ));
// synopsys translate_off
// defparam \rf[31][31]~feeder .extended_lut = "off";
// defparam \rf[31][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[31][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y22_N29
stratixii_lcell_ff \rf[31][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[31][31]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][31]~regout ));

// Location: LCFF_X26_Y18_N21
stratixii_lcell_ff \rf[27][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][31]~regout ));

// Location: LCCOMB_X26_Y19_N20
stratixii_lcell_comb_1000_082A193B4C6E5D7F_81_4 \rs1~318 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[25][31]~regout ),
	.datad(\rf[29][31]~regout ),
	.datae(\rf[31][31]~regout ),
	.dataf(\rf[27][31]~regout ),
	.combout(\rs1~318_combout ));
// synopsys translate_off
// defparam \rs1~318 .extended_lut = "off";
// defparam \rs1~318 .lut_mask = 64'h082A193B4C6E5D7F;
// defparam \rs1~318 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y20_N27
stratixii_lcell_ff \rf[23][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][31]~regout ));

// Location: LCFF_X25_Y20_N19
stratixii_lcell_ff \rf[17][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][31]~regout ));

// Location: LCFF_X25_Y20_N23
stratixii_lcell_ff \rf[19][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][31]~regout ));

// Location: LCCOMB_X25_Y22_N8
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[21][31]~feeder (
	.dataf(\rd_in[31]~combout ),
	.combout(\rf[21][31]~feeder_combout ));
// synopsys translate_off
// defparam \rf[21][31]~feeder .extended_lut = "off";
// defparam \rf[21][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[21][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y22_N9
stratixii_lcell_ff \rf[21][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[21][31]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][31]~regout ));

// Location: LCCOMB_X25_Y20_N16
stratixii_lcell_comb_1000_018945CD23AB67EF_81_4 \rs1~316 (
	.dataa(\rs1_addr[1]~combout ),
	.datab(\rs1_addr[2]~combout ),
	.datac(\rf[23][31]~regout ),
	.datad(\rf[17][31]~regout ),
	.datae(\rf[19][31]~regout ),
	.dataf(\rf[21][31]~regout ),
	.combout(\rs1~316_combout ));
// synopsys translate_off
// defparam \rs1~316 .extended_lut = "off";
// defparam \rs1~316 .lut_mask = 64'h018945CD23AB67EF;
// defparam \rs1~316 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
stratixii_lcell_comb_1000_082A193B4C6E5D7F_81_4 \rs1~319 (
	.dataa(\rs1_addr[4]~combout ),
	.datab(\rs1_addr[3]~combout ),
	.datac(\rs1~315_combout ),
	.datad(\rs1~317_combout ),
	.datae(\rs1~318_combout ),
	.dataf(\rs1~316_combout ),
	.combout(\rs1~319_combout ));
// synopsys translate_off
// defparam \rs1~319 .extended_lut = "off";
// defparam \rs1~319 .lut_mask = 64'h082A193B4C6E5D7F;
// defparam \rs1~319 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
stratixii_lcell_comb_1000_10151A1FB0B5BABF_81_4 \rs1~324 (
	.dataa(\rs1[0]~11_combout ),
	.datab(\rs1~321_combout ),
	.datac(\rs1[0]~12_combout ),
	.datad(\rs1~323_combout ),
	.datae(\rs1~322_combout ),
	.dataf(\rs1~319_combout ),
	.combout(\rs1~324_combout ));
// synopsys translate_off
// defparam \rs1~324 .extended_lut = "off";
// defparam \rs1~324 .lut_mask = 64'h10151A1FB0B5BABF;
// defparam \rs1~324 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y15_N13
stratixii_lcell_ff \rs1[31]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs1~324_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs1[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs1[31]~reg0_regout ));

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2_addr[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2_addr[1]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2_addr[1]));
// synopsys translate_off
// defparam \rs2_addr[1]~I .ddio_mode = "none";
// defparam \rs2_addr[1]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2_addr[1]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2_addr[1]~I .dqs_out_mode = "none";
// defparam \rs2_addr[1]~I .inclk_input = "normal";
// defparam \rs2_addr[1]~I .input_async_reset = "none";
// defparam \rs2_addr[1]~I .input_power_up = "low";
// defparam \rs2_addr[1]~I .input_register_mode = "none";
// defparam \rs2_addr[1]~I .input_sync_reset = "none";
// defparam \rs2_addr[1]~I .oe_async_reset = "none";
// defparam \rs2_addr[1]~I .oe_power_up = "low";
// defparam \rs2_addr[1]~I .oe_register_mode = "none";
// defparam \rs2_addr[1]~I .oe_sync_reset = "none";
// defparam \rs2_addr[1]~I .operation_mode = "input";
// defparam \rs2_addr[1]~I .output_async_reset = "none";
// defparam \rs2_addr[1]~I .output_power_up = "low";
// defparam \rs2_addr[1]~I .output_register_mode = "none";
// defparam \rs2_addr[1]~I .output_sync_reset = "none";
// defparam \rs2_addr[1]~I .sim_dqs_delay_increment = 0;
// defparam \rs2_addr[1]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2_addr[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2_addr[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2_addr[0]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2_addr[0]));
// synopsys translate_off
// defparam \rs2_addr[0]~I .ddio_mode = "none";
// defparam \rs2_addr[0]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2_addr[0]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2_addr[0]~I .dqs_out_mode = "none";
// defparam \rs2_addr[0]~I .inclk_input = "normal";
// defparam \rs2_addr[0]~I .input_async_reset = "none";
// defparam \rs2_addr[0]~I .input_power_up = "low";
// defparam \rs2_addr[0]~I .input_register_mode = "none";
// defparam \rs2_addr[0]~I .input_sync_reset = "none";
// defparam \rs2_addr[0]~I .oe_async_reset = "none";
// defparam \rs2_addr[0]~I .oe_power_up = "low";
// defparam \rs2_addr[0]~I .oe_register_mode = "none";
// defparam \rs2_addr[0]~I .oe_sync_reset = "none";
// defparam \rs2_addr[0]~I .operation_mode = "input";
// defparam \rs2_addr[0]~I .output_async_reset = "none";
// defparam \rs2_addr[0]~I .output_power_up = "low";
// defparam \rs2_addr[0]~I .output_register_mode = "none";
// defparam \rs2_addr[0]~I .output_sync_reset = "none";
// defparam \rs2_addr[0]~I .sim_dqs_delay_increment = 0;
// defparam \rs2_addr[0]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2_addr[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
stratixii_lcell_comb_1000_3333333300000000_28_1 \rs2[0]~12 (
	.datab(\rs2_addr[1]~combout ),
	.dataf(\rs2_addr[0]~combout ),
	.combout(\rs2[0]~12_combout ));
// synopsys translate_off
// defparam \rs2[0]~12 .extended_lut = "off";
// defparam \rs2[0]~12 .lut_mask = 64'h3333333300000000;
// defparam \rs2[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2_addr[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2_addr[3]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2_addr[3]));
// synopsys translate_off
// defparam \rs2_addr[3]~I .ddio_mode = "none";
// defparam \rs2_addr[3]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2_addr[3]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2_addr[3]~I .dqs_out_mode = "none";
// defparam \rs2_addr[3]~I .inclk_input = "normal";
// defparam \rs2_addr[3]~I .input_async_reset = "none";
// defparam \rs2_addr[3]~I .input_power_up = "low";
// defparam \rs2_addr[3]~I .input_register_mode = "none";
// defparam \rs2_addr[3]~I .input_sync_reset = "none";
// defparam \rs2_addr[3]~I .oe_async_reset = "none";
// defparam \rs2_addr[3]~I .oe_power_up = "low";
// defparam \rs2_addr[3]~I .oe_register_mode = "none";
// defparam \rs2_addr[3]~I .oe_sync_reset = "none";
// defparam \rs2_addr[3]~I .operation_mode = "input";
// defparam \rs2_addr[3]~I .output_async_reset = "none";
// defparam \rs2_addr[3]~I .output_power_up = "low";
// defparam \rs2_addr[3]~I .output_register_mode = "none";
// defparam \rs2_addr[3]~I .output_sync_reset = "none";
// defparam \rs2_addr[3]~I .sim_dqs_delay_increment = 0;
// defparam \rs2_addr[3]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2_addr[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2_addr[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2_addr[2]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2_addr[2]));
// synopsys translate_off
// defparam \rs2_addr[2]~I .ddio_mode = "none";
// defparam \rs2_addr[2]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2_addr[2]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2_addr[2]~I .dqs_out_mode = "none";
// defparam \rs2_addr[2]~I .inclk_input = "normal";
// defparam \rs2_addr[2]~I .input_async_reset = "none";
// defparam \rs2_addr[2]~I .input_power_up = "low";
// defparam \rs2_addr[2]~I .input_register_mode = "none";
// defparam \rs2_addr[2]~I .input_sync_reset = "none";
// defparam \rs2_addr[2]~I .oe_async_reset = "none";
// defparam \rs2_addr[2]~I .oe_power_up = "low";
// defparam \rs2_addr[2]~I .oe_register_mode = "none";
// defparam \rs2_addr[2]~I .oe_sync_reset = "none";
// defparam \rs2_addr[2]~I .operation_mode = "input";
// defparam \rs2_addr[2]~I .output_async_reset = "none";
// defparam \rs2_addr[2]~I .output_power_up = "low";
// defparam \rs2_addr[2]~I .output_register_mode = "none";
// defparam \rs2_addr[2]~I .output_sync_reset = "none";
// defparam \rs2_addr[2]~I .sim_dqs_delay_increment = 0;
// defparam \rs2_addr[2]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2_addr[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
stratixii_lcell_comb_1000_3333333300000000_28_1 \rs2[0]~7 (
	.datab(\rs2_addr[3]~combout ),
	.dataf(\rs2_addr[2]~combout ),
	.combout(\rs2[0]~7_combout ));
// synopsys translate_off
// defparam \rs2[0]~7 .extended_lut = "off";
// defparam \rs2[0]~7 .lut_mask = 64'h3333333300000000;
// defparam \rs2[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X13_Y17_N1
stratixii_lcell_ff \rf[24][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][0]~regout ));

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \rs2_addr[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\rs2_addr[4]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2_addr[4]));
// synopsys translate_off
// defparam \rs2_addr[4]~I .ddio_mode = "none";
// defparam \rs2_addr[4]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2_addr[4]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2_addr[4]~I .dqs_out_mode = "none";
// defparam \rs2_addr[4]~I .inclk_input = "normal";
// defparam \rs2_addr[4]~I .input_async_reset = "none";
// defparam \rs2_addr[4]~I .input_power_up = "low";
// defparam \rs2_addr[4]~I .input_register_mode = "none";
// defparam \rs2_addr[4]~I .input_sync_reset = "none";
// defparam \rs2_addr[4]~I .oe_async_reset = "none";
// defparam \rs2_addr[4]~I .oe_power_up = "low";
// defparam \rs2_addr[4]~I .oe_register_mode = "none";
// defparam \rs2_addr[4]~I .oe_sync_reset = "none";
// defparam \rs2_addr[4]~I .operation_mode = "input";
// defparam \rs2_addr[4]~I .output_async_reset = "none";
// defparam \rs2_addr[4]~I .output_power_up = "low";
// defparam \rs2_addr[4]~I .output_register_mode = "none";
// defparam \rs2_addr[4]~I .output_sync_reset = "none";
// defparam \rs2_addr[4]~I .sim_dqs_delay_increment = 0;
// defparam \rs2_addr[4]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2_addr[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
stratixii_lcell_comb_1000_20252A2F70757A7F_81_4 \rs2~5 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[4][0]~regout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[28][0]~regout ),
	.datae(\rf[20][0]~regout ),
	.dataf(\rf[12][0]~regout ),
	.combout(\rs2~5_combout ));
// synopsys translate_off
// defparam \rs2~5 .extended_lut = "off";
// defparam \rs2~5 .lut_mask = 64'h20252A2F70757A7F;
// defparam \rs2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs2~8 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[16][0]~regout ),
	.datad(\rf[24][0]~regout ),
	.datae(\rf[8][0]~regout ),
	.dataf(\rs2~5_combout ),
	.combout(\rs2~8_combout ));
// synopsys translate_off
// defparam \rs2~8 .extended_lut = "off";
// defparam \rs2~8 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
stratixii_lcell_comb_1000_500350F35F035FF3_81_4 \rs2~9 (
	.dataa(\rf[2][0]~regout ),
	.datab(\rf[26][0]~regout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[18][0]~regout ),
	.dataf(\rf[10][0]~regout ),
	.combout(\rs2~9_combout ));
// synopsys translate_off
// defparam \rs2~9 .extended_lut = "off";
// defparam \rs2~9 .lut_mask = 64'h500350F35F035FF3;
// defparam \rs2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
stratixii_lcell_comb_1000_220522AF770577AF_81_4 \rs2~10 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[6][0]~regout ),
	.datac(\rf[30][0]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[22][0]~regout ),
	.dataf(\rf[14][0]~regout ),
	.combout(\rs2~10_combout ));
// synopsys translate_off
// defparam \rs2~10 .extended_lut = "off";
// defparam \rs2~10 .lut_mask = 64'h220522AF770577AF;
// defparam \rs2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y20_N7
stratixii_lcell_ff \rf[27][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][0]~regout ));

// Location: LCCOMB_X15_Y20_N6
stratixii_lcell_comb_1000_270027AA275527FF_81_4 \rs2~3 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[25][0]~regout ),
	.datac(\rf[29][0]~regout ),
	.datad(\rs2_addr[1]~combout ),
	.datae(\rf[27][0]~regout ),
	.dataf(\rf[31][0]~regout ),
	.combout(\rs2~3_combout ));
// synopsys translate_off
// defparam \rs2~3 .extended_lut = "off";
// defparam \rs2~3 .lut_mask = 64'h270027AA275527FF;
// defparam \rs2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs2~0 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[5][0]~regout ),
	.datad(\rf[7][0]~regout ),
	.datae(\rf[3][0]~regout ),
	.dataf(\rf[1][0]~regout ),
	.combout(\rs2~0_combout ));
// synopsys translate_off
// defparam \rs2~0 .extended_lut = "off";
// defparam \rs2~0 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
stratixii_lcell_comb_1000_010B515BA1ABF1FB_81_4 \rs2~2 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[15][0]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[13][0]~regout ),
	.datae(\rf[11][0]~regout ),
	.dataf(\rf[9][0]~regout ),
	.combout(\rs2~2_combout ));
// synopsys translate_off
// defparam \rs2~2 .extended_lut = "off";
// defparam \rs2~2 .lut_mask = 64'h010B515BA1ABF1FB;
// defparam \rs2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
stratixii_lcell_comb_1000_02A207A752F257F7_81_4 \rs2~1 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[19][0]~regout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[17][0]~regout ),
	.datae(\rf[23][0]~regout ),
	.dataf(\rf[21][0]~regout ),
	.combout(\rs2~1_combout ));
// synopsys translate_off
// defparam \rs2~1 .extended_lut = "off";
// defparam \rs2~1 .lut_mask = 64'h02A207A752F257F7;
// defparam \rs2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
stratixii_lcell_comb_1000_018945CD23AB67EF_81_4 \rs2~4 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~3_combout ),
	.datad(\rs2~0_combout ),
	.datae(\rs2~2_combout ),
	.dataf(\rs2~1_combout ),
	.combout(\rs2~4_combout ));
// synopsys translate_off
// defparam \rs2~4 .extended_lut = "off";
// defparam \rs2~4 .lut_mask = 64'h018945CD23AB67EF;
// defparam \rs2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
stratixii_lcell_comb_1000_042615378CAE9DBF_81_4 \rs2~13 (
	.dataa(\rs2[0]~11_combout ),
	.datab(\rs2[0]~12_combout ),
	.datac(\rs2~8_combout ),
	.datad(\rs2~9_combout ),
	.datae(\rs2~10_combout ),
	.dataf(\rs2~4_combout ),
	.combout(\rs2~13_combout ));
// synopsys translate_off
// defparam \rs2~13 .extended_lut = "off";
// defparam \rs2~13 .lut_mask = 64'h042615378CAE9DBF;
// defparam \rs2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
stratixii_lcell_comb_1000_8000800000000000_66_5 \rs2[0]~14 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rs2_addr[3]~combout ),
	.dataf(\rs2_addr[0]~combout ),
	.combout(\rs2[0]~14_combout ));
// synopsys translate_off
// defparam \rs2[0]~14 .extended_lut = "off";
// defparam \rs2[0]~14 .lut_mask = 64'h8000800000000000;
// defparam \rs2[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y20_N3
stratixii_lcell_ff \rs2[0]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~13_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[0]~reg0_regout ));

// Location: LCCOMB_X17_Y21_N16
stratixii_lcell_comb_1000_50035F0350F35FF3_81_4 \rs2~22 (
	.dataa(\rf[2][1]~regout ),
	.datab(\rf[26][1]~regout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[18][1]~regout ),
	.dataf(\rf[10][1]~regout ),
	.combout(\rs2~22_combout ));
// synopsys translate_off
// defparam \rs2~22 .extended_lut = "off";
// defparam \rs2~22 .lut_mask = 64'h50035F0350F35FF3;
// defparam \rs2~22 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 \rs2~23 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[6][1]~regout ),
	.datad(\rf[30][1]~regout ),
	.datae(\rf[22][1]~regout ),
	.dataf(\rf[14][1]~regout ),
	.combout(\rs2~23_combout ));
// synopsys translate_off
// defparam \rs2~23 .extended_lut = "off";
// defparam \rs2~23 .lut_mask = 64'h08192A3B4C5D6E7F;
// defparam \rs2~23 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N5
stratixii_lcell_ff \rf[28][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][1]~regout ));

// Location: LCCOMB_X13_Y20_N4
stratixii_lcell_comb_1000_018945CD23AB67EF_81_4 \rs2~20 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[28][1]~regout ),
	.datad(\rf[4][1]~regout ),
	.datae(\rf[20][1]~regout ),
	.dataf(\rf[12][1]~regout ),
	.combout(\rs2~20_combout ));
// synopsys translate_off
// defparam \rs2~20 .extended_lut = "off";
// defparam \rs2~20 .lut_mask = 64'h018945CD23AB67EF;
// defparam \rs2~20 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
stratixii_lcell_comb_1000_0145236789CDABEF_81_4 \rs2~21 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[24][1]~regout ),
	.datad(\rf[16][1]~regout ),
	.datae(\rf[8][1]~regout ),
	.dataf(\rs2~20_combout ),
	.combout(\rs2~21_combout ));
// synopsys translate_off
// defparam \rs2~21 .extended_lut = "off";
// defparam \rs2~21 .lut_mask = 64'h0145236789CDABEF;
// defparam \rs2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y20_N21
stratixii_lcell_ff \rf[29][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][1]~regout ));

// Location: LCCOMB_X15_Y20_N0
stratixii_lcell_comb_1000_220A770A225F775F_81_4 \rs2~18 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[25][1]~regout ),
	.datac(\rf[29][1]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[27][1]~regout ),
	.dataf(\rf[31][1]~regout ),
	.combout(\rs2~18_combout ));
// synopsys translate_off
// defparam \rs2~18 .extended_lut = "off";
// defparam \rs2~18 .lut_mask = 64'h220A770A225F775F;
// defparam \rs2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
stratixii_lcell_comb_1000_03F3050503F3F5F5_81_4 \rs2~16 (
	.dataa(\rf[23][1]~regout ),
	.datab(\rf[21][1]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[17][1]~regout ),
	.datae(\rs2_addr[1]~combout ),
	.dataf(\rf[19][1]~regout ),
	.combout(\rs2~16_combout ));
// synopsys translate_off
// defparam \rs2~16 .extended_lut = "off";
// defparam \rs2~16 .lut_mask = 64'h03F3050503F3F5F5;
// defparam \rs2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
stratixii_lcell_comb_1000_02075257A2A7F2F7_81_4 \rs2~17 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[13][1]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[15][1]~regout ),
	.datae(\rf[11][1]~regout ),
	.dataf(\rf[9][1]~regout ),
	.combout(\rs2~17_combout ));
// synopsys translate_off
// defparam \rs2~17 .extended_lut = "off";
// defparam \rs2~17 .lut_mask = 64'h02075257A2A7F2F7;
// defparam \rs2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
stratixii_lcell_comb_1000_404370734C4F7C7F_81_4 \rs2~19 (
	.dataa(\rs2~15_combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rs2~18_combout ),
	.datae(\rs2~16_combout ),
	.dataf(\rs2~17_combout ),
	.combout(\rs2~19_combout ));
// synopsys translate_off
// defparam \rs2~19 .extended_lut = "off";
// defparam \rs2~19 .lut_mask = 64'h404370734C4F7C7F;
// defparam \rs2~19 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
stratixii_lcell_comb_1000_021346578A9BCEDF_81_4 \rs2~24 (
	.dataa(\rs2[0]~11_combout ),
	.datab(\rs2[0]~12_combout ),
	.datac(\rs2~22_combout ),
	.datad(\rs2~23_combout ),
	.datae(\rs2~21_combout ),
	.dataf(\rs2~19_combout ),
	.combout(\rs2~24_combout ));
// synopsys translate_off
// defparam \rs2~24 .extended_lut = "off";
// defparam \rs2~24 .lut_mask = 64'h021346578A9BCEDF;
// defparam \rs2~24 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y20_N5
stratixii_lcell_ff \rs2[1]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~24_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[1]~reg0_regout ));

// Location: LCFF_X14_Y17_N1
stratixii_lcell_ff \rf[20][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][2]~regout ));

// Location: LCCOMB_X14_Y17_N12
stratixii_lcell_comb_1000_10B01ABA15B51FBF_81_4 \rs2~30 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[20][2]~regout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[4][2]~regout ),
	.datae(\rf[12][2]~regout ),
	.dataf(\rf[28][2]~regout ),
	.combout(\rs2~30_combout ));
// synopsys translate_off
// defparam \rs2~30 .extended_lut = "off";
// defparam \rs2~30 .lut_mask = 64'h10B01ABA15B51FBF;
// defparam \rs2~30 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
stratixii_lcell_comb_1000_110A115FBB0ABB5F_81_4 \rs2~31 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rf[16][2]~regout ),
	.datac(\rf[8][2]~regout ),
	.datad(\rs2[0]~7_combout ),
	.datae(\rf[24][2]~regout ),
	.dataf(\rs2~30_combout ),
	.combout(\rs2~31_combout ));
// synopsys translate_off
// defparam \rs2~31 .extended_lut = "off";
// defparam \rs2~31 .lut_mask = 64'h110A115FBB0ABB5F;
// defparam \rs2~31 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y21_N19
stratixii_lcell_ff \rf[26][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][2]~regout ));

// Location: LCFF_X17_Y21_N27
stratixii_lcell_ff \rf[18][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][2]~regout ));

// Location: LCFF_X17_Y21_N5
stratixii_lcell_ff \rf[2][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][2]~regout ));

// Location: LCCOMB_X17_Y21_N26
stratixii_lcell_comb_1000_050305F3F503F5F3_81_4 \rs2~32 (
	.dataa(\rf[10][2]~regout ),
	.datab(\rf[26][2]~regout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[18][2]~regout ),
	.dataf(\rf[2][2]~regout ),
	.combout(\rs2~32_combout ));
// synopsys translate_off
// defparam \rs2~32 .extended_lut = "off";
// defparam \rs2~32 .lut_mask = 64'h050305F3F503F5F3;
// defparam \rs2~32 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
stratixii_lcell_comb_1000_014589CD2367ABEF_81_4 \rs2~25 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[7][2]~regout ),
	.datad(\rf[5][2]~regout ),
	.datae(\rf[1][2]~regout ),
	.dataf(\rf[3][2]~regout ),
	.combout(\rs2~25_combout ));
// synopsys translate_off
// defparam \rs2~25 .extended_lut = "off";
// defparam \rs2~25 .lut_mask = 64'h014589CD2367ABEF;
// defparam \rs2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y20_N31
stratixii_lcell_ff \rf[27][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][2]~regout ));

// Location: LCCOMB_X15_Y20_N20
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs2~28 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[27][2]~regout ),
	.datad(\rf[31][2]~regout ),
	.datae(\rf[29][2]~regout ),
	.dataf(\rf[25][2]~regout ),
	.combout(\rs2~28_combout ));
// synopsys translate_off
// defparam \rs2~28 .extended_lut = "off";
// defparam \rs2~28 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs2~28 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y21_N13
stratixii_lcell_ff \rf[19][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][2]~regout ));

// Location: LCCOMB_X21_Y21_N0
stratixii_lcell_comb_1000_048C159D26AE37BF_81_4 \rs2~26 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[19][2]~regout ),
	.datad(\rf[17][2]~regout ),
	.datae(\rf[23][2]~regout ),
	.dataf(\rf[21][2]~regout ),
	.combout(\rs2~26_combout ));
// synopsys translate_off
// defparam \rs2~26 .extended_lut = "off";
// defparam \rs2~26 .lut_mask = 64'h048C159D26AE37BF;
// defparam \rs2~26 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
stratixii_lcell_comb_1000_404C434F707C737F_81_4 \rs2~27 (
	.dataa(\rf[9][2]~regout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[11][2]~regout ),
	.datae(\rf[15][2]~regout ),
	.dataf(\rf[13][2]~regout ),
	.combout(\rs2~27_combout ));
// synopsys translate_off
// defparam \rs2~27 .extended_lut = "off";
// defparam \rs2~27 .lut_mask = 64'h404C434F707C737F;
// defparam \rs2~27 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 \rs2~29 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~25_combout ),
	.datad(\rs2~28_combout ),
	.datae(\rs2~26_combout ),
	.dataf(\rs2~27_combout ),
	.combout(\rs2~29_combout ));
// synopsys translate_off
// defparam \rs2~29 .extended_lut = "off";
// defparam \rs2~29 .lut_mask = 64'h08192A3B4C5D6E7F;
// defparam \rs2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y21_N9
stratixii_lcell_ff \rf[6][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][2]~regout ));

// Location: LCCOMB_X23_Y21_N10
stratixii_lcell_comb_1000_018923AB45CD67EF_81_4 \rs2~33 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[30][2]~regout ),
	.datad(\rf[6][2]~regout ),
	.datae(\rf[22][2]~regout ),
	.dataf(\rf[14][2]~regout ),
	.combout(\rs2~33_combout ));
// synopsys translate_off
// defparam \rs2~33 .extended_lut = "off";
// defparam \rs2~33 .lut_mask = 64'h018923AB45CD67EF;
// defparam \rs2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs2~34 (
	.dataa(\rs2[0]~11_combout ),
	.datab(\rs2[0]~12_combout ),
	.datac(\rs2~31_combout ),
	.datad(\rs2~32_combout ),
	.datae(\rs2~29_combout ),
	.dataf(\rs2~33_combout ),
	.combout(\rs2~34_combout ));
// synopsys translate_off
// defparam \rs2~34 .extended_lut = "off";
// defparam \rs2~34 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs2~34 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y20_N9
stratixii_lcell_ff \rs2[2]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~34_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[2]~reg0_regout ));

// Location: LCCOMB_X23_Y13_N4
stratixii_lcell_comb_1000_470047CC473347FF_81_4 \rs2~43 (
	.dataa(\rf[6][3]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[14][3]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[22][3]~regout ),
	.dataf(\rf[30][3]~regout ),
	.combout(\rs2~43_combout ));
// synopsys translate_off
// defparam \rs2~43 .extended_lut = "off";
// defparam \rs2~43 .lut_mask = 64'h470047CC473347FF;
// defparam \rs2~43 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
stratixii_lcell_comb_1000_B0B0B0B0B0B0B0B0_36_2 \rs2[0]~11 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rs2_addr[0]~combout ),
	.combout(\rs2[0]~11_combout ));
// synopsys translate_off
// defparam \rs2[0]~11 .extended_lut = "off";
// defparam \rs2[0]~11 .lut_mask = 64'hB0B0B0B0B0B0B0B0;
// defparam \rs2[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
stratixii_lcell_comb_1000_470047CC473347FF_81_4 \rs2~42 (
	.dataa(\rf[2][3]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[10][3]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[18][3]~regout ),
	.dataf(\rf[26][3]~regout ),
	.combout(\rs2~42_combout ));
// synopsys translate_off
// defparam \rs2~42 .extended_lut = "off";
// defparam \rs2~42 .lut_mask = 64'h470047CC473347FF;
// defparam \rs2~42 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y16_N31
stratixii_lcell_ff \rf[13][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][3]~regout ));

// Location: LCCOMB_X25_Y16_N8
stratixii_lcell_comb_1000_11BB050511BBAFAF_81_4 \rs2~37 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[11][3]~regout ),
	.datac(\rf[15][3]~regout ),
	.datad(\rf[9][3]~regout ),
	.datae(\rs2_addr[2]~combout ),
	.dataf(\rf[13][3]~regout ),
	.combout(\rs2~37_combout ));
// synopsys translate_off
// defparam \rs2~37 .extended_lut = "off";
// defparam \rs2~37 .lut_mask = 64'h11BB050511BBAFAF;
// defparam \rs2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
stratixii_lcell_comb_1000_00275527AA27FF27_81_4 \rs2~36 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[21][3]~regout ),
	.datac(\rf[23][3]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[19][3]~regout ),
	.dataf(\rf[17][3]~regout ),
	.combout(\rs2~36_combout ));
// synopsys translate_off
// defparam \rs2~36 .extended_lut = "off";
// defparam \rs2~36 .lut_mask = 64'h00275527AA27FF27;
// defparam \rs2~36 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y20_N9
stratixii_lcell_ff \rf[27][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][3]~regout ));

// Location: LCCOMB_X15_Y20_N8
stratixii_lcell_comb_1000_20702A7A25752F7F_81_4 \rs2~38 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[25][3]~regout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[29][3]~regout ),
	.datae(\rf[27][3]~regout ),
	.dataf(\rf[31][3]~regout ),
	.combout(\rs2~38_combout ));
// synopsys translate_off
// defparam \rs2~38 .extended_lut = "off";
// defparam \rs2~38 .lut_mask = 64'h20702A7A25752F7F;
// defparam \rs2~38 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
stratixii_lcell_comb_1000_440C770C443F773F_81_4 \rs2~39 (
	.dataa(\rs2~35_combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~37_combout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rs2~36_combout ),
	.dataf(\rs2~38_combout ),
	.combout(\rs2~39_combout ));
// synopsys translate_off
// defparam \rs2~39 .extended_lut = "off";
// defparam \rs2~39 .lut_mask = 64'h440C770C443F773F;
// defparam \rs2~39 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y17_N7
stratixii_lcell_ff \rf[16][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][3]~regout ));

// Location: LCFF_X13_Y17_N17
stratixii_lcell_ff \rf[24][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][3]~regout ));

// Location: LCFF_X13_Y20_N1
stratixii_lcell_ff \rf[8][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][3]~regout ));

// Location: LCFF_X14_Y17_N29
stratixii_lcell_ff \rf[20][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][3]~regout ));

// Location: LCFF_X14_Y17_N27
stratixii_lcell_ff \rf[4][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][3]~regout ));

// Location: LCFF_X14_Y18_N11
stratixii_lcell_ff \rf[28][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][3]~regout ));

// Location: LCFF_X22_Y20_N19
stratixii_lcell_ff \rf[12][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][3]~regout ));

// Location: LCCOMB_X14_Y17_N30
stratixii_lcell_comb_1000_02A207A752F257F7_81_4 \rs2~40 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[20][3]~regout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[4][3]~regout ),
	.datae(\rf[28][3]~regout ),
	.dataf(\rf[12][3]~regout ),
	.combout(\rs2~40_combout ));
// synopsys translate_off
// defparam \rs2~40 .extended_lut = "off";
// defparam \rs2~40 .lut_mask = 64'h02A207A752F257F7;
// defparam \rs2~40 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs2~41 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[16][3]~regout ),
	.datad(\rf[24][3]~regout ),
	.datae(\rf[8][3]~regout ),
	.dataf(\rs2~40_combout ),
	.combout(\rs2~41_combout ));
// synopsys translate_off
// defparam \rs2~41 .extended_lut = "off";
// defparam \rs2~41 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
stratixii_lcell_comb_1000_0151A1F10B5BABFB_81_4 \rs2~44 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2~43_combout ),
	.datac(\rs2[0]~11_combout ),
	.datad(\rs2~42_combout ),
	.datae(\rs2~39_combout ),
	.dataf(\rs2~41_combout ),
	.combout(\rs2~44_combout ));
// synopsys translate_off
// defparam \rs2~44 .extended_lut = "off";
// defparam \rs2~44 .lut_mask = 64'h0151A1F10B5BABFB;
// defparam \rs2~44 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y17_N1
stratixii_lcell_ff \rs2[3]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~44_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[3]~reg0_regout ));

// Location: LCCOMB_X19_Y13_N16
stratixii_lcell_comb_1000_40704C7C43734F7F_81_4 \rs2~52 (
	.dataa(\rf[2][4]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[10][4]~regout ),
	.datae(\rf[18][4]~regout ),
	.dataf(\rf[26][4]~regout ),
	.combout(\rs2~52_combout ));
// synopsys translate_off
// defparam \rs2~52 .extended_lut = "off";
// defparam \rs2~52 .lut_mask = 64'h40704C7C43734F7F;
// defparam \rs2~52 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
stratixii_lcell_comb_1000_470047CC473347FF_81_4 \rs2~53 (
	.dataa(\rf[6][4]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[14][4]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[22][4]~regout ),
	.dataf(\rf[30][4]~regout ),
	.combout(\rs2~53_combout ));
// synopsys translate_off
// defparam \rs2~53 .extended_lut = "off";
// defparam \rs2~53 .lut_mask = 64'h470047CC473347FF;
// defparam \rs2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y21_N15
stratixii_lcell_ff \rf[17][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][4]~regout ));

// Location: LCFF_X22_Y21_N21
stratixii_lcell_ff \rf[21][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][4]~regout ));

// Location: LCFF_X21_Y21_N7
stratixii_lcell_ff \rf[23][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][4]~regout ));

// Location: LCFF_X22_Y21_N1
stratixii_lcell_ff \rf[19][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][4]~regout ));

// Location: LCCOMB_X22_Y21_N2
stratixii_lcell_comb_1000_202A252F707A757F_81_4 \rs2~46 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[17][4]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[21][4]~regout ),
	.datae(\rf[23][4]~regout ),
	.dataf(\rf[19][4]~regout ),
	.combout(\rs2~46_combout ));
// synopsys translate_off
// defparam \rs2~46 .extended_lut = "off";
// defparam \rs2~46 .lut_mask = 64'h202A252F707A757F;
// defparam \rs2~46 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y20_N23
stratixii_lcell_ff \rf[25][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][4]~regout ));

// Location: LCFF_X18_Y20_N17
stratixii_lcell_ff \rf[31][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][4]~regout ));

// Location: LCFF_X18_Y20_N11
stratixii_lcell_ff \rf[27][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][4]~regout ));

// Location: LCFF_X15_Y20_N3
stratixii_lcell_ff \rf[29][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][4]~regout ));

// Location: LCCOMB_X18_Y20_N10
stratixii_lcell_comb_1000_08194C5D2A3B6E7F_81_4 \rs2~48 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[25][4]~regout ),
	.datad(\rf[31][4]~regout ),
	.datae(\rf[27][4]~regout ),
	.dataf(\rf[29][4]~regout ),
	.combout(\rs2~48_combout ));
// synopsys translate_off
// defparam \rs2~48 .extended_lut = "off";
// defparam \rs2~48 .lut_mask = 64'h08194C5D2A3B6E7F;
// defparam \rs2~48 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y16_N11
stratixii_lcell_ff \rf[11][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][4]~regout ));

// Location: LCCOMB_X26_Y16_N14
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[15][4]~feeder (
	.dataf(\rd_in[4]~combout ),
	.combout(\rf[15][4]~feeder_combout ));
// synopsys translate_off
// defparam \rf[15][4]~feeder .extended_lut = "off";
// defparam \rf[15][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[15][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y16_N15
stratixii_lcell_ff \rf[15][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[15][4]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][4]~regout ));

// Location: LCFF_X26_Y16_N3
stratixii_lcell_ff \rf[9][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][4]~regout ));

// Location: LCFF_X26_Y16_N17
stratixii_lcell_ff \rf[13][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][4]~regout ));

// Location: LCCOMB_X25_Y16_N14
stratixii_lcell_comb_1000_1105BB0511AFBBAF_81_4 \rs2~47 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[11][4]~regout ),
	.datac(\rf[15][4]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[9][4]~regout ),
	.dataf(\rf[13][4]~regout ),
	.combout(\rs2~47_combout ));
// synopsys translate_off
// defparam \rs2~47 .extended_lut = "off";
// defparam \rs2~47 .lut_mask = 64'h1105BB0511AFBBAF;
// defparam \rs2~47 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y17_N1
stratixii_lcell_ff \rf[7][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][4]~regout ));

// Location: LCFF_X18_Y17_N5
stratixii_lcell_ff \rf[5][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][4]~regout ));

// Location: LCFF_X15_Y17_N21
stratixii_lcell_ff \rf[1][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][4]~regout ));

// Location: LCFF_X18_Y17_N17
stratixii_lcell_ff \rf[3][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][4]~regout ));

// Location: LCCOMB_X18_Y17_N30
stratixii_lcell_comb_1000_001BAA1B551BFF1B_81_4 \rs2~45 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[7][4]~regout ),
	.datac(\rf[5][4]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[1][4]~regout ),
	.dataf(\rf[3][4]~regout ),
	.combout(\rs2~45_combout ));
// synopsys translate_off
// defparam \rs2~45 .extended_lut = "off";
// defparam \rs2~45 .lut_mask = 64'h001BAA1B551BFF1B;
// defparam \rs2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
stratixii_lcell_comb_1000_00275527AA27FF27_81_4 \rs2~49 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2~46_combout ),
	.datac(\rs2~48_combout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rs2~47_combout ),
	.dataf(\rs2~45_combout ),
	.combout(\rs2~49_combout ));
// synopsys translate_off
// defparam \rs2~49 .extended_lut = "off";
// defparam \rs2~49 .lut_mask = 64'h00275527AA27FF27;
// defparam \rs2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y20_N27
stratixii_lcell_ff \rf[4][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][4]~regout ));

// Location: LCCOMB_X14_Y20_N28
stratixii_lcell_comb_1000_082A4C6E193B5D7F_81_4 \rs2~50 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[4][4]~regout ),
	.datad(\rf[20][4]~regout ),
	.datae(\rf[12][4]~regout ),
	.dataf(\rf[28][4]~regout ),
	.combout(\rs2~50_combout ));
// synopsys translate_off
// defparam \rs2~50 .extended_lut = "off";
// defparam \rs2~50 .lut_mask = 64'h082A4C6E193B5D7F;
// defparam \rs2~50 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
stratixii_lcell_comb_1000_0027AA275527FF27_81_4 \rs2~51 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rf[8][4]~regout ),
	.datac(\rf[24][4]~regout ),
	.datad(\rs2[0]~7_combout ),
	.datae(\rs2~50_combout ),
	.dataf(\rf[16][4]~regout ),
	.combout(\rs2~51_combout ));
// synopsys translate_off
// defparam \rs2~51 .extended_lut = "off";
// defparam \rs2~51 .lut_mask = 64'h0027AA275527FF27;
// defparam \rs2~51 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
stratixii_lcell_comb_1000_1015B0B51A1FBABF_81_4 \rs2~54 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2~52_combout ),
	.datac(\rs2[0]~11_combout ),
	.datad(\rs2~53_combout ),
	.datae(\rs2~49_combout ),
	.dataf(\rs2~51_combout ),
	.combout(\rs2~54_combout ));
// synopsys translate_off
// defparam \rs2~54 .extended_lut = "off";
// defparam \rs2~54 .lut_mask = 64'h1015B0B51A1FBABF;
// defparam \rs2~54 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y17_N21
stratixii_lcell_ff \rs2[4]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~54_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[4]~reg0_regout ));

// Location: LCFF_X23_Y13_N21
stratixii_lcell_ff \rf[22][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][5]~regout ));

// Location: LCCOMB_X23_Y13_N20
stratixii_lcell_comb_1000_40434C4F70737C7F_81_4 \rs2~63 (
	.dataa(\rf[6][5]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[30][5]~regout ),
	.datae(\rf[22][5]~regout ),
	.dataf(\rf[14][5]~regout ),
	.combout(\rs2~63_combout ));
// synopsys translate_off
// defparam \rs2~63 .extended_lut = "off";
// defparam \rs2~63 .lut_mask = 64'h40434C4F70737C7F;
// defparam \rs2~63 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
stratixii_lcell_comb_1000_470047CC473347FF_81_4 \rs2~62 (
	.dataa(\rf[2][5]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[10][5]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[18][5]~regout ),
	.dataf(\rf[26][5]~regout ),
	.combout(\rs2~62_combout ));
// synopsys translate_off
// defparam \rs2~62 .extended_lut = "off";
// defparam \rs2~62 .lut_mask = 64'h470047CC473347FF;
// defparam \rs2~62 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X13_Y17_N3
stratixii_lcell_ff \rf[24][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][5]~regout ));

// Location: LCFF_X13_Y14_N29
stratixii_lcell_ff \rf[16][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][5]~regout ));

// Location: LCFF_X14_Y14_N3
stratixii_lcell_ff \rf[8][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][5]~regout ));

// Location: LCFF_X13_Y14_N1
stratixii_lcell_ff \rf[4][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][5]~regout ));

// Location: LCFF_X13_Y14_N7
stratixii_lcell_ff \rf[20][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][5]~regout ));

// Location: LCCOMB_X14_Y18_N0
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][5]~feeder (
	.dataf(\rd_in[5]~combout ),
	.combout(\rf[28][5]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][5]~feeder .extended_lut = "off";
// defparam \rf[28][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N1
stratixii_lcell_ff \rf[28][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][5]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][5]~regout ));

// Location: LCCOMB_X14_Y18_N30
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][5]~feeder (
	.dataf(\rd_in[5]~combout ),
	.combout(\rf[12][5]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][5]~feeder .extended_lut = "off";
// defparam \rf[12][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N31
stratixii_lcell_ff \rf[12][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][5]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][5]~regout ));

// Location: LCCOMB_X13_Y14_N4
stratixii_lcell_comb_1000_2700275527AA27FF_81_4 \rs2~60 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[4][5]~regout ),
	.datac(\rf[20][5]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[28][5]~regout ),
	.dataf(\rf[12][5]~regout ),
	.combout(\rs2~60_combout ));
// synopsys translate_off
// defparam \rs2~60 .extended_lut = "off";
// defparam \rs2~60 .lut_mask = 64'h2700275527AA27FF;
// defparam \rs2~60 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
stratixii_lcell_comb_1000_0145236789CDABEF_81_4 \rs2~61 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[24][5]~regout ),
	.datad(\rf[16][5]~regout ),
	.datae(\rf[8][5]~regout ),
	.dataf(\rs2~60_combout ),
	.combout(\rs2~61_combout ));
// synopsys translate_off
// defparam \rs2~61 .extended_lut = "off";
// defparam \rs2~61 .lut_mask = 64'h0145236789CDABEF;
// defparam \rs2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
stratixii_lcell_comb_1000_20702A7A25752F7F_81_4 \rs2~56 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[17][5]~regout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[21][5]~regout ),
	.datae(\rf[19][5]~regout ),
	.dataf(\rf[23][5]~regout ),
	.combout(\rs2~56_combout ));
// synopsys translate_off
// defparam \rs2~56 .extended_lut = "off";
// defparam \rs2~56 .lut_mask = 64'h20702A7A25752F7F;
// defparam \rs2~56 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y20_N5
stratixii_lcell_ff \rf[27][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][5]~regout ));

// Location: LCCOMB_X18_Y20_N4
stratixii_lcell_comb_1000_20252A2F70757A7F_81_4 \rs2~58 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[25][5]~regout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[31][5]~regout ),
	.datae(\rf[27][5]~regout ),
	.dataf(\rf[29][5]~regout ),
	.combout(\rs2~58_combout ));
// synopsys translate_off
// defparam \rs2~58 .extended_lut = "off";
// defparam \rs2~58 .lut_mask = 64'h20252A2F70757A7F;
// defparam \rs2~58 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y16_N9
stratixii_lcell_ff \rf[9][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][5]~regout ));

// Location: LCCOMB_X25_Y16_N30
stratixii_lcell_comb_1000_084C195D2A6E3B7F_81_4 \rs2~57 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[9][5]~regout ),
	.datad(\rf[11][5]~regout ),
	.datae(\rf[15][5]~regout ),
	.dataf(\rf[13][5]~regout ),
	.combout(\rs2~57_combout ));
// synopsys translate_off
// defparam \rs2~57 .extended_lut = "off";
// defparam \rs2~57 .lut_mask = 64'h084C195D2A6E3B7F;
// defparam \rs2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
stratixii_lcell_comb_1000_0A220A775F225F77_81_4 \rs2~55 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[3][5]~regout ),
	.datac(\rf[1][5]~regout ),
	.datad(\rs2_addr[1]~combout ),
	.datae(\rf[7][5]~regout ),
	.dataf(\rf[5][5]~regout ),
	.combout(\rs2~55_combout ));
// synopsys translate_off
// defparam \rs2~55 .extended_lut = "off";
// defparam \rs2~55 .lut_mask = 64'h0A220A775F225F77;
// defparam \rs2~55 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
stratixii_lcell_comb_1000_00275527AA27FF27_81_4 \rs2~59 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2~56_combout ),
	.datac(\rs2~58_combout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rs2~57_combout ),
	.dataf(\rs2~55_combout ),
	.combout(\rs2~59_combout ));
// synopsys translate_off
// defparam \rs2~59 .extended_lut = "off";
// defparam \rs2~59 .lut_mask = 64'h00275527AA27FF27;
// defparam \rs2~59 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
stratixii_lcell_comb_1000_01510B5BA1F1ABFB_81_4 \rs2~64 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2~63_combout ),
	.datac(\rs2[0]~11_combout ),
	.datad(\rs2~62_combout ),
	.datae(\rs2~61_combout ),
	.dataf(\rs2~59_combout ),
	.combout(\rs2~64_combout ));
// synopsys translate_off
// defparam \rs2~64 .extended_lut = "off";
// defparam \rs2~64 .lut_mask = 64'h01510B5BA1F1ABFB;
// defparam \rs2~64 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y17_N9
stratixii_lcell_ff \rs2[5]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~64_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[5]~reg0_regout ));

// Location: LCFF_X13_Y14_N25
stratixii_lcell_ff \rf[16][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][6]~regout ));

// Location: LCCOMB_X21_Y20_N2
stratixii_lcell_comb_1000_AFAFAFAF00000000_40_2 \rs2[0]~6 (
	.dataa(\rs2_addr[3]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.dataf(\rs2_addr[2]~combout ),
	.combout(\rs2[0]~6_combout ));
// synopsys translate_off
// defparam \rs2[0]~6 .extended_lut = "off";
// defparam \rs2[0]~6 .lut_mask = 64'hAFAFAFAF00000000;
// defparam \rs2[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y14_N11
stratixii_lcell_ff \rf[8][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][6]~regout ));

// Location: LCFF_X13_Y14_N31
stratixii_lcell_ff \rf[4][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][6]~regout ));

// Location: LCFF_X14_Y18_N23
stratixii_lcell_ff \rf[12][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][6]~regout ));

// Location: LCFF_X14_Y18_N29
stratixii_lcell_ff \rf[28][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][6]~regout ));

// Location: LCCOMB_X14_Y14_N28
stratixii_lcell_comb_1000_1D001DCC1D331DFF_81_4 \rs2~70 (
	.dataa(\rf[20][6]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[4][6]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[12][6]~regout ),
	.dataf(\rf[28][6]~regout ),
	.combout(\rs2~70_combout ));
// synopsys translate_off
// defparam \rs2~70 .extended_lut = "off";
// defparam \rs2~70 .lut_mask = 64'h1D001DCC1D331DFF;
// defparam \rs2~70 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
stratixii_lcell_comb_1000_001D331DCC1DFF1D_81_4 \rs2~71 (
	.dataa(\rf[24][6]~regout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[16][6]~regout ),
	.datad(\rs2[0]~6_combout ),
	.datae(\rf[8][6]~regout ),
	.dataf(\rs2~70_combout ),
	.combout(\rs2~71_combout ));
// synopsys translate_off
// defparam \rs2~71 .extended_lut = "off";
// defparam \rs2~71 .lut_mask = 64'h001D331DCC1DFF1D;
// defparam \rs2~71 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
stratixii_lcell_comb_1000_0A225F220A775F77_81_4 \rs2~73 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[14][6]~regout ),
	.datac(\rf[6][6]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[22][6]~regout ),
	.dataf(\rf[30][6]~regout ),
	.combout(\rs2~73_combout ));
// synopsys translate_off
// defparam \rs2~73 .extended_lut = "off";
// defparam \rs2~73 .lut_mask = 64'h0A225F220A775F77;
// defparam \rs2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
stratixii_lcell_comb_1000_440C770C443F773F_81_4 \rs2~72 (
	.dataa(\rf[2][6]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[10][6]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[18][6]~regout ),
	.dataf(\rf[26][6]~regout ),
	.combout(\rs2~72_combout ));
// synopsys translate_off
// defparam \rs2~72 .extended_lut = "off";
// defparam \rs2~72 .lut_mask = 64'h440C770C443F773F;
// defparam \rs2~72 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
stratixii_lcell_comb_1000_0145236789CDABEF_81_4 \rs2~66 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[23][6]~regout ),
	.datad(\rf[21][6]~regout ),
	.datae(\rf[19][6]~regout ),
	.dataf(\rf[17][6]~regout ),
	.combout(\rs2~66_combout ));
// synopsys translate_off
// defparam \rs2~66 .extended_lut = "off";
// defparam \rs2~66 .lut_mask = 64'h0145236789CDABEF;
// defparam \rs2~66 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y19_N21
stratixii_lcell_ff \rf[25][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][6]~regout ));

// Location: LCCOMB_X22_Y19_N24
stratixii_lcell_comb_1000_00334747CCFF4747_81_4 \rs2~68 (
	.dataa(\rf[27][6]~regout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[31][6]~regout ),
	.datad(\rf[29][6]~regout ),
	.datae(\rs2_addr[1]~combout ),
	.dataf(\rf[25][6]~regout ),
	.combout(\rs2~68_combout ));
// synopsys translate_off
// defparam \rs2~68 .extended_lut = "off";
// defparam \rs2~68 .lut_mask = 64'h00334747CCFF4747;
// defparam \rs2~68 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
stratixii_lcell_comb_1000_0252A2F20757A7F7_81_4 \rs2~65 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[5][6]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[3][6]~regout ),
	.datae(\rf[1][6]~regout ),
	.dataf(\rf[7][6]~regout ),
	.combout(\rs2~65_combout ));
// synopsys translate_off
// defparam \rs2~65 .extended_lut = "off";
// defparam \rs2~65 .lut_mask = 64'h0252A2F20757A7F7;
// defparam \rs2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
stratixii_lcell_comb_1000_202A252F707A757F_81_4 \rs2~67 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[9][6]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[13][6]~regout ),
	.datae(\rf[15][6]~regout ),
	.dataf(\rf[11][6]~regout ),
	.combout(\rs2~67_combout ));
// synopsys translate_off
// defparam \rs2~67 .extended_lut = "off";
// defparam \rs2~67 .lut_mask = 64'h202A252F707A757F;
// defparam \rs2~67 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
stratixii_lcell_comb_1000_0207A2A75257F2F7_81_4 \rs2~69 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2~66_combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rs2~68_combout ),
	.datae(\rs2~65_combout ),
	.dataf(\rs2~67_combout ),
	.combout(\rs2~69_combout ));
// synopsys translate_off
// defparam \rs2~69 .extended_lut = "off";
// defparam \rs2~69 .lut_mask = 64'h0207A2A75257F2F7;
// defparam \rs2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
stratixii_lcell_comb_1000_021346578A9BCEDF_81_4 \rs2~74 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2~71_combout ),
	.datad(\rs2~73_combout ),
	.datae(\rs2~72_combout ),
	.dataf(\rs2~69_combout ),
	.combout(\rs2~74_combout ));
// synopsys translate_off
// defparam \rs2~74 .extended_lut = "off";
// defparam \rs2~74 .lut_mask = 64'h021346578A9BCEDF;
// defparam \rs2~74 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y17_N13
stratixii_lcell_ff \rs2[6]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~74_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[6]~reg0_regout ));

// Location: LCFF_X15_Y15_N31
stratixii_lcell_ff \rf[16][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][7]~regout ));

// Location: LCFF_X13_Y17_N27
stratixii_lcell_ff \rf[24][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][7]~regout ));

// Location: LCFF_X14_Y14_N5
stratixii_lcell_ff \rf[8][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][7]~regout ));

// Location: LCFF_X15_Y15_N21
stratixii_lcell_ff \rf[20][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][7]~regout ));

// Location: LCCOMB_X14_Y18_N26
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[12][7]~feeder (
	.dataf(\rd_in[7]~combout ),
	.combout(\rf[12][7]~feeder_combout ));
// synopsys translate_off
// defparam \rf[12][7]~feeder .extended_lut = "off";
// defparam \rf[12][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[12][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N27
stratixii_lcell_ff \rf[12][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[12][7]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~18_combout ),
	.regout(\rf[12][7]~regout ));

// Location: LCCOMB_X14_Y18_N16
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[28][7]~feeder (
	.dataf(\rd_in[7]~combout ),
	.combout(\rf[28][7]~feeder_combout ));
// synopsys translate_off
// defparam \rf[28][7]~feeder .extended_lut = "off";
// defparam \rf[28][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[28][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N17
stratixii_lcell_ff \rf[28][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[28][7]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~19_combout ),
	.regout(\rf[28][7]~regout ));

// Location: LCCOMB_X15_Y15_N12
stratixii_lcell_comb_1000_470047CC473347FF_81_4 \rs2~80 (
	.dataa(\rf[4][7]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[20][7]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[12][7]~regout ),
	.dataf(\rf[28][7]~regout ),
	.combout(\rs2~80_combout ));
// synopsys translate_off
// defparam \rs2~80 .extended_lut = "off";
// defparam \rs2~80 .lut_mask = 64'h470047CC473347FF;
// defparam \rs2~80 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs2~81 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[16][7]~regout ),
	.datad(\rf[24][7]~regout ),
	.datae(\rf[8][7]~regout ),
	.dataf(\rs2~80_combout ),
	.combout(\rs2~81_combout ));
// synopsys translate_off
// defparam \rs2~81 .extended_lut = "off";
// defparam \rs2~81 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
stratixii_lcell_comb_1000_02A252F207A757F7_81_4 \rs2~82 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[10][7]~regout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[2][7]~regout ),
	.datae(\rf[18][7]~regout ),
	.dataf(\rf[26][7]~regout ),
	.combout(\rs2~82_combout ));
// synopsys translate_off
// defparam \rs2~82 .extended_lut = "off";
// defparam \rs2~82 .lut_mask = 64'h02A252F207A757F7;
// defparam \rs2~82 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
stratixii_lcell_comb_1000_0522AF220577AF77_81_4 \rs2~83 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[14][7]~regout ),
	.datac(\rf[22][7]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[6][7]~regout ),
	.dataf(\rf[30][7]~regout ),
	.combout(\rs2~83_combout ));
// synopsys translate_off
// defparam \rs2~83 .extended_lut = "off";
// defparam \rs2~83 .lut_mask = 64'h0522AF220577AF77;
// defparam \rs2~83 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
stratixii_lcell_comb_1000_082A4C6E193B5D7F_81_4 \rs2~77 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[9][7]~regout ),
	.datad(\rf[13][7]~regout ),
	.datae(\rf[11][7]~regout ),
	.dataf(\rf[15][7]~regout ),
	.combout(\rs2~77_combout ));
// synopsys translate_off
// defparam \rs2~77 .extended_lut = "off";
// defparam \rs2~77 .lut_mask = 64'h082A4C6E193B5D7F;
// defparam \rs2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs2~76 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[19][7]~regout ),
	.datad(\rf[21][7]~regout ),
	.datae(\rf[17][7]~regout ),
	.dataf(\rf[23][7]~regout ),
	.combout(\rs2~76_combout ));
// synopsys translate_off
// defparam \rs2~76 .extended_lut = "off";
// defparam \rs2~76 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs2~76 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 \rs2~75 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[1][7]~regout ),
	.datad(\rf[7][7]~regout ),
	.datae(\rf[3][7]~regout ),
	.dataf(\rf[5][7]~regout ),
	.combout(\rs2~75_combout ));
// synopsys translate_off
// defparam \rs2~75 .extended_lut = "off";
// defparam \rs2~75 .lut_mask = 64'h08192A3B4C5D6E7F;
// defparam \rs2~75 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y16_N21
stratixii_lcell_ff \rf[27][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][7]~regout ));

// Location: LCCOMB_X18_Y16_N22
stratixii_lcell_comb_1000_404C707C434F737F_81_4 \rs2~78 (
	.dataa(\rf[25][7]~regout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[27][7]~regout ),
	.datae(\rf[29][7]~regout ),
	.dataf(\rf[31][7]~regout ),
	.combout(\rs2~78_combout ));
// synopsys translate_off
// defparam \rs2~78 .extended_lut = "off";
// defparam \rs2~78 .lut_mask = 64'h404C707C434F737F;
// defparam \rs2~78 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs2~79 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~77_combout ),
	.datad(\rs2~76_combout ),
	.datae(\rs2~75_combout ),
	.dataf(\rs2~78_combout ),
	.combout(\rs2~79_combout ));
// synopsys translate_off
// defparam \rs2~79 .extended_lut = "off";
// defparam \rs2~79 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs2~79 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
stratixii_lcell_comb_1000_05220577AF22AF77_81_4 \rs2~84 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2~81_combout ),
	.datac(\rs2~82_combout ),
	.datad(\rs2[0]~11_combout ),
	.datae(\rs2~83_combout ),
	.dataf(\rs2~79_combout ),
	.combout(\rs2~84_combout ));
// synopsys translate_off
// defparam \rs2~84 .extended_lut = "off";
// defparam \rs2~84 .lut_mask = 64'h05220577AF22AF77;
// defparam \rs2~84 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y17_N19
stratixii_lcell_ff \rs2[7]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~84_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[7]~reg0_regout ));

// Location: LCCOMB_X25_Y19_N8
stratixii_lcell_comb_1000_20252A2F70757A7F_81_4 \rs2~93 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[6][8]~regout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[30][8]~regout ),
	.datae(\rf[22][8]~regout ),
	.dataf(\rf[14][8]~regout ),
	.combout(\rs2~93_combout ));
// synopsys translate_off
// defparam \rs2~93 .extended_lut = "off";
// defparam \rs2~93 .lut_mask = 64'h20252A2F70757A7F;
// defparam \rs2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y19_N19
stratixii_lcell_ff \rf[10][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][8]~regout ));

// Location: LCFF_X17_Y19_N11
stratixii_lcell_ff \rf[18][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][8]~regout ));

// Location: LCFF_X27_Y18_N21
stratixii_lcell_ff \rf[26][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][8]~regout ));

// Location: LCCOMB_X17_Y19_N10
stratixii_lcell_comb_1000_440C770C443F773F_81_4 \rs2~92 (
	.dataa(\rf[2][8]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[10][8]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[18][8]~regout ),
	.dataf(\rf[26][8]~regout ),
	.combout(\rs2~92_combout ));
// synopsys translate_off
// defparam \rs2~92 .extended_lut = "off";
// defparam \rs2~92 .lut_mask = 64'h440C770C443F773F;
// defparam \rs2~92 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
stratixii_lcell_comb_1000_05220577AF22AF77_81_4 \rs2~85 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[3][8]~regout ),
	.datac(\rf[5][8]~regout ),
	.datad(\rs2_addr[1]~combout ),
	.datae(\rf[7][8]~regout ),
	.dataf(\rf[1][8]~regout ),
	.combout(\rs2~85_combout ));
// synopsys translate_off
// defparam \rs2~85 .extended_lut = "off";
// defparam \rs2~85 .lut_mask = 64'h05220577AF22AF77;
// defparam \rs2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y15_N7
stratixii_lcell_ff \rf[13][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][8]~regout ));

// Location: LCCOMB_X23_Y17_N26
stratixii_lcell_comb_1000_447744770303CFCF_81_4 \rs2~87 (
	.dataa(\rf[9][8]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[15][8]~regout ),
	.datad(\rf[11][8]~regout ),
	.datae(\rf[13][8]~regout ),
	.dataf(\rs2_addr[2]~combout ),
	.combout(\rs2~87_combout ));
// synopsys translate_off
// defparam \rs2~87 .extended_lut = "off";
// defparam \rs2~87 .lut_mask = 64'h447744770303CFCF;
// defparam \rs2~87 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y20_N13
stratixii_lcell_ff \rf[19][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][8]~regout ));

// Location: LCCOMB_X22_Y20_N16
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs2~86 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[19][8]~regout ),
	.datad(\rf[21][8]~regout ),
	.datae(\rf[17][8]~regout ),
	.dataf(\rf[23][8]~regout ),
	.combout(\rs2~86_combout ));
// synopsys translate_off
// defparam \rs2~86 .extended_lut = "off";
// defparam \rs2~86 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs2~86 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y16_N7
stratixii_lcell_ff \rf[29][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][8]~regout ));

// Location: LCCOMB_X18_Y16_N24
stratixii_lcell_comb_1000_03CF444403CF7777_81_4 \rs2~88 (
	.dataa(\rf[27][8]~regout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[29][8]~regout ),
	.datad(\rf[25][8]~regout ),
	.datae(\rs2_addr[1]~combout ),
	.dataf(\rf[31][8]~regout ),
	.combout(\rs2~88_combout ));
// synopsys translate_off
// defparam \rs2~88 .extended_lut = "off";
// defparam \rs2~88 .lut_mask = 64'h03CF444403CF7777;
// defparam \rs2~88 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
stratixii_lcell_comb_1000_202A707A252F757F_81_4 \rs2~89 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rs2~85_combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rs2~87_combout ),
	.datae(\rs2~86_combout ),
	.dataf(\rs2~88_combout ),
	.combout(\rs2~89_combout ));
// synopsys translate_off
// defparam \rs2~89 .extended_lut = "off";
// defparam \rs2~89 .lut_mask = 64'h202A707A252F757F;
// defparam \rs2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 \rs2~90 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[4][8]~regout ),
	.datad(\rf[28][8]~regout ),
	.datae(\rf[12][8]~regout ),
	.dataf(\rf[20][8]~regout ),
	.combout(\rs2~90_combout ));
// synopsys translate_off
// defparam \rs2~90 .extended_lut = "off";
// defparam \rs2~90 .lut_mask = 64'h08192A3B4C5D6E7F;
// defparam \rs2~90 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
stratixii_lcell_comb_1000_00473347CC47FF47_81_4 \rs2~91 (
	.dataa(\rf[16][8]~DUPLICATE_regout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[24][8]~regout ),
	.datad(\rs2[0]~6_combout ),
	.datae(\rf[8][8]~regout ),
	.dataf(\rs2~90_combout ),
	.combout(\rs2~91_combout ));
// synopsys translate_off
// defparam \rs2~91 .extended_lut = "off";
// defparam \rs2~91 .lut_mask = 64'h00473347CC47FF47;
// defparam \rs2~91 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
stratixii_lcell_comb_1000_014589CD2367ABEF_81_4 \rs2~94 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2~93_combout ),
	.datad(\rs2~92_combout ),
	.datae(\rs2~89_combout ),
	.dataf(\rs2~91_combout ),
	.combout(\rs2~94_combout ));
// synopsys translate_off
// defparam \rs2~94 .extended_lut = "off";
// defparam \rs2~94 .lut_mask = 64'h014589CD2367ABEF;
// defparam \rs2~94 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y17_N7
stratixii_lcell_ff \rs2[8]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~94_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[8]~reg0_regout ));

// Location: LCFF_X21_Y12_N21
stratixii_lcell_ff \rf[18][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][9]~regout ));

// Location: LCCOMB_X21_Y12_N20
stratixii_lcell_comb_1000_40434C4F70737C7F_81_4 \rs2~102 (
	.dataa(\rf[2][9]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[26][9]~regout ),
	.datae(\rf[18][9]~regout ),
	.dataf(\rf[10][9]~regout ),
	.combout(\rs2~102_combout ));
// synopsys translate_off
// defparam \rs2~102 .extended_lut = "off";
// defparam \rs2~102 .lut_mask = 64'h40434C4F70737C7F;
// defparam \rs2~102 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
stratixii_lcell_comb_1000_018923AB45CD67EF_81_4 \rs2~103 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[30][9]~regout ),
	.datad(\rf[6][9]~regout ),
	.datae(\rf[22][9]~regout ),
	.dataf(\rf[14][9]~regout ),
	.combout(\rs2~103_combout ));
// synopsys translate_off
// defparam \rs2~103 .extended_lut = "off";
// defparam \rs2~103 .lut_mask = 64'h018923AB45CD67EF;
// defparam \rs2~103 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y16_N9
stratixii_lcell_ff \rf[25][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][9]~regout ));

// Location: LCCOMB_X21_Y14_N26
stratixii_lcell_comb_1000_084C195D2A6E3B7F_81_4 \rs2~98 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[25][9]~regout ),
	.datad(\rf[27][9]~regout ),
	.datae(\rf[31][9]~regout ),
	.dataf(\rf[29][9]~regout ),
	.combout(\rs2~98_combout ));
// synopsys translate_off
// defparam \rs2~98 .extended_lut = "off";
// defparam \rs2~98 .lut_mask = 64'h084C195D2A6E3B7F;
// defparam \rs2~98 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
stratixii_lcell_comb_1000_4403770344CF77CF_81_4 \rs2~96 (
	.dataa(\rf[17][9]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[23][9]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[19][9]~regout ),
	.dataf(\rf[21][9]~regout ),
	.combout(\rs2~96_combout ));
// synopsys translate_off
// defparam \rs2~96 .extended_lut = "off";
// defparam \rs2~96 .lut_mask = 64'h4403770344CF77CF;
// defparam \rs2~96 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y17_N23
stratixii_lcell_ff \rf[11][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~9_combout ),
	.regout(\rf[11][9]~regout ));

// Location: LCFF_X23_Y15_N1
stratixii_lcell_ff \rf[15][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][9]~regout ));

// Location: LCFF_X23_Y15_N9
stratixii_lcell_ff \rf[9][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~8_combout ),
	.regout(\rf[9][9]~regout ));

// Location: LCFF_X23_Y15_N29
stratixii_lcell_ff \rf[13][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][9]~regout ));

// Location: LCCOMB_X23_Y17_N20
stratixii_lcell_comb_1000_1015B0B51A1FBABF_81_4 \rs2~97 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[11][9]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[15][9]~regout ),
	.datae(\rf[9][9]~regout ),
	.dataf(\rf[13][9]~regout ),
	.combout(\rs2~97_combout ));
// synopsys translate_off
// defparam \rs2~97 .extended_lut = "off";
// defparam \rs2~97 .lut_mask = 64'h1015B0B51A1FBABF;
// defparam \rs2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
stratixii_lcell_comb_1000_404370734C4F7C7F_81_4 \rs2~99 (
	.dataa(\rs2~95_combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rs2~98_combout ),
	.datae(\rs2~96_combout ),
	.dataf(\rs2~97_combout ),
	.combout(\rs2~99_combout ));
// synopsys translate_off
// defparam \rs2~99 .extended_lut = "off";
// defparam \rs2~99 .lut_mask = 64'h404370734C4F7C7F;
// defparam \rs2~99 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X13_Y16_N7
stratixii_lcell_ff \rf[20][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][9]~regout ));

// Location: LCCOMB_X13_Y16_N4
stratixii_lcell_comb_1000_2700275527AA27FF_81_4 \rs2~100 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[4][9]~regout ),
	.datac(\rf[20][9]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[28][9]~regout ),
	.dataf(\rf[12][9]~regout ),
	.combout(\rs2~100_combout ));
// synopsys translate_off
// defparam \rs2~100 .extended_lut = "off";
// defparam \rs2~100 .lut_mask = 64'h2700275527AA27FF;
// defparam \rs2~100 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
stratixii_lcell_comb_1000_050305F3F503F5F3_81_4 \rs2~101 (
	.dataa(\rf[16][9]~regout ),
	.datab(\rf[24][9]~regout ),
	.datac(\rs2[0]~6_combout ),
	.datad(\rs2[0]~7_combout ),
	.datae(\rf[8][9]~regout ),
	.dataf(\rs2~100_combout ),
	.combout(\rs2~101_combout ));
// synopsys translate_off
// defparam \rs2~101 .extended_lut = "off";
// defparam \rs2~101 .lut_mask = 64'h050305F3F503F5F3;
// defparam \rs2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
stratixii_lcell_comb_1000_04158C9D2637AEBF_81_4 \rs2~104 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2~102_combout ),
	.datad(\rs2~103_combout ),
	.datae(\rs2~99_combout ),
	.dataf(\rs2~101_combout ),
	.combout(\rs2~104_combout ));
// synopsys translate_off
// defparam \rs2~104 .extended_lut = "off";
// defparam \rs2~104 .lut_mask = 64'h04158C9D2637AEBF;
// defparam \rs2~104 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y17_N25
stratixii_lcell_ff \rs2[9]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~104_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[9]~reg0_regout ));

// Location: LCCOMB_X18_Y13_N28
stratixii_lcell_comb_1000_001B551BAA1BFF1B_81_4 \rs2~110 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[28][10]~regout ),
	.datac(\rf[20][10]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[12][10]~regout ),
	.dataf(\rf[4][10]~regout ),
	.combout(\rs2~110_combout ));
// synopsys translate_off
// defparam \rs2~110 .extended_lut = "off";
// defparam \rs2~110 .lut_mask = 64'h001B551BAA1BFF1B;
// defparam \rs2~110 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
stratixii_lcell_comb_1000_110CDD0C113FDD3F_81_4 \rs2~111 (
	.dataa(\rf[8][10]~regout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[16][10]~regout ),
	.datad(\rs2[0]~6_combout ),
	.datae(\rs2~110_combout ),
	.dataf(\rf[24][10]~regout ),
	.combout(\rs2~111_combout ));
// synopsys translate_off
// defparam \rs2~111 .extended_lut = "off";
// defparam \rs2~111 .lut_mask = 64'h110CDD0C113FDD3F;
// defparam \rs2~111 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y21_N13
stratixii_lcell_ff \rf[2][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][10]~regout ));

// Location: LCFF_X17_Y21_N11
stratixii_lcell_ff \rf[18][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][10]~regout ));

// Location: LCFF_X17_Y19_N31
stratixii_lcell_ff \rf[10][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][10]~regout ));

// Location: LCCOMB_X17_Y21_N10
stratixii_lcell_comb_1000_01C131F10DCD3DFD_81_4 \rs2~112 (
	.dataa(\rf[26][10]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[2][10]~regout ),
	.datae(\rf[18][10]~regout ),
	.dataf(\rf[10][10]~regout ),
	.combout(\rs2~112_combout ));
// synopsys translate_off
// defparam \rs2~112 .extended_lut = "off";
// defparam \rs2~112 .lut_mask = 64'h01C131F10DCD3DFD;
// defparam \rs2~112 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
stratixii_lcell_comb_1000_11DD030311DDCFCF_81_4 \rs2~106 (
	.dataa(\rf[19][10]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[23][10]~regout ),
	.datad(\rf[17][10]~regout ),
	.datae(\rs2_addr[2]~combout ),
	.dataf(\rf[21][10]~regout ),
	.combout(\rs2~106_combout ));
// synopsys translate_off
// defparam \rs2~106 .extended_lut = "off";
// defparam \rs2~106 .lut_mask = 64'h11DD030311DDCFCF;
// defparam \rs2~106 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
stratixii_lcell_comb_1000_5555555555555555_11_0 \rf[13][10]~feeder (
	.dataa(\rd_in[10]~combout ),
	.combout(\rf[13][10]~feeder_combout ));
// synopsys translate_off
// defparam \rf[13][10]~feeder .extended_lut = "off";
// defparam \rf[13][10]~feeder .lut_mask = 64'h5555555555555555;
// defparam \rf[13][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y15_N27
stratixii_lcell_ff \rf[13][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[13][10]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][10]~regout ));

// Location: LCCOMB_X19_Y15_N8
stratixii_lcell_comb_1000_1B001B551BAA1BFF_81_4 \rs2~107 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[11][10]~regout ),
	.datac(\rf[9][10]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[15][10]~regout ),
	.dataf(\rf[13][10]~regout ),
	.combout(\rs2~107_combout ));
// synopsys translate_off
// defparam \rs2~107 .extended_lut = "off";
// defparam \rs2~107 .lut_mask = 64'h1B001B551BAA1BFF;
// defparam \rs2~107 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y15_N7
stratixii_lcell_ff \rf[3][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][10]~regout ));

// Location: LCCOMB_X19_Y15_N4
stratixii_lcell_comb_1000_440C443F770C773F_81_4 \rs2~105 (
	.dataa(\rf[1][10]~regout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[3][10]~regout ),
	.datad(\rs2_addr[1]~combout ),
	.datae(\rf[7][10]~regout ),
	.dataf(\rf[5][10]~regout ),
	.combout(\rs2~105_combout ));
// synopsys translate_off
// defparam \rs2~105 .extended_lut = "off";
// defparam \rs2~105 .lut_mask = 64'h440C443F770C773F;
// defparam \rs2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
stratixii_lcell_comb_1000_220A770A225F775F_81_4 \rs2~108 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[25][10]~regout ),
	.datac(\rf[27][10]~regout ),
	.datad(\rs2_addr[1]~combout ),
	.datae(\rf[29][10]~regout ),
	.dataf(\rf[31][10]~regout ),
	.combout(\rs2~108_combout ));
// synopsys translate_off
// defparam \rs2~108 .extended_lut = "off";
// defparam \rs2~108 .lut_mask = 64'h220A770A225F775F;
// defparam \rs2~108 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
stratixii_lcell_comb_1000_0252A2F20757A7F7_81_4 \rs2~109 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2~106_combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rs2~107_combout ),
	.datae(\rs2~105_combout ),
	.dataf(\rs2~108_combout ),
	.combout(\rs2~109_combout ));
// synopsys translate_off
// defparam \rs2~109 .extended_lut = "off";
// defparam \rs2~109 .lut_mask = 64'h0252A2F20757A7F7;
// defparam \rs2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
stratixii_lcell_comb_1000_018923AB45CD67EF_81_4 \rs2~113 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[30][10]~regout ),
	.datad(\rf[6][10]~regout ),
	.datae(\rf[22][10]~regout ),
	.dataf(\rf[14][10]~regout ),
	.combout(\rs2~113_combout ));
// synopsys translate_off
// defparam \rs2~113 .extended_lut = "off";
// defparam \rs2~113 .lut_mask = 64'h018923AB45CD67EF;
// defparam \rs2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 \rs2~114 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2~111_combout ),
	.datad(\rs2~112_combout ),
	.datae(\rs2~109_combout ),
	.dataf(\rs2~113_combout ),
	.combout(\rs2~114_combout ));
// synopsys translate_off
// defparam \rs2~114 .extended_lut = "off";
// defparam \rs2~114 .lut_mask = 64'h02468ACE13579BDF;
// defparam \rs2~114 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y14_N3
stratixii_lcell_ff \rs2[10]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~114_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[10]~reg0_regout ));

// Location: LCCOMB_X21_Y20_N20
stratixii_lcell_comb_1000_1105BB0511AFBBAF_81_4 \rs2~115 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[3][11]~regout ),
	.datac(\rf[7][11]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[1][11]~regout ),
	.dataf(\rf[5][11]~regout ),
	.combout(\rs2~115_combout ));
// synopsys translate_off
// defparam \rs2~115 .extended_lut = "off";
// defparam \rs2~115 .lut_mask = 64'h1105BB0511AFBBAF;
// defparam \rs2~115 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y20_N13
stratixii_lcell_ff \rf[25][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][11]~regout ));

// Location: LCCOMB_X18_Y20_N16
stratixii_lcell_comb_1000_0131C1F10D3DCDFD_81_4 \rs2~118 (
	.dataa(\rf[31][11]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[27][11]~regout ),
	.datae(\rf[25][11]~regout ),
	.dataf(\rf[29][11]~regout ),
	.combout(\rs2~118_combout ));
// synopsys translate_off
// defparam \rs2~118 .extended_lut = "off";
// defparam \rs2~118 .lut_mask = 64'h0131C1F10D3DCDFD;
// defparam \rs2~118 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
stratixii_lcell_comb_1000_084C195D2A6E3B7F_81_4 \rs2~117 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[9][11]~regout ),
	.datad(\rf[11][11]~regout ),
	.datae(\rf[15][11]~regout ),
	.dataf(\rf[13][11]~regout ),
	.combout(\rs2~117_combout ));
// synopsys translate_off
// defparam \rs2~117 .extended_lut = "off";
// defparam \rs2~117 .lut_mask = 64'h084C195D2A6E3B7F;
// defparam \rs2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y21_N9
stratixii_lcell_ff \rf[17][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][11]~regout ));

// Location: LCCOMB_X21_Y21_N24
stratixii_lcell_comb_1000_08194C5D2A3B6E7F_81_4 \rs2~116 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[17][11]~regout ),
	.datad(\rf[23][11]~regout ),
	.datae(\rf[19][11]~regout ),
	.dataf(\rf[21][11]~regout ),
	.combout(\rs2~116_combout ));
// synopsys translate_off
// defparam \rs2~116 .extended_lut = "off";
// defparam \rs2~116 .lut_mask = 64'h08194C5D2A3B6E7F;
// defparam \rs2~116 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
stratixii_lcell_comb_1000_08194C5D2A3B6E7F_81_4 \rs2~119 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~115_combout ),
	.datad(\rs2~118_combout ),
	.datae(\rs2~117_combout ),
	.dataf(\rs2~116_combout ),
	.combout(\rs2~119_combout ));
// synopsys translate_off
// defparam \rs2~119 .extended_lut = "off";
// defparam \rs2~119 .lut_mask = 64'h08194C5D2A3B6E7F;
// defparam \rs2~119 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
stratixii_lcell_comb_1000_20252A2F70757A7F_81_4 \rs2~123 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[6][11]~regout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[30][11]~regout ),
	.datae(\rf[22][11]~regout ),
	.dataf(\rf[14][11]~regout ),
	.combout(\rs2~123_combout ));
// synopsys translate_off
// defparam \rs2~123 .extended_lut = "off";
// defparam \rs2~123 .lut_mask = 64'h20252A2F70757A7F;
// defparam \rs2~123 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X13_Y14_N11
stratixii_lcell_ff \rf[16][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][11]~regout ));

// Location: LCFF_X13_Y14_N23
stratixii_lcell_ff \rf[20][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][11]~regout ));

// Location: LCCOMB_X13_Y14_N14
stratixii_lcell_comb_1000_048C26AE159D37BF_81_4 \rs2~120 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[20][11]~regout ),
	.datad(\rf[4][11]~regout ),
	.datae(\rf[12][11]~regout ),
	.dataf(\rf[28][11]~regout ),
	.combout(\rs2~120_combout ));
// synopsys translate_off
// defparam \rs2~120 .extended_lut = "off";
// defparam \rs2~120 .lut_mask = 64'h048C26AE159D37BF;
// defparam \rs2~120 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
stratixii_lcell_comb_1000_110CDD0C113FDD3F_81_4 \rs2~121 (
	.dataa(\rf[8][11]~regout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[16][11]~regout ),
	.datad(\rs2[0]~6_combout ),
	.datae(\rs2~120_combout ),
	.dataf(\rf[24][11]~regout ),
	.combout(\rs2~121_combout ));
// synopsys translate_off
// defparam \rs2~121 .extended_lut = "off";
// defparam \rs2~121 .lut_mask = 64'h110CDD0C113FDD3F;
// defparam \rs2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
stratixii_lcell_comb_1000_0C440C773F443F77_81_4 \rs2~124 (
	.dataa(\rs2~122_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2~119_combout ),
	.datad(\rs2[0]~12_combout ),
	.datae(\rs2~123_combout ),
	.dataf(\rs2~121_combout ),
	.combout(\rs2~124_combout ));
// synopsys translate_off
// defparam \rs2~124 .extended_lut = "off";
// defparam \rs2~124 .lut_mask = 64'h0C440C773F443F77;
// defparam \rs2~124 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y14_N23
stratixii_lcell_ff \rs2[11]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~124_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[11]~reg0_regout ));

// Location: LCCOMB_X21_Y14_N0
stratixii_lcell_comb_1000_021346578A9BCEDF_81_4 \rs2~125 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[5][12]~regout ),
	.datad(\rf[7][12]~regout ),
	.datae(\rf[3][12]~regout ),
	.dataf(\rf[1][12]~regout ),
	.combout(\rs2~125_combout ));
// synopsys translate_off
// defparam \rs2~125 .extended_lut = "off";
// defparam \rs2~125 .lut_mask = 64'h021346578A9BCEDF;
// defparam \rs2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y15_N21
stratixii_lcell_ff \rf[23][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][12]~regout ));

// Location: LCCOMB_X21_Y15_N28
stratixii_lcell_comb_1000_20702A7A25752F7F_81_4 \rs2~126 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[17][12]~regout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[21][12]~regout ),
	.datae(\rf[19][12]~regout ),
	.dataf(\rf[23][12]~regout ),
	.combout(\rs2~126_combout ));
// synopsys translate_off
// defparam \rs2~126 .extended_lut = "off";
// defparam \rs2~126 .lut_mask = 64'h20702A7A25752F7F;
// defparam \rs2~126 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
stratixii_lcell_comb_1000_202570752A2F7A7F_81_4 \rs2~127 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[9][12]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[15][12]~regout ),
	.datae(\rf[11][12]~regout ),
	.dataf(\rf[13][12]~regout ),
	.combout(\rs2~127_combout ));
// synopsys translate_off
// defparam \rs2~127 .extended_lut = "off";
// defparam \rs2~127 .lut_mask = 64'h202570752A2F7A7F;
// defparam \rs2~127 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
stratixii_lcell_comb_1000_0C113F110CDD3FDD_81_4 \rs2~129 (
	.dataa(\rs2~128_combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~125_combout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rs2~126_combout ),
	.dataf(\rs2~127_combout ),
	.combout(\rs2~129_combout ));
// synopsys translate_off
// defparam \rs2~129 .extended_lut = "off";
// defparam \rs2~129 .lut_mask = 64'h0C113F110CDD3FDD;
// defparam \rs2~129 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
stratixii_lcell_comb_1000_2205770522AF77AF_81_4 \rs2~130 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[4][12]~regout ),
	.datac(\rf[28][12]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[20][12]~regout ),
	.dataf(\rf[12][12]~regout ),
	.combout(\rs2~130_combout ));
// synopsys translate_off
// defparam \rs2~130 .extended_lut = "off";
// defparam \rs2~130 .lut_mask = 64'h2205770522AF77AF;
// defparam \rs2~130 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs2~131 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[16][12]~regout ),
	.datad(\rf[24][12]~regout ),
	.datae(\rf[8][12]~regout ),
	.dataf(\rs2~130_combout ),
	.combout(\rs2~131_combout ));
// synopsys translate_off
// defparam \rs2~131 .extended_lut = "off";
// defparam \rs2~131 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs2~131 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
stratixii_lcell_comb_1000_272727270055AAFF_81_4 \rs2~133 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[6][12]~regout ),
	.datac(\rf[14][12]~regout ),
	.datad(\rf[30][12]~regout ),
	.datae(\rf[22][12]~regout ),
	.dataf(\rs2_addr[4]~combout ),
	.combout(\rs2~133_combout ));
// synopsys translate_off
// defparam \rs2~133 .extended_lut = "off";
// defparam \rs2~133 .lut_mask = 64'h272727270055AAFF;
// defparam \rs2~133 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
stratixii_lcell_comb_1000_01C10DCD31F13DFD_81_4 \rs2~132 (
	.dataa(\rf[26][12]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[2][12]~regout ),
	.datae(\rf[18][12]~regout ),
	.dataf(\rf[10][12]~regout ),
	.combout(\rs2~132_combout ));
// synopsys translate_off
// defparam \rs2~132 .extended_lut = "off";
// defparam \rs2~132 .lut_mask = 64'h01C10DCD31F13DFD;
// defparam \rs2~132 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
stratixii_lcell_comb_1000_082A193B4C6E5D7F_81_4 \rs2~134 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2~129_combout ),
	.datad(\rs2~131_combout ),
	.datae(\rs2~133_combout ),
	.dataf(\rs2~132_combout ),
	.combout(\rs2~134_combout ));
// synopsys translate_off
// defparam \rs2~134 .extended_lut = "off";
// defparam \rs2~134 .lut_mask = 64'h082A193B4C6E5D7F;
// defparam \rs2~134 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y14_N9
stratixii_lcell_ff \rs2[12]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~134_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[12]~reg0_regout ));

// Location: LCCOMB_X25_Y13_N16
stratixii_lcell_comb_1000_20252A2F70757A7F_81_4 \rs2~143 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[6][13]~regout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[30][13]~regout ),
	.datae(\rf[22][13]~regout ),
	.dataf(\rf[14][13]~regout ),
	.combout(\rs2~143_combout ));
// synopsys translate_off
// defparam \rs2~143 .extended_lut = "off";
// defparam \rs2~143 .lut_mask = 64'h20252A2F70757A7F;
// defparam \rs2~143 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
stratixii_lcell_comb_1000_101AB0BA151FB5BF_81_4 \rs2~140 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[20][13]~regout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[12][13]~regout ),
	.datae(\rf[4][13]~regout ),
	.dataf(\rf[28][13]~regout ),
	.combout(\rs2~140_combout ));
// synopsys translate_off
// defparam \rs2~140 .extended_lut = "off";
// defparam \rs2~140 .lut_mask = 64'h101AB0BA151FB5BF;
// defparam \rs2~140 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
stratixii_lcell_comb_1000_031103DDCF11CFDD_81_4 \rs2~141 (
	.dataa(\rf[24][13]~regout ),
	.datab(\rs2[0]~6_combout ),
	.datac(\rf[16][13]~regout ),
	.datad(\rs2[0]~7_combout ),
	.datae(\rf[8][13]~regout ),
	.dataf(\rs2~140_combout ),
	.combout(\rs2~141_combout ));
// synopsys translate_off
// defparam \rs2~141 .extended_lut = "off";
// defparam \rs2~141 .lut_mask = 64'h031103DDCF11CFDD;
// defparam \rs2~141 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y12_N7
stratixii_lcell_ff \rf[18][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][13]~regout ));

// Location: LCCOMB_X21_Y12_N6
stratixii_lcell_comb_1000_031103DDCF11CFDD_81_4 \rs2~142 (
	.dataa(\rf[26][13]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[10][13]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[18][13]~regout ),
	.dataf(\rf[2][13]~regout ),
	.combout(\rs2~142_combout ));
// synopsys translate_off
// defparam \rs2~142 .extended_lut = "off";
// defparam \rs2~142 .lut_mask = 64'h031103DDCF11CFDD;
// defparam \rs2~142 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
stratixii_lcell_comb_1000_270027AA275527FF_81_4 \rs2~137 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[9][13]~regout ),
	.datac(\rf[11][13]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[13][13]~regout ),
	.dataf(\rf[15][13]~regout ),
	.combout(\rs2~137_combout ));
// synopsys translate_off
// defparam \rs2~137 .extended_lut = "off";
// defparam \rs2~137 .lut_mask = 64'h270027AA275527FF;
// defparam \rs2~137 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
stratixii_lcell_comb_1000_474700CC474733FF_81_4 \rs2~138 (
	.dataa(\rf[25][13]~regout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[29][13]~regout ),
	.datad(\rf[27][13]~regout ),
	.datae(\rs2_addr[1]~combout ),
	.dataf(\rf[31][13]~regout ),
	.combout(\rs2~138_combout ));
// synopsys translate_off
// defparam \rs2~138 .extended_lut = "off";
// defparam \rs2~138 .lut_mask = 64'h474700CC474733FF;
// defparam \rs2~138 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y15_N9
stratixii_lcell_ff \rf[23][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][13]~regout ));

// Location: LCCOMB_X22_Y20_N4
stratixii_lcell_comb_1000_0252A2F20757A7F7_81_4 \rs2~136 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[19][13]~regout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[21][13]~regout ),
	.datae(\rf[17][13]~regout ),
	.dataf(\rf[23][13]~regout ),
	.combout(\rs2~136_combout ));
// synopsys translate_off
// defparam \rs2~136 .extended_lut = "off";
// defparam \rs2~136 .lut_mask = 64'h0252A2F20757A7F7;
// defparam \rs2~136 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
stratixii_lcell_comb_1000_270027AA275527FF_81_4 \rs2~135 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[1][13]~regout ),
	.datac(\rf[3][13]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[5][13]~regout ),
	.dataf(\rf[7][13]~regout ),
	.combout(\rs2~135_combout ));
// synopsys translate_off
// defparam \rs2~135 .extended_lut = "off";
// defparam \rs2~135 .lut_mask = 64'h270027AA275527FF;
// defparam \rs2~135 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
stratixii_lcell_comb_1000_110511AFBB05BBAF_81_4 \rs2~139 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2~137_combout ),
	.datac(\rs2~138_combout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rs2~136_combout ),
	.dataf(\rs2~135_combout ),
	.combout(\rs2~139_combout ));
// synopsys translate_off
// defparam \rs2~139 .extended_lut = "off";
// defparam \rs2~139 .lut_mask = 64'h110511AFBB05BBAF;
// defparam \rs2~139 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
stratixii_lcell_comb_1000_0123456789ABCDEF_81_4 \rs2~144 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2~143_combout ),
	.datad(\rs2~141_combout ),
	.datae(\rs2~142_combout ),
	.dataf(\rs2~139_combout ),
	.combout(\rs2~144_combout ));
// synopsys translate_off
// defparam \rs2~144 .extended_lut = "off";
// defparam \rs2~144 .lut_mask = 64'h0123456789ABCDEF;
// defparam \rs2~144 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y14_N29
stratixii_lcell_ff \rs2[13]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~144_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[13]~reg0_regout ));

// Location: LCCOMB_X29_Y18_N8
stratixii_lcell_comb_1000_202A707A252F757F_81_4 \rs2~152 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[2][14]~regout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[10][14]~regout ),
	.datae(\rf[18][14]~regout ),
	.dataf(\rf[26][14]~regout ),
	.combout(\rs2~152_combout ));
// synopsys translate_off
// defparam \rs2~152 .extended_lut = "off";
// defparam \rs2~152 .lut_mask = 64'h202A707A252F757F;
// defparam \rs2~152 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
stratixii_lcell_comb_1000_2205770522AF77AF_81_4 \rs2~150 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[4][14]~regout ),
	.datac(\rf[28][14]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[12][14]~regout ),
	.dataf(\rf[20][14]~regout ),
	.combout(\rs2~150_combout ));
// synopsys translate_off
// defparam \rs2~150 .extended_lut = "off";
// defparam \rs2~150 .lut_mask = 64'h2205770522AF77AF;
// defparam \rs2~150 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
stratixii_lcell_comb_1000_03440377CF44CF77_81_4 \rs2~151 (
	.dataa(\rf[8][14]~regout ),
	.datab(\rs2[0]~6_combout ),
	.datac(\rf[16][14]~regout ),
	.datad(\rs2[0]~7_combout ),
	.datae(\rf[24][14]~regout ),
	.dataf(\rs2~150_combout ),
	.combout(\rs2~151_combout ));
// synopsys translate_off
// defparam \rs2~151 .extended_lut = "off";
// defparam \rs2~151 .lut_mask = 64'h03440377CF44CF77;
// defparam \rs2~151 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y15_N21
stratixii_lcell_ff \rf[22][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][14]~regout ));

// Location: LCCOMB_X26_Y15_N20
stratixii_lcell_comb_1000_404C707C434F737F_81_4 \rs2~153 (
	.dataa(\rf[6][14]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[14][14]~regout ),
	.datae(\rf[22][14]~regout ),
	.dataf(\rf[30][14]~regout ),
	.combout(\rs2~153_combout ));
// synopsys translate_off
// defparam \rs2~153 .extended_lut = "off";
// defparam \rs2~153 .lut_mask = 64'h404C707C434F737F;
// defparam \rs2~153 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
stratixii_lcell_comb_1000_018923AB45CD67EF_81_4 \rs2~145 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[7][14]~regout ),
	.datad(\rf[1][14]~regout ),
	.datae(\rf[3][14]~regout ),
	.dataf(\rf[5][14]~regout ),
	.combout(\rs2~145_combout ));
// synopsys translate_off
// defparam \rs2~145 .extended_lut = "off";
// defparam \rs2~145 .lut_mask = 64'h018923AB45CD67EF;
// defparam \rs2~145 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y16_N25
stratixii_lcell_ff \rf[25][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][14]~regout ));

// Location: LCCOMB_X22_Y16_N2
stratixii_lcell_comb_1000_02138A9B4657CEDF_81_4 \rs2~148 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[27][14]~regout ),
	.datad(\rf[31][14]~regout ),
	.datae(\rf[25][14]~regout ),
	.dataf(\rf[29][14]~regout ),
	.combout(\rs2~148_combout ));
// synopsys translate_off
// defparam \rs2~148 .extended_lut = "off";
// defparam \rs2~148 .lut_mask = 64'h02138A9B4657CEDF;
// defparam \rs2~148 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
stratixii_lcell_comb_1000_082A4C6E193B5D7F_81_4 \rs2~146 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[17][14]~regout ),
	.datad(\rf[21][14]~regout ),
	.datae(\rf[19][14]~regout ),
	.dataf(\rf[23][14]~regout ),
	.combout(\rs2~146_combout ));
// synopsys translate_off
// defparam \rs2~146 .extended_lut = "off";
// defparam \rs2~146 .lut_mask = 64'h082A4C6E193B5D7F;
// defparam \rs2~146 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
stratixii_lcell_comb_1000_101A151FB0BAB5BF_81_4 \rs2~147 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[13][14]~regout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[11][14]~regout ),
	.datae(\rf[15][14]~regout ),
	.dataf(\rf[9][14]~regout ),
	.combout(\rs2~147_combout ));
// synopsys translate_off
// defparam \rs2~147 .extended_lut = "off";
// defparam \rs2~147 .lut_mask = 64'h101A151FB0BAB5BF;
// defparam \rs2~147 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 \rs2~149 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~145_combout ),
	.datad(\rs2~148_combout ),
	.datae(\rs2~146_combout ),
	.dataf(\rs2~147_combout ),
	.combout(\rs2~149_combout ));
// synopsys translate_off
// defparam \rs2~149 .extended_lut = "off";
// defparam \rs2~149 .lut_mask = 64'h08192A3B4C5D6E7F;
// defparam \rs2~149 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
stratixii_lcell_comb_1000_042615378CAE9DBF_81_4 \rs2~154 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2~152_combout ),
	.datad(\rs2~151_combout ),
	.datae(\rs2~153_combout ),
	.dataf(\rs2~149_combout ),
	.combout(\rs2~154_combout ));
// synopsys translate_off
// defparam \rs2~154 .extended_lut = "off";
// defparam \rs2~154 .lut_mask = 64'h042615378CAE9DBF;
// defparam \rs2~154 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y14_N17
stratixii_lcell_ff \rs2[14]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~154_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[14]~reg0_regout ));

// Location: LCFF_X29_Y18_N11
stratixii_lcell_ff \rf[10][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][15]~regout ));

// Location: LCFF_X29_Y18_N19
stratixii_lcell_ff \rf[2][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][15]~regout ));

// Location: LCFF_X29_Y18_N21
stratixii_lcell_ff \rf[18][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][15]~regout ));

// Location: LCFF_X27_Y18_N29
stratixii_lcell_ff \rf[26][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][15]~regout ));

// Location: LCCOMB_X29_Y18_N20
stratixii_lcell_comb_1000_02A252F207A757F7_81_4 \rs2~162 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[10][15]~regout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[2][15]~regout ),
	.datae(\rf[18][15]~regout ),
	.dataf(\rf[26][15]~regout ),
	.combout(\rs2~162_combout ));
// synopsys translate_off
// defparam \rs2~162 .extended_lut = "off";
// defparam \rs2~162 .lut_mask = 64'h02A252F207A757F7;
// defparam \rs2~162 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
stratixii_lcell_comb_1000_01C131F10DCD3DFD_81_4 \rs2~163 (
	.dataa(\rf[30][15]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[6][15]~regout ),
	.datae(\rf[22][15]~regout ),
	.dataf(\rf[14][15]~regout ),
	.combout(\rs2~163_combout ));
// synopsys translate_off
// defparam \rs2~163 .extended_lut = "off";
// defparam \rs2~163 .lut_mask = 64'h01C131F10DCD3DFD;
// defparam \rs2~163 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y14_N19
stratixii_lcell_ff \rf[4][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][15]~regout ));

// Location: LCCOMB_X15_Y14_N22
stratixii_lcell_comb_1000_084C2A6E195D3B7F_81_4 \rs2~160 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[4][15]~regout ),
	.datad(\rf[20][15]~regout ),
	.datae(\rf[12][15]~regout ),
	.dataf(\rf[28][15]~regout ),
	.combout(\rs2~160_combout ));
// synopsys translate_off
// defparam \rs2~160 .extended_lut = "off";
// defparam \rs2~160 .lut_mask = 64'h084C2A6E195D3B7F;
// defparam \rs2~160 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
stratixii_lcell_comb_1000_05052277AFAF2277_81_4 \rs2~161 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rf[8][15]~regout ),
	.datac(\rf[16][15]~regout ),
	.datad(\rf[24][15]~regout ),
	.datae(\rs2[0]~7_combout ),
	.dataf(\rs2~160_combout ),
	.combout(\rs2~161_combout ));
// synopsys translate_off
// defparam \rs2~161 .extended_lut = "off";
// defparam \rs2~161 .lut_mask = 64'h05052277AFAF2277;
// defparam \rs2~161 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
stratixii_lcell_comb_1000_0A220A775F225F77_81_4 \rs2~158 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[27][15]~regout ),
	.datac(\rf[25][15]~regout ),
	.datad(\rs2_addr[1]~combout ),
	.datae(\rf[31][15]~regout ),
	.dataf(\rf[29][15]~regout ),
	.combout(\rs2~158_combout ));
// synopsys translate_off
// defparam \rs2~158 .extended_lut = "off";
// defparam \rs2~158 .lut_mask = 64'h0A220A775F225F77;
// defparam \rs2~158 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
stratixii_lcell_comb_1000_014589CD2367ABEF_81_4 \rs2~156 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[23][15]~regout ),
	.datad(\rf[19][15]~regout ),
	.datae(\rf[17][15]~regout ),
	.dataf(\rf[21][15]~regout ),
	.combout(\rs2~156_combout ));
// synopsys translate_off
// defparam \rs2~156 .extended_lut = "off";
// defparam \rs2~156 .lut_mask = 64'h014589CD2367ABEF;
// defparam \rs2~156 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
stratixii_lcell_comb_1000_404C434F707C737F_81_4 \rs2~155 (
	.dataa(\rf[1][15]~regout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[3][15]~regout ),
	.datae(\rf[7][15]~regout ),
	.dataf(\rf[5][15]~regout ),
	.combout(\rs2~155_combout ));
// synopsys translate_off
// defparam \rs2~155 .extended_lut = "off";
// defparam \rs2~155 .lut_mask = 64'h404C434F707C737F;
// defparam \rs2~155 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
stratixii_lcell_comb_1000_270027AA275527FF_81_4 \rs2~157 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[9][15]~regout ),
	.datac(\rf[11][15]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[13][15]~regout ),
	.dataf(\rf[15][15]~regout ),
	.combout(\rs2~157_combout ));
// synopsys translate_off
// defparam \rs2~157 .extended_lut = "off";
// defparam \rs2~157 .lut_mask = 64'h270027AA275527FF;
// defparam \rs2~157 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
stratixii_lcell_comb_1000_001BAA1B551BFF1B_81_4 \rs2~159 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2~158_combout ),
	.datac(\rs2~156_combout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rs2~155_combout ),
	.dataf(\rs2~157_combout ),
	.combout(\rs2~159_combout ));
// synopsys translate_off
// defparam \rs2~159 .extended_lut = "off";
// defparam \rs2~159 .lut_mask = 64'h001BAA1B551BFF1B;
// defparam \rs2~159 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs2~164 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2~162_combout ),
	.datad(\rs2~163_combout ),
	.datae(\rs2~161_combout ),
	.dataf(\rs2~159_combout ),
	.combout(\rs2~164_combout ));
// synopsys translate_off
// defparam \rs2~164 .extended_lut = "off";
// defparam \rs2~164 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs2~164 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y14_N7
stratixii_lcell_ff \rs2[15]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~164_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[15]~reg0_regout ));

// Location: LCFF_X22_Y17_N5
stratixii_lcell_ff \rf[29][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][16]~regout ));

// Location: LCCOMB_X22_Y16_N4
stratixii_lcell_comb_1000_1D001D331DCC1DFF_81_4 \rs2~168 (
	.dataa(\rf[27][16]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[25][16]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[31][16]~regout ),
	.dataf(\rf[29][16]~regout ),
	.combout(\rs2~168_combout ));
// synopsys translate_off
// defparam \rs2~168 .extended_lut = "off";
// defparam \rs2~168 .lut_mask = 64'h1D001D331DCC1DFF;
// defparam \rs2~168 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y16_N17
stratixii_lcell_ff \rf[1][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.regout(\rf[1][16]~regout ));

// Location: LCFF_X22_Y16_N11
stratixii_lcell_ff \rf[7][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.regout(\rf[7][16]~regout ));

// Location: LCFF_X19_Y16_N7
stratixii_lcell_ff \rf[3][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][16]~regout ));

// Location: LCFF_X21_Y16_N27
stratixii_lcell_ff \rf[5][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][16]~regout ));

// Location: LCCOMB_X19_Y16_N6
stratixii_lcell_comb_1000_08194C5D2A3B6E7F_81_4 \rs2~165 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[1][16]~regout ),
	.datad(\rf[7][16]~regout ),
	.datae(\rf[3][16]~regout ),
	.dataf(\rf[5][16]~regout ),
	.combout(\rs2~165_combout ));
// synopsys translate_off
// defparam \rs2~165 .extended_lut = "off";
// defparam \rs2~165 .lut_mask = 64'h08194C5D2A3B6E7F;
// defparam \rs2~165 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
stratixii_lcell_comb_1000_0C113F110CDD3FDD_81_4 \rs2~166 (
	.dataa(\rf[23][16]~regout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[17][16]~regout ),
	.datad(\rs2_addr[1]~combout ),
	.datae(\rf[21][16]~regout ),
	.dataf(\rf[19][16]~regout ),
	.combout(\rs2~166_combout ));
// synopsys translate_off
// defparam \rs2~166 .extended_lut = "off";
// defparam \rs2~166 .lut_mask = 64'h0C113F110CDD3FDD;
// defparam \rs2~166 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
stratixii_lcell_comb_1000_1013D0D31C1FDCDF_81_4 \rs2~169 (
	.dataa(\rs2~167_combout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rs2~168_combout ),
	.datae(\rs2~165_combout ),
	.dataf(\rs2~166_combout ),
	.combout(\rs2~169_combout ));
// synopsys translate_off
// defparam \rs2~169 .extended_lut = "off";
// defparam \rs2~169 .lut_mask = 64'h1013D0D31C1FDCDF;
// defparam \rs2~169 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
stratixii_lcell_comb_1000_303F303F0505F5F5_81_4 \rs2~172 (
	.dataa(\rf[26][16]~regout ),
	.datab(\rf[2][16]~regout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[10][16]~regout ),
	.datae(\rf[18][16]~regout ),
	.dataf(\rs2_addr[4]~combout ),
	.combout(\rs2~172_combout ));
// synopsys translate_off
// defparam \rs2~172 .extended_lut = "off";
// defparam \rs2~172 .lut_mask = 64'h303F303F0505F5F5;
// defparam \rs2~172 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y13_N31
stratixii_lcell_ff \rf[24][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][16]~regout ));

// Location: LCFF_X15_Y14_N7
stratixii_lcell_ff \rf[4][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][16]~regout ));

// Location: LCCOMB_X18_Y14_N18
stratixii_lcell_comb_1000_10B015B51ABA1FBF_81_4 \rs2~170 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[20][16]~regout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[4][16]~regout ),
	.datae(\rf[28][16]~regout ),
	.dataf(\rf[12][16]~regout ),
	.combout(\rs2~170_combout ));
// synopsys translate_off
// defparam \rs2~170 .extended_lut = "off";
// defparam \rs2~170 .lut_mask = 64'h10B015B51ABA1FBF;
// defparam \rs2~170 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
stratixii_lcell_comb_1000_110511AFBB05BBAF_81_4 \rs2~171 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rf[16][16]~regout ),
	.datac(\rf[24][16]~regout ),
	.datad(\rs2[0]~7_combout ),
	.datae(\rf[8][16]~regout ),
	.dataf(\rs2~170_combout ),
	.combout(\rs2~171_combout ));
// synopsys translate_off
// defparam \rs2~171 .extended_lut = "off";
// defparam \rs2~171 .lut_mask = 64'h110511AFBB05BBAF;
// defparam \rs2~171 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
stratixii_lcell_comb_1000_0C110CDD3F113FDD_81_4 \rs2~174 (
	.dataa(\rs2~173_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2~169_combout ),
	.datad(\rs2[0]~12_combout ),
	.datae(\rs2~172_combout ),
	.dataf(\rs2~171_combout ),
	.combout(\rs2~174_combout ));
// synopsys translate_off
// defparam \rs2~174 .extended_lut = "off";
// defparam \rs2~174 .lut_mask = 64'h0C110CDD3F113FDD;
// defparam \rs2~174 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y14_N19
stratixii_lcell_ff \rs2[16]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~174_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[16]~reg0_regout ));

// Location: LCCOMB_X26_Y14_N12
stratixii_lcell_comb_1000_0F0F00FF55553333_81_4 \rs2~183 (
	.dataa(\rf[22][17]~regout ),
	.datab(\rf[30][17]~regout ),
	.datac(\rf[6][17]~regout ),
	.datad(\rf[14][17]~regout ),
	.datae(\rs2_addr[3]~combout ),
	.dataf(\rs2_addr[4]~combout ),
	.combout(\rs2~183_combout ));
// synopsys translate_off
// defparam \rs2~183 .extended_lut = "off";
// defparam \rs2~183 .lut_mask = 64'h0F0F00FF55553333;
// defparam \rs2~183 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
stratixii_lcell_comb_1000_0C113F110CDD3FDD_81_4 \rs2~182 (
	.dataa(\rf[26][17]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[2][17]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[18][17]~regout ),
	.dataf(\rf[10][17]~regout ),
	.combout(\rs2~182_combout ));
// synopsys translate_off
// defparam \rs2~182 .extended_lut = "off";
// defparam \rs2~182 .lut_mask = 64'h0C113F110CDD3FDD;
// defparam \rs2~182 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y14_N11
stratixii_lcell_ff \rf[16][17]~DUPLICATE (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][17]~DUPLICATE_regout ));

// Location: LCFF_X17_Y14_N7
stratixii_lcell_ff \rf[20][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][17]~regout ));

// Location: LCCOMB_X17_Y14_N4
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs2~180 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[20][17]~regout ),
	.datad(\rf[4][17]~regout ),
	.datae(\rf[28][17]~regout ),
	.dataf(\rf[12][17]~regout ),
	.combout(\rs2~180_combout ));
// synopsys translate_off
// defparam \rs2~180 .extended_lut = "off";
// defparam \rs2~180 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs2~180 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
stratixii_lcell_comb_1000_01310D3DC1F1CDFD_81_4 \rs2~181 (
	.dataa(\rf[24][17]~regout ),
	.datab(\rs2[0]~6_combout ),
	.datac(\rs2[0]~7_combout ),
	.datad(\rf[16][17]~DUPLICATE_regout ),
	.datae(\rf[8][17]~regout ),
	.dataf(\rs2~180_combout ),
	.combout(\rs2~181_combout ));
// synopsys translate_off
// defparam \rs2~181 .extended_lut = "off";
// defparam \rs2~181 .lut_mask = 64'h01310D3DC1F1CDFD;
// defparam \rs2~181 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y16_N9
stratixii_lcell_ff \rf[13][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][17]~regout ));

// Location: LCCOMB_X23_Y17_N10
stratixii_lcell_comb_1000_048C26AE159D37BF_81_4 \rs2~177 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[13][17]~regout ),
	.datad(\rf[9][17]~regout ),
	.datae(\rf[11][17]~regout ),
	.dataf(\rf[15][17]~regout ),
	.combout(\rs2~177_combout ));
// synopsys translate_off
// defparam \rs2~177 .extended_lut = "off";
// defparam \rs2~177 .lut_mask = 64'h048C26AE159D37BF;
// defparam \rs2~177 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N19
stratixii_lcell_ff \rf[21][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][17]~regout ));

// Location: LCFF_X23_Y20_N5
stratixii_lcell_ff \rf[23][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][17]~regout ));

// Location: LCFF_X23_Y20_N29
stratixii_lcell_ff \rf[17][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][17]~regout ));

// Location: LCFF_X22_Y20_N27
stratixii_lcell_ff \rf[19][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[17]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][17]~regout ));

// Location: LCCOMB_X22_Y20_N0
stratixii_lcell_comb_1000_02138A9B4657CEDF_81_4 \rs2~176 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[21][17]~regout ),
	.datad(\rf[23][17]~regout ),
	.datae(\rf[17][17]~regout ),
	.dataf(\rf[19][17]~regout ),
	.combout(\rs2~176_combout ));
// synopsys translate_off
// defparam \rs2~176 .extended_lut = "off";
// defparam \rs2~176 .lut_mask = 64'h02138A9B4657CEDF;
// defparam \rs2~176 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
stratixii_lcell_comb_1000_10B015B51ABA1FBF_81_4 \rs2~175 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[3][17]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[1][17]~regout ),
	.datae(\rf[7][17]~regout ),
	.dataf(\rf[5][17]~regout ),
	.combout(\rs2~175_combout ));
// synopsys translate_off
// defparam \rs2~175 .extended_lut = "off";
// defparam \rs2~175 .lut_mask = 64'h10B015B51ABA1FBF;
// defparam \rs2~175 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
stratixii_lcell_comb_1000_01A10BAB51F15BFB_81_4 \rs2~178 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[31][17]~regout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[25][17]~regout ),
	.datae(\rf[27][17]~regout ),
	.dataf(\rf[29][17]~regout ),
	.combout(\rs2~178_combout ));
// synopsys translate_off
// defparam \rs2~178 .extended_lut = "off";
// defparam \rs2~178 .lut_mask = 64'h01A10BAB51F15BFB;
// defparam \rs2~178 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
stratixii_lcell_comb_1000_0252A2F20757A7F7_81_4 \rs2~179 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rs2~177_combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rs2~176_combout ),
	.datae(\rs2~175_combout ),
	.dataf(\rs2~178_combout ),
	.combout(\rs2~179_combout ));
// synopsys translate_off
// defparam \rs2~179 .extended_lut = "off";
// defparam \rs2~179 .lut_mask = 64'h0252A2F20757A7F7;
// defparam \rs2~179 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
stratixii_lcell_comb_1000_0145236789CDABEF_81_4 \rs2~184 (
	.dataa(\rs2[0]~12_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2~183_combout ),
	.datad(\rs2~182_combout ),
	.datae(\rs2~181_combout ),
	.dataf(\rs2~179_combout ),
	.combout(\rs2~184_combout ));
// synopsys translate_off
// defparam \rs2~184 .extended_lut = "off";
// defparam \rs2~184 .lut_mask = 64'h0145236789CDABEF;
// defparam \rs2~184 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y14_N21
stratixii_lcell_ff \rs2[17]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~184_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[17]~reg0_regout ));

// Location: LCCOMB_X27_Y14_N6
stratixii_lcell_comb_1000_0C113F110CDD3FDD_81_4 \rs2~192 (
	.dataa(\rf[26][18]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[2][18]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[18][18]~regout ),
	.dataf(\rf[10][18]~regout ),
	.combout(\rs2~192_combout ));
// synopsys translate_off
// defparam \rs2~192 .extended_lut = "off";
// defparam \rs2~192 .lut_mask = 64'h0C113F110CDD3FDD;
// defparam \rs2~192 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N11
stratixii_lcell_ff \rf[23][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][18]~regout ));

// Location: LCCOMB_X22_Y20_N28
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[19][18]~feeder (
	.dataf(\rd_in[18]~combout ),
	.combout(\rf[19][18]~feeder_combout ));
// synopsys translate_off
// defparam \rf[19][18]~feeder .extended_lut = "off";
// defparam \rf[19][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[19][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y20_N29
stratixii_lcell_ff \rf[19][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[19][18]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][18]~regout ));

// Location: LCFF_X23_Y20_N7
stratixii_lcell_ff \rf[17][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][18]~regout ));

// Location: LCFF_X23_Y20_N31
stratixii_lcell_ff \rf[21][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~6_combout ),
	.regout(\rf[21][18]~regout ));

// Location: LCCOMB_X22_Y20_N26
stratixii_lcell_comb_1000_0511AF1105BBAFBB_81_4 \rs2~186 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[23][18]~regout ),
	.datac(\rf[19][18]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[17][18]~regout ),
	.dataf(\rf[21][18]~regout ),
	.combout(\rs2~186_combout ));
// synopsys translate_off
// defparam \rs2~186 .extended_lut = "off";
// defparam \rs2~186 .lut_mask = 64'h0511AF1105BBAFBB;
// defparam \rs2~186 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs2~185 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[5][18]~regout ),
	.datad(\rf[7][18]~regout ),
	.datae(\rf[3][18]~regout ),
	.dataf(\rf[1][18]~regout ),
	.combout(\rs2~185_combout ));
// synopsys translate_off
// defparam \rs2~185 .extended_lut = "off";
// defparam \rs2~185 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs2~185 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
stratixii_lcell_comb_1000_04158C9D2637AEBF_81_4 \rs2~187 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[11][18]~regout ),
	.datad(\rf[15][18]~regout ),
	.datae(\rf[9][18]~regout ),
	.dataf(\rf[13][18]~regout ),
	.combout(\rs2~187_combout ));
// synopsys translate_off
// defparam \rs2~187 .extended_lut = "off";
// defparam \rs2~187 .lut_mask = 64'h04158C9D2637AEBF;
// defparam \rs2~187 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
stratixii_lcell_comb_1000_0131C1F10D3DCDFD_81_4 \rs2~189 (
	.dataa(\rs2~188_combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rs2~186_combout ),
	.datae(\rs2~185_combout ),
	.dataf(\rs2~187_combout ),
	.combout(\rs2~189_combout ));
// synopsys translate_off
// defparam \rs2~189 .extended_lut = "off";
// defparam \rs2~189 .lut_mask = 64'h0131C1F10D3DCDFD;
// defparam \rs2~189 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y14_N17
stratixii_lcell_ff \rf[16][18]~DUPLICATE (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[18]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][18]~DUPLICATE_regout ));

// Location: LCCOMB_X18_Y14_N14
stratixii_lcell_comb_1000_04C407C734F437F7_81_4 \rs2~190 (
	.dataa(\rf[20][18]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[4][18]~regout ),
	.datae(\rf[28][18]~regout ),
	.dataf(\rf[12][18]~regout ),
	.combout(\rs2~190_combout ));
// synopsys translate_off
// defparam \rs2~190 .extended_lut = "off";
// defparam \rs2~190 .lut_mask = 64'h04C407C734F437F7;
// defparam \rs2~190 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
stratixii_lcell_comb_1000_031103DDCF11CFDD_81_4 \rs2~191 (
	.dataa(\rf[24][18]~regout ),
	.datab(\rs2[0]~6_combout ),
	.datac(\rf[16][18]~DUPLICATE_regout ),
	.datad(\rs2[0]~7_combout ),
	.datae(\rf[8][18]~regout ),
	.dataf(\rs2~190_combout ),
	.combout(\rs2~191_combout ));
// synopsys translate_off
// defparam \rs2~191 .extended_lut = "off";
// defparam \rs2~191 .lut_mask = 64'h031103DDCF11CFDD;
// defparam \rs2~191 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
stratixii_lcell_comb_1000_010DC1CD313DF1FD_81_4 \rs2~194 (
	.dataa(\rs2~193_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2[0]~12_combout ),
	.datad(\rs2~192_combout ),
	.datae(\rs2~189_combout ),
	.dataf(\rs2~191_combout ),
	.combout(\rs2~194_combout ));
// synopsys translate_off
// defparam \rs2~194 .extended_lut = "off";
// defparam \rs2~194 .lut_mask = 64'h010DC1CD313DF1FD;
// defparam \rs2~194 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y14_N25
stratixii_lcell_ff \rs2[18]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~194_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[18]~reg0_regout ));

// Location: LCCOMB_X25_Y15_N18
stratixii_lcell_comb_1000_20252A2F70757A7F_81_4 \rs2~203 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[6][19]~regout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[30][19]~regout ),
	.datae(\rf[22][19]~regout ),
	.dataf(\rf[14][19]~regout ),
	.combout(\rs2~203_combout ));
// synopsys translate_off
// defparam \rs2~203 .extended_lut = "off";
// defparam \rs2~203 .lut_mask = 64'h20252A2F70757A7F;
// defparam \rs2~203 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
stratixii_lcell_comb_1000_1B001B551BAA1BFF_81_4 \rs2~200 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[20][19]~regout ),
	.datac(\rf[4][19]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[28][19]~regout ),
	.dataf(\rf[12][19]~regout ),
	.combout(\rs2~200_combout ));
// synopsys translate_off
// defparam \rs2~200 .extended_lut = "off";
// defparam \rs2~200 .lut_mask = 64'h1B001B551BAA1BFF;
// defparam \rs2~200 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
stratixii_lcell_comb_1000_0145236789CDABEF_81_4 \rs2~201 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[24][19]~regout ),
	.datad(\rf[16][19]~regout ),
	.datae(\rf[8][19]~regout ),
	.dataf(\rs2~200_combout ),
	.combout(\rs2~201_combout ));
// synopsys translate_off
// defparam \rs2~201 .extended_lut = "off";
// defparam \rs2~201 .lut_mask = 64'h0145236789CDABEF;
// defparam \rs2~201 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
stratixii_lcell_comb_1000_04C434F407C737F7_81_4 \rs2~197 (
	.dataa(\rf[11][19]~regout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[9][19]~regout ),
	.datae(\rf[13][19]~regout ),
	.dataf(\rf[15][19]~regout ),
	.combout(\rs2~197_combout ));
// synopsys translate_off
// defparam \rs2~197 .extended_lut = "off";
// defparam \rs2~197 .lut_mask = 64'h04C434F407C737F7;
// defparam \rs2~197 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N21
stratixii_lcell_ff \rf[23][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[19]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~7_combout ),
	.regout(\rf[23][19]~regout ));

// Location: LCCOMB_X22_Y20_N12
stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 \rs2~196 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[21][19]~regout ),
	.datad(\rf[19][19]~regout ),
	.datae(\rf[17][19]~regout ),
	.dataf(\rf[23][19]~regout ),
	.combout(\rs2~196_combout ));
// synopsys translate_off
// defparam \rs2~196 .extended_lut = "off";
// defparam \rs2~196 .lut_mask = 64'h02468ACE13579BDF;
// defparam \rs2~196 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
stratixii_lcell_comb_1000_021346578A9BCEDF_81_4 \rs2~195 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[5][19]~regout ),
	.datad(\rf[7][19]~regout ),
	.datae(\rf[3][19]~regout ),
	.dataf(\rf[1][19]~regout ),
	.combout(\rs2~195_combout ));
// synopsys translate_off
// defparam \rs2~195 .extended_lut = "off";
// defparam \rs2~195 .lut_mask = 64'h021346578A9BCEDF;
// defparam \rs2~195 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
stratixii_lcell_comb_1000_001D331DCC1DFF1D_81_4 \rs2~199 (
	.dataa(\rs2~198_combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~197_combout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rs2~196_combout ),
	.dataf(\rs2~195_combout ),
	.combout(\rs2~199_combout ));
// synopsys translate_off
// defparam \rs2~199 .extended_lut = "off";
// defparam \rs2~199 .lut_mask = 64'h001D331DCC1DFF1D;
// defparam \rs2~199 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
stratixii_lcell_comb_1000_04073437C4C7F4F7_81_4 \rs2~204 (
	.dataa(\rs2~202_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2[0]~12_combout ),
	.datad(\rs2~203_combout ),
	.datae(\rs2~201_combout ),
	.dataf(\rs2~199_combout ),
	.combout(\rs2~204_combout ));
// synopsys translate_off
// defparam \rs2~204 .extended_lut = "off";
// defparam \rs2~204 .lut_mask = 64'h04073437C4C7F4F7;
// defparam \rs2~204 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y14_N13
stratixii_lcell_ff \rs2[19]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~204_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[19]~reg0_regout ));

// Location: LCCOMB_X27_Y15_N2
stratixii_lcell_comb_1000_084C2A6E195D3B7F_81_4 \rs2~212 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[2][20]~regout ),
	.datad(\rf[10][20]~regout ),
	.datae(\rf[18][20]~regout ),
	.dataf(\rf[26][20]~regout ),
	.combout(\rs2~212_combout ));
// synopsys translate_off
// defparam \rs2~212 .extended_lut = "off";
// defparam \rs2~212 .lut_mask = 64'h084C2A6E195D3B7F;
// defparam \rs2~212 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[15][20]~feeder (
	.dataf(\rd_in[20]~combout ),
	.combout(\rf[15][20]~feeder_combout ));
// synopsys translate_off
// defparam \rf[15][20]~feeder .extended_lut = "off";
// defparam \rf[15][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[15][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y19_N7
stratixii_lcell_ff \rf[15][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[15][20]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][20]~regout ));

// Location: LCCOMB_X23_Y19_N8
stratixii_lcell_comb_1000_110ABB0A115FBB5F_81_4 \rs2~207 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[11][20]~regout ),
	.datac(\rf[13][20]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[9][20]~regout ),
	.dataf(\rf[15][20]~regout ),
	.combout(\rs2~207_combout ));
// synopsys translate_off
// defparam \rs2~207 .extended_lut = "off";
// defparam \rs2~207 .lut_mask = 64'h110ABB0A115FBB5F;
// defparam \rs2~207 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
stratixii_lcell_comb_1000_220A770A225F775F_81_4 \rs2~208 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[25][20]~regout ),
	.datac(\rf[29][20]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[27][20]~regout ),
	.dataf(\rf[31][20]~regout ),
	.combout(\rs2~208_combout ));
// synopsys translate_off
// defparam \rs2~208 .extended_lut = "off";
// defparam \rs2~208 .lut_mask = 64'h220A770A225F775F;
// defparam \rs2~208 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
stratixii_lcell_comb_1000_042615378CAE9DBF_81_4 \rs2~206 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[19][20]~regout ),
	.datad(\rf[21][20]~regout ),
	.datae(\rf[23][20]~regout ),
	.dataf(\rf[17][20]~regout ),
	.combout(\rs2~206_combout ));
// synopsys translate_off
// defparam \rs2~206 .extended_lut = "off";
// defparam \rs2~206 .lut_mask = 64'h042615378CAE9DBF;
// defparam \rs2~206 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
stratixii_lcell_comb_1000_407043734C7C4F7F_81_4 \rs2~209 (
	.dataa(\rs2~205_combout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rs2~207_combout ),
	.datae(\rs2~208_combout ),
	.dataf(\rs2~206_combout ),
	.combout(\rs2~209_combout ));
// synopsys translate_off
// defparam \rs2~209 .extended_lut = "off";
// defparam \rs2~209 .lut_mask = 64'h407043734C7C4F7F;
// defparam \rs2~209 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
stratixii_lcell_comb_1000_220A225F770A775F_81_4 \rs2~210 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[4][20]~regout ),
	.datac(\rf[20][20]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[28][20]~regout ),
	.dataf(\rf[12][20]~regout ),
	.combout(\rs2~210_combout ));
// synopsys translate_off
// defparam \rs2~210 .extended_lut = "off";
// defparam \rs2~210 .lut_mask = 64'h220A225F770A775F;
// defparam \rs2~210 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
stratixii_lcell_comb_1000_101C131FD0DCD3DF_81_4 \rs2~211 (
	.dataa(\rf[8][20]~regout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rs2[0]~6_combout ),
	.datad(\rf[16][20]~regout ),
	.datae(\rf[24][20]~regout ),
	.dataf(\rs2~210_combout ),
	.combout(\rs2~211_combout ));
// synopsys translate_off
// defparam \rs2~211 .extended_lut = "off";
// defparam \rs2~211 .lut_mask = 64'h101C131FD0DCD3DF;
// defparam \rs2~211 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
stratixii_lcell_comb_1000_010DC1CD313DF1FD_81_4 \rs2~214 (
	.dataa(\rs2~213_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2[0]~12_combout ),
	.datad(\rs2~212_combout ),
	.datae(\rs2~209_combout ),
	.dataf(\rs2~211_combout ),
	.combout(\rs2~214_combout ));
// synopsys translate_off
// defparam \rs2~214 .extended_lut = "off";
// defparam \rs2~214 .lut_mask = 64'h010DC1CD313DF1FD;
// defparam \rs2~214 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y14_N1
stratixii_lcell_ff \rs2[20]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~214_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[20]~reg0_regout ));

// Location: LCCOMB_X27_Y15_N10
stratixii_lcell_comb_1000_084C2A6E195D3B7F_81_4 \rs2~222 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[2][21]~regout ),
	.datad(\rf[10][21]~regout ),
	.datae(\rf[18][21]~regout ),
	.dataf(\rf[26][21]~regout ),
	.combout(\rs2~222_combout ));
// synopsys translate_off
// defparam \rs2~222 .extended_lut = "off";
// defparam \rs2~222 .lut_mask = 64'h084C2A6E195D3B7F;
// defparam \rs2~222 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y18_N25
stratixii_lcell_ff \rf[16][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][21]~regout ));

// Location: LCFF_X15_Y16_N11
stratixii_lcell_ff \rf[8][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][21]~regout ));

// Location: LCFF_X15_Y18_N5
stratixii_lcell_ff \rf[20][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~17_combout ),
	.regout(\rf[20][21]~regout ));

// Location: LCCOMB_X15_Y18_N12
stratixii_lcell_comb_1000_1B001B551BAA1BFF_81_4 \rs2~220 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[20][21]~regout ),
	.datac(\rf[4][21]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[28][21]~regout ),
	.dataf(\rf[12][21]~regout ),
	.combout(\rs2~220_combout ));
// synopsys translate_off
// defparam \rs2~220 .extended_lut = "off";
// defparam \rs2~220 .lut_mask = 64'h1B001B551BAA1BFF;
// defparam \rs2~220 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N10
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs2~221 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[16][21]~regout ),
	.datad(\rf[24][21]~regout ),
	.datae(\rf[8][21]~regout ),
	.dataf(\rs2~220_combout ),
	.combout(\rs2~221_combout ));
// synopsys translate_off
// defparam \rs2~221 .extended_lut = "off";
// defparam \rs2~221 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs2~221 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
stratixii_lcell_comb_1000_404370734C4F7C7F_81_4 \rs2~216 (
	.dataa(\rf[17][21]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[23][21]~regout ),
	.datae(\rf[19][21]~regout ),
	.dataf(\rf[21][21]~regout ),
	.combout(\rs2~216_combout ));
// synopsys translate_off
// defparam \rs2~216 .extended_lut = "off";
// defparam \rs2~216 .lut_mask = 64'h404370734C4F7C7F;
// defparam \rs2~216 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y19_N9
stratixii_lcell_ff \rf[13][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~10_combout ),
	.regout(\rf[13][21]~regout ));

// Location: LCCOMB_X23_Y19_N12
stratixii_lcell_comb_1000_1B001BAA1B551BFF_81_4 \rs2~217 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[11][21]~regout ),
	.datac(\rf[9][21]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[13][21]~regout ),
	.dataf(\rf[15][21]~regout ),
	.combout(\rs2~217_combout ));
// synopsys translate_off
// defparam \rs2~217 .extended_lut = "off";
// defparam \rs2~217 .lut_mask = 64'h1B001BAA1B551BFF;
// defparam \rs2~217 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
stratixii_lcell_comb_1000_024613578ACE9BDF_81_4 \rs2~215 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[3][21]~regout ),
	.datad(\rf[5][21]~regout ),
	.datae(\rf[7][21]~regout ),
	.dataf(\rf[1][21]~regout ),
	.combout(\rs2~215_combout ));
// synopsys translate_off
// defparam \rs2~215 .extended_lut = "off";
// defparam \rs2~215 .lut_mask = 64'h024613578ACE9BDF;
// defparam \rs2~215 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y17_N31
stratixii_lcell_ff \rf[25][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][21]~regout ));

// Location: LCFF_X22_Y17_N3
stratixii_lcell_ff \rf[27][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[21]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][21]~regout ));

// Location: LCCOMB_X23_Y18_N22
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[31][21]~feeder (
	.dataf(\rd_in[21]~combout ),
	.combout(\rf[31][21]~feeder_combout ));
// synopsys translate_off
// defparam \rf[31][21]~feeder .extended_lut = "off";
// defparam \rf[31][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[31][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N23
stratixii_lcell_ff \rf[31][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[31][21]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][21]~regout ));

// Location: LCCOMB_X22_Y17_N4
stratixii_lcell_comb_1000_0C443F440C773F77_81_4 \rs2~218 (
	.dataa(\rf[29][21]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[25][21]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[27][21]~regout ),
	.dataf(\rf[31][21]~regout ),
	.combout(\rs2~218_combout ));
// synopsys translate_off
// defparam \rs2~218 .extended_lut = "off";
// defparam \rs2~218 .lut_mask = 64'h0C443F440C773F77;
// defparam \rs2~218 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 \rs2~219 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~216_combout ),
	.datad(\rs2~217_combout ),
	.datae(\rs2~215_combout ),
	.dataf(\rs2~218_combout ),
	.combout(\rs2~219_combout ));
// synopsys translate_off
// defparam \rs2~219 .extended_lut = "off";
// defparam \rs2~219 .lut_mask = 64'h02468ACE13579BDF;
// defparam \rs2~219 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
stratixii_lcell_comb_1000_001D331DCC1DFF1D_81_4 \rs2~224 (
	.dataa(\rs2~223_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2~222_combout ),
	.datad(\rs2[0]~12_combout ),
	.datae(\rs2~221_combout ),
	.dataf(\rs2~219_combout ),
	.combout(\rs2~224_combout ));
// synopsys translate_off
// defparam \rs2~224 .extended_lut = "off";
// defparam \rs2~224 .lut_mask = 64'h001D331DCC1DFF1D;
// defparam \rs2~224 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y14_N7
stratixii_lcell_ff \rs2[21]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~224_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[21]~reg0_regout ));

// Location: LCFF_X26_Y13_N9
stratixii_lcell_ff \rf[26][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][22]~regout ));

// Location: LCCOMB_X27_Y14_N26
stratixii_lcell_comb_1000_00473347CC47FF47_81_4 \rs2~232 (
	.dataa(\rf[10][22]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[26][22]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[18][22]~regout ),
	.dataf(\rf[2][22]~regout ),
	.combout(\rs2~232_combout ));
// synopsys translate_off
// defparam \rs2~232 .extended_lut = "off";
// defparam \rs2~232 .lut_mask = 64'h00473347CC47FF47;
// defparam \rs2~232 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y14_N3
stratixii_lcell_ff \rf[30][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][22]~regout ));

// Location: LCCOMB_X26_Y14_N26
stratixii_lcell_comb_1000_00473347CC47FF47_81_4 \rs2~233 (
	.dataa(\rf[14][22]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[30][22]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[22][22]~regout ),
	.dataf(\rf[6][22]~regout ),
	.combout(\rs2~233_combout ));
// synopsys translate_off
// defparam \rs2~233 .extended_lut = "off";
// defparam \rs2~233 .lut_mask = 64'h00473347CC47FF47;
// defparam \rs2~233 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
stratixii_lcell_comb_1000_0123456789ABCDEF_81_4 \rs2~227 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[15][22]~regout ),
	.datad(\rf[13][22]~regout ),
	.datae(\rf[11][22]~regout ),
	.dataf(\rf[9][22]~regout ),
	.combout(\rs2~227_combout ));
// synopsys translate_off
// defparam \rs2~227 .extended_lut = "off";
// defparam \rs2~227 .lut_mask = 64'h0123456789ABCDEF;
// defparam \rs2~227 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
stratixii_lcell_comb_1000_3050305F3F503F5F_81_4 \rs2~226 (
	.dataa(\rf[19][22]~regout ),
	.datab(\rf[17][22]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rs2_addr[1]~combout ),
	.datae(\rf[23][22]~regout ),
	.dataf(\rf[21][22]~regout ),
	.combout(\rs2~226_combout ));
// synopsys translate_off
// defparam \rs2~226 .extended_lut = "off";
// defparam \rs2~226 .lut_mask = 64'h3050305F3F503F5F;
// defparam \rs2~226 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y17_N7
stratixii_lcell_ff \rf[29][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][22]~regout ));

// Location: LCCOMB_X22_Y16_N12
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs2~228 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[27][22]~regout ),
	.datad(\rf[25][22]~regout ),
	.datae(\rf[31][22]~regout ),
	.dataf(\rf[29][22]~regout ),
	.combout(\rs2~228_combout ));
// synopsys translate_off
// defparam \rs2~228 .extended_lut = "off";
// defparam \rs2~228 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs2~228 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y16_N9
stratixii_lcell_ff \rf[5][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[22]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][22]~regout ));

// Location: LCCOMB_X26_Y17_N12
stratixii_lcell_comb_1000_4403770344CF77CF_81_4 \rs2~225 (
	.dataa(\rf[1][22]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[7][22]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[3][22]~regout ),
	.dataf(\rf[5][22]~regout ),
	.combout(\rs2~225_combout ));
// synopsys translate_off
// defparam \rs2~225 .extended_lut = "off";
// defparam \rs2~225 .lut_mask = 64'h4403770344CF77CF;
// defparam \rs2~225 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
stratixii_lcell_comb_1000_042615378CAE9DBF_81_4 \rs2~229 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~227_combout ),
	.datad(\rs2~226_combout ),
	.datae(\rs2~228_combout ),
	.dataf(\rs2~225_combout ),
	.combout(\rs2~229_combout ));
// synopsys translate_off
// defparam \rs2~229 .extended_lut = "off";
// defparam \rs2~229 .lut_mask = 64'h042615378CAE9DBF;
// defparam \rs2~229 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
stratixii_lcell_comb_1000_101C131FD0DCD3DF_81_4 \rs2~234 (
	.dataa(\rs2~231_combout ),
	.datab(\rs2[0]~11_combout ),
	.datac(\rs2[0]~12_combout ),
	.datad(\rs2~232_combout ),
	.datae(\rs2~233_combout ),
	.dataf(\rs2~229_combout ),
	.combout(\rs2~234_combout ));
// synopsys translate_off
// defparam \rs2~234 .extended_lut = "off";
// defparam \rs2~234 .lut_mask = 64'h101C131FD0DCD3DF;
// defparam \rs2~234 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y14_N9
stratixii_lcell_ff \rs2[22]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~234_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[22]~reg0_regout ));

// Location: LCCOMB_X23_Y13_N10
stratixii_lcell_comb_1000_031103DDCF11CFDD_81_4 \rs2~243 (
	.dataa(\rf[30][23]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[14][23]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[22][23]~regout ),
	.dataf(\rf[6][23]~regout ),
	.combout(\rs2~243_combout ));
// synopsys translate_off
// defparam \rs2~243 .extended_lut = "off";
// defparam \rs2~243 .lut_mask = 64'h031103DDCF11CFDD;
// defparam \rs2~243 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y13_N13
stratixii_lcell_ff \rf[18][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][23]~regout ));

// Location: LCCOMB_X19_Y13_N12
stratixii_lcell_comb_1000_082A4C6E193B5D7F_81_4 \rs2~242 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[2][23]~regout ),
	.datad(\rf[10][23]~regout ),
	.datae(\rf[18][23]~regout ),
	.dataf(\rf[26][23]~regout ),
	.combout(\rs2~242_combout ));
// synopsys translate_off
// defparam \rs2~242 .extended_lut = "off";
// defparam \rs2~242 .lut_mask = 64'h082A4C6E193B5D7F;
// defparam \rs2~242 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y18_N17
stratixii_lcell_ff \rf[5][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.regout(\rf[5][23]~regout ));

// Location: LCCOMB_X22_Y13_N16
stratixii_lcell_comb_1000_0145236789CDABEF_81_4 \rs2~235 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[7][23]~regout ),
	.datad(\rf[5][23]~regout ),
	.datae(\rf[3][23]~regout ),
	.dataf(\rf[1][23]~regout ),
	.combout(\rs2~235_combout ));
// synopsys translate_off
// defparam \rs2~235 .extended_lut = "off";
// defparam \rs2~235 .lut_mask = 64'h0145236789CDABEF;
// defparam \rs2~235 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N23
stratixii_lcell_ff \rf[15][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~11_combout ),
	.regout(\rf[15][23]~regout ));

// Location: LCCOMB_X23_Y19_N4
stratixii_lcell_comb_1000_1013D0D31C1FDCDF_81_4 \rs2~237 (
	.dataa(\rf[13][23]~regout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[15][23]~regout ),
	.datae(\rf[9][23]~regout ),
	.dataf(\rf[11][23]~regout ),
	.combout(\rs2~237_combout ));
// synopsys translate_off
// defparam \rs2~237 .extended_lut = "off";
// defparam \rs2~237 .lut_mask = 64'h1013D0D31C1FDCDF;
// defparam \rs2~237 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
stratixii_lcell_comb_1000_20252A2F70757A7F_81_4 \rs2~236 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[17][23]~regout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[23][23]~regout ),
	.datae(\rf[19][23]~regout ),
	.dataf(\rf[21][23]~regout ),
	.combout(\rs2~236_combout ));
// synopsys translate_off
// defparam \rs2~236 .extended_lut = "off";
// defparam \rs2~236 .lut_mask = 64'h20252A2F70757A7F;
// defparam \rs2~236 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N15
stratixii_lcell_ff \rf[31][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~15_combout ),
	.regout(\rf[31][23]~regout ));

// Location: LCCOMB_X26_Y18_N10
stratixii_lcell_comb_1000_10151A1FB0B5BABF_81_4 \rs2~238 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[27][23]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[31][23]~regout ),
	.datae(\rf[29][23]~regout ),
	.dataf(\rf[25][23]~regout ),
	.combout(\rs2~238_combout ));
// synopsys translate_off
// defparam \rs2~238 .extended_lut = "off";
// defparam \rs2~238 .lut_mask = 64'h10151A1FB0B5BABF;
// defparam \rs2~238 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
stratixii_lcell_comb_1000_082A4C6E193B5D7F_81_4 \rs2~239 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2~235_combout ),
	.datad(\rs2~237_combout ),
	.datae(\rs2~236_combout ),
	.dataf(\rs2~238_combout ),
	.combout(\rs2~239_combout ));
// synopsys translate_off
// defparam \rs2~239 .extended_lut = "off";
// defparam \rs2~239 .lut_mask = 64'h082A4C6E193B5D7F;
// defparam \rs2~239 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X13_Y17_N21
stratixii_lcell_ff \rf[4][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[23]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][23]~regout ));

// Location: LCCOMB_X13_Y17_N16
stratixii_lcell_comb_1000_1B001BAA1B551BFF_81_4 \rs2~240 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[20][23]~regout ),
	.datac(\rf[4][23]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[12][23]~regout ),
	.dataf(\rf[28][23]~regout ),
	.combout(\rs2~240_combout ));
// synopsys translate_off
// defparam \rs2~240 .extended_lut = "off";
// defparam \rs2~240 .lut_mask = 64'h1B001BAA1B551BFF;
// defparam \rs2~240 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
stratixii_lcell_comb_1000_03440377CF44CF77_81_4 \rs2~241 (
	.dataa(\rf[16][23]~regout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[8][23]~regout ),
	.datad(\rs2[0]~6_combout ),
	.datae(\rf[24][23]~regout ),
	.dataf(\rs2~240_combout ),
	.combout(\rs2~241_combout ));
// synopsys translate_off
// defparam \rs2~241 .extended_lut = "off";
// defparam \rs2~241 .lut_mask = 64'h03440377CF44CF77;
// defparam \rs2~241 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
stratixii_lcell_comb_1000_012389AB4567CDEF_81_4 \rs2~244 (
	.dataa(\rs2[0]~11_combout ),
	.datab(\rs2[0]~12_combout ),
	.datac(\rs2~243_combout ),
	.datad(\rs2~242_combout ),
	.datae(\rs2~239_combout ),
	.dataf(\rs2~241_combout ),
	.combout(\rs2~244_combout ));
// synopsys translate_off
// defparam \rs2~244 .extended_lut = "off";
// defparam \rs2~244 .lut_mask = 64'h012389AB4567CDEF;
// defparam \rs2~244 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y13_N1
stratixii_lcell_ff \rs2[23]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~244_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[23]~reg0_regout ));

// Location: LCFF_X25_Y19_N17
stratixii_lcell_ff \rf[6][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][24]~regout ));

// Location: LCCOMB_X25_Y21_N16
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[30][24]~feeder (
	.dataf(\rd_in[24]~combout ),
	.combout(\rf[30][24]~feeder_combout ));
// synopsys translate_off
// defparam \rf[30][24]~feeder .extended_lut = "off";
// defparam \rf[30][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[30][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y21_N17
stratixii_lcell_ff \rf[30][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[30][24]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][24]~regout ));

// Location: LCFF_X25_Y19_N29
stratixii_lcell_ff \rf[22][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][24]~regout ));

// Location: LCFF_X25_Y19_N31
stratixii_lcell_ff \rf[14][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][24]~regout ));

// Location: LCCOMB_X25_Y19_N28
stratixii_lcell_comb_1000_08194C5D2A3B6E7F_81_4 \rs2~253 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[6][24]~regout ),
	.datad(\rf[30][24]~regout ),
	.datae(\rf[22][24]~regout ),
	.dataf(\rf[14][24]~regout ),
	.combout(\rs2~253_combout ));
// synopsys translate_off
// defparam \rs2~253 .extended_lut = "off";
// defparam \rs2~253 .lut_mask = 64'h08194C5D2A3B6E7F;
// defparam \rs2~253 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y16_N21
stratixii_lcell_ff \rf[24][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][24]~regout ));

// Location: LCCOMB_X14_Y17_N24
stratixii_lcell_comb_1000_02A252F207A757F7_81_4 \rs2~250 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[20][24]~regout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[4][24]~regout ),
	.datae(\rf[12][24]~regout ),
	.dataf(\rf[28][24]~regout ),
	.combout(\rs2~250_combout ));
// synopsys translate_off
// defparam \rs2~250 .extended_lut = "off";
// defparam \rs2~250 .lut_mask = 64'h02A252F207A757F7;
// defparam \rs2~250 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N2
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs2~251 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[16][24]~regout ),
	.datad(\rf[24][24]~regout ),
	.datae(\rf[8][24]~regout ),
	.dataf(\rs2~250_combout ),
	.combout(\rs2~251_combout ));
// synopsys translate_off
// defparam \rs2~251 .extended_lut = "off";
// defparam \rs2~251 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs2~251 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
stratixii_lcell_comb_1000_0123456789ABCDEF_81_4 \rs2~247 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[15][24]~regout ),
	.datad(\rf[13][24]~regout ),
	.datae(\rf[11][24]~regout ),
	.dataf(\rf[9][24]~regout ),
	.combout(\rs2~247_combout ));
// synopsys translate_off
// defparam \rs2~247 .extended_lut = "off";
// defparam \rs2~247 .lut_mask = 64'h0123456789ABCDEF;
// defparam \rs2~247 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y19_N7
stratixii_lcell_ff \rf[27][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[24]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~13_combout ),
	.regout(\rf[27][24]~regout ));

// Location: LCCOMB_X22_Y19_N4
stratixii_lcell_comb_1000_4700473347CC47FF_81_4 \rs2~248 (
	.dataa(\rf[25][24]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[27][24]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[31][24]~regout ),
	.dataf(\rf[29][24]~regout ),
	.combout(\rs2~248_combout ));
// synopsys translate_off
// defparam \rs2~248 .extended_lut = "off";
// defparam \rs2~248 .lut_mask = 64'h4700473347CC47FF;
// defparam \rs2~248 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
stratixii_lcell_comb_1000_048C159D26AE37BF_81_4 \rs2~245 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[3][24]~regout ),
	.datad(\rf[1][24]~regout ),
	.datae(\rf[7][24]~regout ),
	.dataf(\rf[5][24]~regout ),
	.combout(\rs2~245_combout ));
// synopsys translate_off
// defparam \rs2~245 .extended_lut = "off";
// defparam \rs2~245 .lut_mask = 64'h048C159D26AE37BF;
// defparam \rs2~245 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 \rs2~246 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[21][24]~regout ),
	.datad(\rf[19][24]~regout ),
	.datae(\rf[17][24]~regout ),
	.dataf(\rf[23][24]~regout ),
	.combout(\rs2~246_combout ));
// synopsys translate_off
// defparam \rs2~246 .extended_lut = "off";
// defparam \rs2~246 .lut_mask = 64'h02468ACE13579BDF;
// defparam \rs2~246 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
stratixii_lcell_comb_1000_02138A9B4657CEDF_81_4 \rs2~249 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2~247_combout ),
	.datad(\rs2~248_combout ),
	.datae(\rs2~245_combout ),
	.dataf(\rs2~246_combout ),
	.combout(\rs2~249_combout ));
// synopsys translate_off
// defparam \rs2~249 .extended_lut = "off";
// defparam \rs2~249 .lut_mask = 64'h02138A9B4657CEDF;
// defparam \rs2~249 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
stratixii_lcell_comb_1000_10131C1FD0D3DCDF_81_4 \rs2~254 (
	.dataa(\rs2~252_combout ),
	.datab(\rs2[0]~12_combout ),
	.datac(\rs2[0]~11_combout ),
	.datad(\rs2~253_combout ),
	.datae(\rs2~251_combout ),
	.dataf(\rs2~249_combout ),
	.combout(\rs2~254_combout ));
// synopsys translate_off
// defparam \rs2~254 .extended_lut = "off";
// defparam \rs2~254 .lut_mask = 64'h10131C1FD0D3DCDF;
// defparam \rs2~254 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y13_N5
stratixii_lcell_ff \rs2[24]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~254_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[24]~reg0_regout ));

// Location: LCFF_X29_Y18_N15
stratixii_lcell_ff \rf[10][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][25]~regout ));

// Location: LCFF_X29_Y18_N29
stratixii_lcell_ff \rf[18][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][25]~regout ));

// Location: LCCOMB_X14_Y15_N12
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \rf[26][25]~feeder (
	.dataf(\rd_in[25]~combout ),
	.combout(\rf[26][25]~feeder_combout ));
// synopsys translate_off
// defparam \rf[26][25]~feeder .extended_lut = "off";
// defparam \rf[26][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \rf[26][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y15_N13
stratixii_lcell_ff \rf[26][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[26][25]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~26_combout ),
	.regout(\rf[26][25]~regout ));

// Location: LCCOMB_X29_Y18_N28
stratixii_lcell_comb_1000_440C770C443F773F_81_4 \rs2~262 (
	.dataa(\rf[2][25]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[10][25]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[18][25]~regout ),
	.dataf(\rf[26][25]~regout ),
	.combout(\rs2~262_combout ));
// synopsys translate_off
// defparam \rs2~262 .extended_lut = "off";
// defparam \rs2~262 .lut_mask = 64'h440C770C443F773F;
// defparam \rs2~262 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y16_N1
stratixii_lcell_ff \rf[24][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][25]~regout ));

// Location: LCFF_X17_Y18_N9
stratixii_lcell_ff \rf[8][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[25]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][25]~regout ));

// Location: LCCOMB_X15_Y15_N24
stratixii_lcell_comb_1000_0C440C773F443F77_81_4 \rs2~260 (
	.dataa(\rf[20][25]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[4][25]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[28][25]~regout ),
	.dataf(\rf[12][25]~regout ),
	.combout(\rs2~260_combout ));
// synopsys translate_off
// defparam \rs2~260 .extended_lut = "off";
// defparam \rs2~260 .lut_mask = 64'h0C440C773F443F77;
// defparam \rs2~260 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
stratixii_lcell_comb_1000_04073437C4C7F4F7_81_4 \rs2~261 (
	.dataa(\rf[16][25]~regout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rs2[0]~6_combout ),
	.datad(\rf[24][25]~regout ),
	.datae(\rf[8][25]~regout ),
	.dataf(\rs2~260_combout ),
	.combout(\rs2~261_combout ));
// synopsys translate_off
// defparam \rs2~261 .extended_lut = "off";
// defparam \rs2~261 .lut_mask = 64'h04073437C4C7F4F7;
// defparam \rs2~261 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
stratixii_lcell_comb_1000_001B551BAA1BFF1B_81_4 \rs2~257 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[15][25]~regout ),
	.datac(\rf[13][25]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[11][25]~regout ),
	.dataf(\rf[9][25]~regout ),
	.combout(\rs2~257_combout ));
// synopsys translate_off
// defparam \rs2~257 .extended_lut = "off";
// defparam \rs2~257 .lut_mask = 64'h001B551BAA1BFF1B;
// defparam \rs2~257 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
stratixii_lcell_comb_1000_110311CFDD03DDCF_81_4 \rs2~255 (
	.dataa(\rf[3][25]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[7][25]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[5][25]~regout ),
	.dataf(\rf[1][25]~regout ),
	.combout(\rs2~255_combout ));
// synopsys translate_off
// defparam \rs2~255 .extended_lut = "off";
// defparam \rs2~255 .lut_mask = 64'h110311CFDD03DDCF;
// defparam \rs2~255 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
stratixii_lcell_comb_1000_021346578A9BCEDF_81_4 \rs2~258 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[27][25]~regout ),
	.datad(\rf[31][25]~regout ),
	.datae(\rf[29][25]~regout ),
	.dataf(\rf[25][25]~regout ),
	.combout(\rs2~258_combout ));
// synopsys translate_off
// defparam \rs2~258 .extended_lut = "off";
// defparam \rs2~258 .lut_mask = 64'h021346578A9BCEDF;
// defparam \rs2~258 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
stratixii_lcell_comb_1000_042615378CAE9DBF_81_4 \rs2~256 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[19][25]~regout ),
	.datad(\rf[21][25]~regout ),
	.datae(\rf[23][25]~regout ),
	.dataf(\rf[17][25]~regout ),
	.combout(\rs2~256_combout ));
// synopsys translate_off
// defparam \rs2~256 .extended_lut = "off";
// defparam \rs2~256 .lut_mask = 64'h042615378CAE9DBF;
// defparam \rs2~256 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
stratixii_lcell_comb_1000_1B001B551BAA1BFF_81_4 \rs2~259 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2~257_combout ),
	.datac(\rs2~255_combout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rs2~258_combout ),
	.dataf(\rs2~256_combout ),
	.combout(\rs2~259_combout ));
// synopsys translate_off
// defparam \rs2~259 .extended_lut = "off";
// defparam \rs2~259 .lut_mask = 64'h1B001B551BAA1BFF;
// defparam \rs2~259 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
stratixii_lcell_comb_1000_01310D3DC1F1CDFD_81_4 \rs2~264 (
	.dataa(\rs2~263_combout ),
	.datab(\rs2[0]~12_combout ),
	.datac(\rs2[0]~11_combout ),
	.datad(\rs2~262_combout ),
	.datae(\rs2~261_combout ),
	.dataf(\rs2~259_combout ),
	.combout(\rs2~264_combout ));
// synopsys translate_off
// defparam \rs2~264 .extended_lut = "off";
// defparam \rs2~264 .lut_mask = 64'h01310D3DC1F1CDFD;
// defparam \rs2~264 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y13_N9
stratixii_lcell_ff \rs2[25]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~264_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[25]~reg0_regout ));

// Location: LCFF_X13_Y16_N13
stratixii_lcell_ff \rf[16][26]~DUPLICATE (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~20_combout ),
	.regout(\rf[16][26]~DUPLICATE_regout ));

// Location: LCFF_X15_Y16_N13
stratixii_lcell_ff \rf[24][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~22_combout ),
	.regout(\rf[24][26]~regout ));

// Location: LCCOMB_X13_Y16_N26
stratixii_lcell_comb_1000_10B01ABA15B51FBF_81_4 \rs2~270 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[20][26]~regout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[4][26]~regout ),
	.datae(\rf[12][26]~regout ),
	.dataf(\rf[28][26]~regout ),
	.combout(\rs2~270_combout ));
// synopsys translate_off
// defparam \rs2~270 .extended_lut = "off";
// defparam \rs2~270 .lut_mask = 64'h10B01ABA15B51FBF;
// defparam \rs2~270 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N20
stratixii_lcell_comb_1000_101A151FB0BAB5BF_81_4 \rs2~271 (
	.dataa(\rs2[0]~7_combout ),
	.datab(\rf[8][26]~regout ),
	.datac(\rs2[0]~6_combout ),
	.datad(\rf[16][26]~DUPLICATE_regout ),
	.datae(\rf[24][26]~regout ),
	.dataf(\rs2~270_combout ),
	.combout(\rs2~271_combout ));
// synopsys translate_off
// defparam \rs2~271 .extended_lut = "off";
// defparam \rs2~271 .lut_mask = 64'h101A151FB0BAB5BF;
// defparam \rs2~271 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
stratixii_lcell_comb_1000_0511AF1105BBAFBB_81_4 \rs2~272 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[26][26]~regout ),
	.datac(\rf[18][26]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[2][26]~regout ),
	.dataf(\rf[10][26]~regout ),
	.combout(\rs2~272_combout ));
// synopsys translate_off
// defparam \rs2~272 .extended_lut = "off";
// defparam \rs2~272 .lut_mask = 64'h0511AF1105BBAFBB;
// defparam \rs2~272 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
stratixii_lcell_comb_1000_04C434F407C737F7_81_4 \rs2~267 (
	.dataa(\rf[13][26]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[9][26]~regout ),
	.datae(\rf[11][26]~regout ),
	.dataf(\rf[15][26]~regout ),
	.combout(\rs2~267_combout ));
// synopsys translate_off
// defparam \rs2~267 .extended_lut = "off";
// defparam \rs2~267 .lut_mask = 64'h04C434F407C737F7;
// defparam \rs2~267 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y15_N29
stratixii_lcell_ff \rf[3][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][26]~regout ));

// Location: LCCOMB_X19_Y15_N28
stratixii_lcell_comb_1000_08194C5D2A3B6E7F_81_4 \rs2~265 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[1][26]~regout ),
	.datad(\rf[7][26]~regout ),
	.datae(\rf[3][26]~regout ),
	.dataf(\rf[5][26]~regout ),
	.combout(\rs2~265_combout ));
// synopsys translate_off
// defparam \rs2~265 .extended_lut = "off";
// defparam \rs2~265 .lut_mask = 64'h08194C5D2A3B6E7F;
// defparam \rs2~265 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X18_Y16_N27
stratixii_lcell_ff \rf[29][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[26]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][26]~regout ));

// Location: LCCOMB_X18_Y16_N6
stratixii_lcell_comb_1000_101AB0BA151FB5BF_81_4 \rs2~268 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[27][26]~regout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[29][26]~regout ),
	.datae(\rf[25][26]~regout ),
	.dataf(\rf[31][26]~regout ),
	.combout(\rs2~268_combout ));
// synopsys translate_off
// defparam \rs2~268 .extended_lut = "off";
// defparam \rs2~268 .lut_mask = 64'h101AB0BA151FB5BF;
// defparam \rs2~268 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
stratixii_lcell_comb_1000_084C195D2A6E3B7F_81_4 \rs2~266 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[17][26]~regout ),
	.datad(\rf[19][26]~regout ),
	.datae(\rf[23][26]~regout ),
	.dataf(\rf[21][26]~regout ),
	.combout(\rs2~266_combout ));
// synopsys translate_off
// defparam \rs2~266 .extended_lut = "off";
// defparam \rs2~266 .lut_mask = 64'h084C195D2A6E3B7F;
// defparam \rs2~266 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs2~269 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2~267_combout ),
	.datad(\rs2~265_combout ),
	.datae(\rs2~268_combout ),
	.dataf(\rs2~266_combout ),
	.combout(\rs2~269_combout ));
// synopsys translate_off
// defparam \rs2~269 .extended_lut = "off";
// defparam \rs2~269 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs2~269 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
stratixii_lcell_comb_1000_010D313DC1CDF1FD_81_4 \rs2~274 (
	.dataa(\rs2~273_combout ),
	.datab(\rs2[0]~12_combout ),
	.datac(\rs2[0]~11_combout ),
	.datad(\rs2~271_combout ),
	.datae(\rs2~272_combout ),
	.dataf(\rs2~269_combout ),
	.combout(\rs2~274_combout ));
// synopsys translate_off
// defparam \rs2~274 .extended_lut = "off";
// defparam \rs2~274 .lut_mask = 64'h010D313DC1CDF1FD;
// defparam \rs2~274 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y13_N29
stratixii_lcell_ff \rs2[26]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~274_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[26]~reg0_regout ));

// Location: LCFF_X25_Y15_N5
stratixii_lcell_ff \rf[22][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][27]~regout ));

// Location: LCCOMB_X25_Y15_N4
stratixii_lcell_comb_1000_270027AA275527FF_81_4 \rs2~283 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[6][27]~regout ),
	.datac(\rf[14][27]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[22][27]~regout ),
	.dataf(\rf[30][27]~regout ),
	.combout(\rs2~283_combout ));
// synopsys translate_off
// defparam \rs2~283 .extended_lut = "off";
// defparam \rs2~283 .lut_mask = 64'h270027AA275527FF;
// defparam \rs2~283 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X15_Y14_N3
stratixii_lcell_ff \rf[4][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[27]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~16_combout ),
	.regout(\rf[4][27]~regout ));

// Location: LCCOMB_X15_Y14_N24
stratixii_lcell_comb_1000_0C440C773F443F77_81_4 \rs2~280 (
	.dataa(\rf[20][27]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[4][27]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[28][27]~regout ),
	.dataf(\rf[12][27]~regout ),
	.combout(\rs2~280_combout ));
// synopsys translate_off
// defparam \rs2~280 .extended_lut = "off";
// defparam \rs2~280 .lut_mask = 64'h0C440C773F443F77;
// defparam \rs2~280 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
stratixii_lcell_comb_1000_024613578ACE9BDF_81_4 \rs2~281 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[8][27]~regout ),
	.datad(\rf[16][27]~regout ),
	.datae(\rf[24][27]~regout ),
	.dataf(\rs2~280_combout ),
	.combout(\rs2~281_combout ));
// synopsys translate_off
// defparam \rs2~281 .extended_lut = "off";
// defparam \rs2~281 .lut_mask = 64'h024613578ACE9BDF;
// defparam \rs2~281 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
stratixii_lcell_comb_1000_048C26AE159D37BF_81_4 \rs2~282 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[10][27]~regout ),
	.datad(\rf[2][27]~regout ),
	.datae(\rf[18][27]~regout ),
	.dataf(\rf[26][27]~regout ),
	.combout(\rs2~282_combout ));
// synopsys translate_off
// defparam \rs2~282 .extended_lut = "off";
// defparam \rs2~282 .lut_mask = 64'h048C26AE159D37BF;
// defparam \rs2~282 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
stratixii_lcell_comb_1000_0207A2A75257F2F7_81_4 \rs2~276 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[19][27]~regout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[23][27]~regout ),
	.datae(\rf[17][27]~regout ),
	.dataf(\rf[21][27]~regout ),
	.combout(\rs2~276_combout ));
// synopsys translate_off
// defparam \rs2~276 .extended_lut = "off";
// defparam \rs2~276 .lut_mask = 64'h0207A2A75257F2F7;
// defparam \rs2~276 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
stratixii_lcell_comb_1000_404C707C434F737F_81_4 \rs2~275 (
	.dataa(\rf[1][27]~DUPLICATE_regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[5][27]~regout ),
	.datae(\rf[3][27]~regout ),
	.dataf(\rf[7][27]~regout ),
	.combout(\rs2~275_combout ));
// synopsys translate_off
// defparam \rs2~275 .extended_lut = "off";
// defparam \rs2~275 .lut_mask = 64'h404C707C434F737F;
// defparam \rs2~275 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
stratixii_lcell_comb_1000_084C2A6E195D3B7F_81_4 \rs2~278 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[25][27]~regout ),
	.datad(\rf[29][27]~regout ),
	.datae(\rf[27][27]~regout ),
	.dataf(\rf[31][27]~regout ),
	.combout(\rs2~278_combout ));
// synopsys translate_off
// defparam \rs2~278 .extended_lut = "off";
// defparam \rs2~278 .lut_mask = 64'h084C2A6E195D3B7F;
// defparam \rs2~278 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
stratixii_lcell_comb_1000_084C2A6E195D3B7F_81_4 \rs2~277 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[9][27]~regout ),
	.datad(\rf[11][27]~regout ),
	.datae(\rf[13][27]~regout ),
	.dataf(\rf[15][27]~regout ),
	.combout(\rs2~277_combout ));
// synopsys translate_off
// defparam \rs2~277 .extended_lut = "off";
// defparam \rs2~277 .lut_mask = 64'h084C2A6E195D3B7F;
// defparam \rs2~277 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 \rs2~279 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~276_combout ),
	.datad(\rs2~275_combout ),
	.datae(\rs2~278_combout ),
	.dataf(\rs2~277_combout ),
	.combout(\rs2~279_combout ));
// synopsys translate_off
// defparam \rs2~279 .extended_lut = "off";
// defparam \rs2~279 .lut_mask = 64'h028A139B46CE57DF;
// defparam \rs2~279 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
stratixii_lcell_comb_1000_0145236789CDABEF_81_4 \rs2~284 (
	.dataa(\rs2[0]~11_combout ),
	.datab(\rs2[0]~12_combout ),
	.datac(\rs2~283_combout ),
	.datad(\rs2~281_combout ),
	.datae(\rs2~282_combout ),
	.dataf(\rs2~279_combout ),
	.combout(\rs2~284_combout ));
// synopsys translate_off
// defparam \rs2~284 .extended_lut = "off";
// defparam \rs2~284 .lut_mask = 64'h0145236789CDABEF;
// defparam \rs2~284 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y13_N17
stratixii_lcell_ff \rs2[27]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~284_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[27]~reg0_regout ));

// Location: LCCOMB_X26_Y14_N8
stratixii_lcell_comb_1000_5555555555555555_11_0 \rf[30][28]~feeder (
	.dataa(\rd_in[28]~combout ),
	.combout(\rf[30][28]~feeder_combout ));
// synopsys translate_off
// defparam \rf[30][28]~feeder .extended_lut = "off";
// defparam \rf[30][28]~feeder .lut_mask = 64'h5555555555555555;
// defparam \rf[30][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y14_N9
stratixii_lcell_ff \rf[30][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rf[30][28]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][28]~regout ));

// Location: LCCOMB_X26_Y14_N20
stratixii_lcell_comb_1000_110511AFBB05BBAF_81_4 \rs2~293 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rf[14][28]~regout ),
	.datac(\rf[30][28]~regout ),
	.datad(\rs2_addr[4]~combout ),
	.datae(\rf[22][28]~regout ),
	.dataf(\rf[6][28]~regout ),
	.combout(\rs2~293_combout ));
// synopsys translate_off
// defparam \rs2~293 .extended_lut = "off";
// defparam \rs2~293 .lut_mask = 64'h110511AFBB05BBAF;
// defparam \rs2~293 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X27_Y14_N23
stratixii_lcell_ff \rf[10][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][28]~regout ));

// Location: LCCOMB_X27_Y14_N22
stratixii_lcell_comb_1000_028A46CE139B57DF_81_4 \rs2~292 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[18][28]~regout ),
	.datad(\rf[2][28]~regout ),
	.datae(\rf[10][28]~regout ),
	.dataf(\rf[26][28]~regout ),
	.combout(\rs2~292_combout ));
// synopsys translate_off
// defparam \rs2~292 .extended_lut = "off";
// defparam \rs2~292 .lut_mask = 64'h028A46CE139B57DF;
// defparam \rs2~292 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
stratixii_lcell_comb_1000_1103DD0311CFDDCF_81_4 \rs2~286 (
	.dataa(\rf[19][28]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[23][28]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[17][28]~regout ),
	.dataf(\rf[21][28]~regout ),
	.combout(\rs2~286_combout ));
// synopsys translate_off
// defparam \rs2~286 .extended_lut = "off";
// defparam \rs2~286 .lut_mask = 64'h1103DD0311CFDDCF;
// defparam \rs2~286 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
stratixii_lcell_comb_1000_048C159D26AE37BF_81_4 \rs2~287 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[11][28]~regout ),
	.datad(\rf[9][28]~regout ),
	.datae(\rf[15][28]~regout ),
	.dataf(\rf[13][28]~regout ),
	.combout(\rs2~287_combout ));
// synopsys translate_off
// defparam \rs2~287 .extended_lut = "off";
// defparam \rs2~287 .lut_mask = 64'h048C159D26AE37BF;
// defparam \rs2~287 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X19_Y16_N27
stratixii_lcell_ff \rf[3][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.regout(\rf[3][28]~regout ));

// Location: LCCOMB_X19_Y16_N24
stratixii_lcell_comb_1000_270027AA275527FF_81_4 \rs2~285 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rf[1][28]~regout ),
	.datac(\rf[3][28]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[5][28]~regout ),
	.dataf(\rf[7][28]~regout ),
	.combout(\rs2~285_combout ));
// synopsys translate_off
// defparam \rs2~285 .extended_lut = "off";
// defparam \rs2~285 .lut_mask = 64'h270027AA275527FF;
// defparam \rs2~285 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y17_N15
stratixii_lcell_ff \rf[29][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[28]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~14_combout ),
	.regout(\rf[29][28]~regout ));

// Location: LCCOMB_X22_Y17_N22
stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 \rs2~288 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[29][28]~regout ),
	.datad(\rf[27][28]~regout ),
	.datae(\rf[25][28]~regout ),
	.dataf(\rf[31][28]~regout ),
	.combout(\rs2~288_combout ));
// synopsys translate_off
// defparam \rs2~288 .extended_lut = "off";
// defparam \rs2~288 .lut_mask = 64'h02468ACE13579BDF;
// defparam \rs2~288 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 \rs2~289 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~286_combout ),
	.datad(\rs2~287_combout ),
	.datae(\rs2~285_combout ),
	.dataf(\rs2~288_combout ),
	.combout(\rs2~289_combout ));
// synopsys translate_off
// defparam \rs2~289 .extended_lut = "off";
// defparam \rs2~289 .lut_mask = 64'h02468ACE13579BDF;
// defparam \rs2~289 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
stratixii_lcell_comb_1000_04073437C4C7F4F7_81_4 \rs2~294 (
	.dataa(\rs2~291_combout ),
	.datab(\rs2[0]~12_combout ),
	.datac(\rs2[0]~11_combout ),
	.datad(\rs2~293_combout ),
	.datae(\rs2~292_combout ),
	.dataf(\rs2~289_combout ),
	.combout(\rs2~294_combout ));
// synopsys translate_off
// defparam \rs2~294 .extended_lut = "off";
// defparam \rs2~294 .lut_mask = 64'h04073437C4C7F4F7;
// defparam \rs2~294 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y13_N21
stratixii_lcell_ff \rs2[28]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~294_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[28]~reg0_regout ));

// Location: LCCOMB_X23_Y17_N28
stratixii_lcell_comb_1000_00CC33FF47474747_81_4 \rs2~297 (
	.dataa(\rf[13][29]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[15][29]~regout ),
	.datad(\rf[9][29]~regout ),
	.datae(\rf[11][29]~regout ),
	.dataf(\rs2_addr[2]~combout ),
	.combout(\rs2~297_combout ));
// synopsys translate_off
// defparam \rs2~297 .extended_lut = "off";
// defparam \rs2~297 .lut_mask = 64'h00CC33FF47474747;
// defparam \rs2~297 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y13_N3
stratixii_lcell_ff \rf[17][29]~DUPLICATE (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.regout(\rf[17][29]~DUPLICATE_regout ));

// Location: LCFF_X22_Y13_N7
stratixii_lcell_ff \rf[19][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][29]~regout ));

// Location: LCCOMB_X22_Y13_N6
stratixii_lcell_comb_1000_018923AB45CD67EF_81_4 \rs2~296 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[23][29]~regout ),
	.datad(\rf[17][29]~DUPLICATE_regout ),
	.datae(\rf[19][29]~regout ),
	.dataf(\rf[21][29]~regout ),
	.combout(\rs2~296_combout ));
// synopsys translate_off
// defparam \rs2~296 .extended_lut = "off";
// defparam \rs2~296 .lut_mask = 64'h018923AB45CD67EF;
// defparam \rs2~296 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
stratixii_lcell_comb_1000_0123456789ABCDEF_81_4 \rs2~298 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[31][29]~regout ),
	.datad(\rf[27][29]~regout ),
	.datae(\rf[29][29]~regout ),
	.dataf(\rf[25][29]~regout ),
	.combout(\rs2~298_combout ));
// synopsys translate_off
// defparam \rs2~298 .extended_lut = "off";
// defparam \rs2~298 .lut_mask = 64'h0123456789ABCDEF;
// defparam \rs2~298 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
stratixii_lcell_comb_1000_048C26AE159D37BF_81_4 \rs2~295 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[5][29]~regout ),
	.datad(\rf[1][29]~regout ),
	.datae(\rf[3][29]~regout ),
	.dataf(\rf[7][29]~regout ),
	.combout(\rs2~295_combout ));
// synopsys translate_off
// defparam \rs2~295 .extended_lut = "off";
// defparam \rs2~295 .lut_mask = 64'h048C26AE159D37BF;
// defparam \rs2~295 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
stratixii_lcell_comb_1000_101A151FB0BAB5BF_81_4 \rs2~299 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2~297_combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rs2~296_combout ),
	.datae(\rs2~298_combout ),
	.dataf(\rs2~295_combout ),
	.combout(\rs2~299_combout ));
// synopsys translate_off
// defparam \rs2~299 .extended_lut = "off";
// defparam \rs2~299 .lut_mask = 64'h101A151FB0BAB5BF;
// defparam \rs2~299 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y14_N31
stratixii_lcell_ff \rf[14][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][29]~regout ));

// Location: LCCOMB_X26_Y14_N28
stratixii_lcell_comb_1000_404370734C4F7C7F_81_4 \rs2~303 (
	.dataa(\rf[6][29]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[30][29]~regout ),
	.datae(\rf[22][29]~regout ),
	.dataf(\rf[14][29]~regout ),
	.combout(\rs2~303_combout ));
// synopsys translate_off
// defparam \rs2~303 .extended_lut = "off";
// defparam \rs2~303 .lut_mask = 64'h404370734C4F7C7F;
// defparam \rs2~303 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y13_N31
stratixii_lcell_ff \rf[2][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~23_combout ),
	.regout(\rf[2][29]~regout ));

// Location: LCFF_X27_Y14_N13
stratixii_lcell_ff \rf[18][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~24_combout ),
	.regout(\rf[18][29]~regout ));

// Location: LCFF_X27_Y15_N15
stratixii_lcell_ff \rf[10][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~25_combout ),
	.regout(\rf[10][29]~regout ));

// Location: LCCOMB_X27_Y14_N12
stratixii_lcell_comb_1000_01C131F10DCD3DFD_81_4 \rs2~302 (
	.dataa(\rf[26][29]~regout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rf[2][29]~regout ),
	.datae(\rf[18][29]~regout ),
	.dataf(\rf[10][29]~regout ),
	.combout(\rs2~302_combout ));
// synopsys translate_off
// defparam \rs2~302 .extended_lut = "off";
// defparam \rs2~302 .lut_mask = 64'h01C131F10DCD3DFD;
// defparam \rs2~302 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X14_Y14_N13
stratixii_lcell_ff \rf[8][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[29]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][29]~regout ));

// Location: LCCOMB_X17_Y16_N12
stratixii_lcell_comb_1000_010DC1CD313DF1FD_81_4 \rs2~300 (
	.dataa(\rf[28][29]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[20][29]~regout ),
	.datae(\rf[4][29]~regout ),
	.dataf(\rf[12][29]~regout ),
	.combout(\rs2~300_combout ));
// synopsys translate_off
// defparam \rs2~300 .extended_lut = "off";
// defparam \rs2~300 .lut_mask = 64'h010DC1CD313DF1FD;
// defparam \rs2~300 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
stratixii_lcell_comb_1000_010B515BA1ABF1FB_81_4 \rs2~301 (
	.dataa(\rs2[0]~7_combout ),
	.datab(\rf[24][29]~regout ),
	.datac(\rs2[0]~6_combout ),
	.datad(\rf[16][29]~regout ),
	.datae(\rf[8][29]~regout ),
	.dataf(\rs2~300_combout ),
	.combout(\rs2~301_combout ));
// synopsys translate_off
// defparam \rs2~301 .extended_lut = "off";
// defparam \rs2~301 .lut_mask = 64'h010B515BA1ABF1FB;
// defparam \rs2~301 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 \rs2~304 (
	.dataa(\rs2[0]~11_combout ),
	.datab(\rs2[0]~12_combout ),
	.datac(\rs2~299_combout ),
	.datad(\rs2~303_combout ),
	.datae(\rs2~302_combout ),
	.dataf(\rs2~301_combout ),
	.combout(\rs2~304_combout ));
// synopsys translate_off
// defparam \rs2~304 .extended_lut = "off";
// defparam \rs2~304 .lut_mask = 64'h08192A3B4C5D6E7F;
// defparam \rs2~304 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X21_Y13_N25
stratixii_lcell_ff \rs2[29]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~304_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[29]~reg0_regout ));

// Location: LCCOMB_X26_Y21_N28
stratixii_lcell_comb_1000_407043734C7C4F7F_81_4 \rs2~312 (
	.dataa(\rf[2][30]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[10][30]~regout ),
	.datae(\rf[26][30]~regout ),
	.dataf(\rf[18][30]~regout ),
	.combout(\rs2~312_combout ));
// synopsys translate_off
// defparam \rs2~312 .extended_lut = "off";
// defparam \rs2~312 .lut_mask = 64'h407043734C7C4F7F;
// defparam \rs2~312 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y21_N5
stratixii_lcell_ff \rf[30][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~30_combout ),
	.regout(\rf[30][30]~regout ));

// Location: LCFF_X25_Y21_N3
stratixii_lcell_ff \rf[14][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~29_combout ),
	.regout(\rf[14][30]~regout ));

// Location: LCFF_X25_Y21_N1
stratixii_lcell_ff \rf[22][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~28_combout ),
	.regout(\rf[22][30]~regout ));

// Location: LCFF_X26_Y21_N9
stratixii_lcell_ff \rf[6][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~27_combout ),
	.regout(\rf[6][30]~regout ));

// Location: LCCOMB_X25_Y21_N0
stratixii_lcell_comb_1000_001B551BAA1BFF1B_81_4 \rs2~313 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rf[30][30]~regout ),
	.datac(\rf[14][30]~regout ),
	.datad(\rs2_addr[3]~combout ),
	.datae(\rf[22][30]~regout ),
	.dataf(\rf[6][30]~regout ),
	.combout(\rs2~313_combout ));
// synopsys translate_off
// defparam \rs2~313 .extended_lut = "off";
// defparam \rs2~313 .lut_mask = 64'h001B551BAA1BFF1B;
// defparam \rs2~313 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y18_N13
stratixii_lcell_ff \rf[8][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][30]~regout ));

// Location: LCCOMB_X15_Y18_N30
stratixii_lcell_comb_1000_04C434F407C737F7_81_4 \rs2~310 (
	.dataa(\rf[20][30]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[4][30]~regout ),
	.datae(\rf[12][30]~regout ),
	.dataf(\rf[28][30]~regout ),
	.combout(\rs2~310_combout ));
// synopsys translate_off
// defparam \rs2~310 .extended_lut = "off";
// defparam \rs2~310 .lut_mask = 64'h04C434F407C737F7;
// defparam \rs2~310 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
stratixii_lcell_comb_1000_04073437C4C7F4F7_81_4 \rs2~311 (
	.dataa(\rf[16][30]~regout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rs2[0]~6_combout ),
	.datad(\rf[24][30]~regout ),
	.datae(\rf[8][30]~regout ),
	.dataf(\rs2~310_combout ),
	.combout(\rs2~311_combout ));
// synopsys translate_off
// defparam \rs2~311 .extended_lut = "off";
// defparam \rs2~311 .lut_mask = 64'h04073437C4C7F4F7;
// defparam \rs2~311 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
stratixii_lcell_comb_1000_048C159D26AE37BF_81_4 \rs2~305 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[3][30]~regout ),
	.datad(\rf[1][30]~regout ),
	.datae(\rf[7][30]~regout ),
	.dataf(\rf[5][30]~regout ),
	.combout(\rs2~305_combout ));
// synopsys translate_off
// defparam \rs2~305 .extended_lut = "off";
// defparam \rs2~305 .lut_mask = 64'h048C159D26AE37BF;
// defparam \rs2~305 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y20_N9
stratixii_lcell_ff \rf[19][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.regout(\rf[19][30]~regout ));

// Location: LCCOMB_X25_Y20_N10
stratixii_lcell_comb_1000_40704C7C43734F7F_81_4 \rs2~306 (
	.dataa(\rf[17][30]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rs2_addr[2]~combout ),
	.datad(\rf[19][30]~regout ),
	.datae(\rf[21][30]~regout ),
	.dataf(\rf[23][30]~regout ),
	.combout(\rs2~306_combout ));
// synopsys translate_off
// defparam \rs2~306 .extended_lut = "off";
// defparam \rs2~306 .lut_mask = 64'h40704C7C43734F7F;
// defparam \rs2~306 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 \rs2~307 (
	.dataa(\rs2_addr[1]~combout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rf[11][30]~regout ),
	.datad(\rf[15][30]~regout ),
	.datae(\rf[13][30]~regout ),
	.dataf(\rf[9][30]~regout ),
	.combout(\rs2~307_combout ));
// synopsys translate_off
// defparam \rs2~307 .extended_lut = "off";
// defparam \rs2~307 .lut_mask = 64'h041526378C9DAEBF;
// defparam \rs2~307 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X26_Y19_N23
stratixii_lcell_ff \rf[25][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[30]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~12_combout ),
	.regout(\rf[25][30]~regout ));

// Location: LCCOMB_X26_Y18_N16
stratixii_lcell_comb_1000_0522AF220577AF77_81_4 \rs2~308 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rf[27][30]~regout ),
	.datac(\rf[29][30]~regout ),
	.datad(\rs2_addr[1]~combout ),
	.datae(\rf[25][30]~regout ),
	.dataf(\rf[31][30]~regout ),
	.combout(\rs2~308_combout ));
// synopsys translate_off
// defparam \rs2~308 .extended_lut = "off";
// defparam \rs2~308 .lut_mask = 64'h0522AF220577AF77;
// defparam \rs2~308 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
stratixii_lcell_comb_1000_082A4C6E193B5D7F_81_4 \rs2~309 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2~305_combout ),
	.datad(\rs2~306_combout ),
	.datae(\rs2~307_combout ),
	.dataf(\rs2~308_combout ),
	.combout(\rs2~309_combout ));
// synopsys translate_off
// defparam \rs2~309 .extended_lut = "off";
// defparam \rs2~309 .lut_mask = 64'h082A4C6E193B5D7F;
// defparam \rs2~309 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
stratixii_lcell_comb_1000_021346578A9BCEDF_81_4 \rs2~314 (
	.dataa(\rs2[0]~11_combout ),
	.datab(\rs2[0]~12_combout ),
	.datac(\rs2~312_combout ),
	.datad(\rs2~313_combout ),
	.datae(\rs2~311_combout ),
	.dataf(\rs2~309_combout ),
	.combout(\rs2~314_combout ));
// synopsys translate_off
// defparam \rs2~314 .extended_lut = "off";
// defparam \rs2~314 .lut_mask = 64'h021346578A9BCEDF;
// defparam \rs2~314 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y18_N1
stratixii_lcell_ff \rs2[30]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~314_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[30]~reg0_regout ));

// Location: LCFF_X13_Y20_N25
stratixii_lcell_ff \rf[8][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\rd_in[31]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~21_combout ),
	.regout(\rf[8][31]~regout ));

// Location: LCCOMB_X13_Y17_N8
stratixii_lcell_comb_1000_404C707C434F737F_81_4 \rs2~320 (
	.dataa(\rf[4][31]~regout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rs2_addr[4]~combout ),
	.datad(\rf[20][31]~regout ),
	.datae(\rf[12][31]~regout ),
	.dataf(\rf[28][31]~regout ),
	.combout(\rs2~320_combout ));
// synopsys translate_off
// defparam \rs2~320 .extended_lut = "off";
// defparam \rs2~320 .lut_mask = 64'h404C707C434F737F;
// defparam \rs2~320 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
stratixii_lcell_comb_1000_024613578ACE9BDF_81_4 \rs2~321 (
	.dataa(\rs2[0]~6_combout ),
	.datab(\rs2[0]~7_combout ),
	.datac(\rf[8][31]~regout ),
	.datad(\rf[16][31]~regout ),
	.datae(\rf[24][31]~regout ),
	.dataf(\rs2~320_combout ),
	.combout(\rs2~321_combout ));
// synopsys translate_off
// defparam \rs2~321 .extended_lut = "off";
// defparam \rs2~321 .lut_mask = 64'h024613578ACE9BDF;
// defparam \rs2~321 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
stratixii_lcell_comb_1000_021346578A9BCEDF_81_4 \rs2~323 (
	.dataa(\rs2_addr[3]~combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rf[22][31]~regout ),
	.datad(\rf[30][31]~regout ),
	.datae(\rf[14][31]~regout ),
	.dataf(\rf[6][31]~regout ),
	.combout(\rs2~323_combout ));
// synopsys translate_off
// defparam \rs2~323 .extended_lut = "off";
// defparam \rs2~323 .lut_mask = 64'h021346578A9BCEDF;
// defparam \rs2~323 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
stratixii_lcell_comb_1000_01310D3DC1F1CDFD_81_4 \rs2~317 (
	.dataa(\rf[15][31]~regout ),
	.datab(\rs2_addr[2]~combout ),
	.datac(\rs2_addr[1]~combout ),
	.datad(\rf[13][31]~regout ),
	.datae(\rf[11][31]~regout ),
	.dataf(\rf[9][31]~regout ),
	.combout(\rs2~317_combout ));
// synopsys translate_off
// defparam \rs2~317 .extended_lut = "off";
// defparam \rs2~317 .lut_mask = 64'h01310D3DC1F1CDFD;
// defparam \rs2~317 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
stratixii_lcell_comb_1000_0311CF1103DDCFDD_81_4 \rs2~316 (
	.dataa(\rf[23][31]~regout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[19][31]~regout ),
	.datad(\rs2_addr[2]~combout ),
	.datae(\rf[17][31]~regout ),
	.dataf(\rf[21][31]~regout ),
	.combout(\rs2~316_combout ));
// synopsys translate_off
// defparam \rs2~316 .extended_lut = "off";
// defparam \rs2~316 .lut_mask = 64'h0311CF1103DDCFDD;
// defparam \rs2~316 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 \rs2~318 (
	.dataa(\rs2_addr[2]~combout ),
	.datab(\rs2_addr[1]~combout ),
	.datac(\rf[29][31]~regout ),
	.datad(\rf[27][31]~regout ),
	.datae(\rf[25][31]~regout ),
	.dataf(\rf[31][31]~regout ),
	.combout(\rs2~318_combout ));
// synopsys translate_off
// defparam \rs2~318 .extended_lut = "off";
// defparam \rs2~318 .lut_mask = 64'h04268CAE15379DBF;
// defparam \rs2~318 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
stratixii_lcell_comb_1000_404C707C434F737F_81_4 \rs2~319 (
	.dataa(\rs2~315_combout ),
	.datab(\rs2_addr[4]~combout ),
	.datac(\rs2_addr[3]~combout ),
	.datad(\rs2~317_combout ),
	.datae(\rs2~316_combout ),
	.dataf(\rs2~318_combout ),
	.combout(\rs2~319_combout ));
// synopsys translate_off
// defparam \rs2~319 .extended_lut = "off";
// defparam \rs2~319 .lut_mask = 64'h404C707C434F737F;
// defparam \rs2~319 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
stratixii_lcell_comb_1000_024613578ACE9BDF_81_4 \rs2~322 (
	.dataa(\rs2_addr[4]~combout ),
	.datab(\rs2_addr[3]~combout ),
	.datac(\rf[10][31]~regout ),
	.datad(\rf[18][31]~regout ),
	.datae(\rf[26][31]~regout ),
	.dataf(\rf[2][31]~regout ),
	.combout(\rs2~322_combout ));
// synopsys translate_off
// defparam \rs2~322 .extended_lut = "off";
// defparam \rs2~322 .lut_mask = 64'h024613578ACE9BDF;
// defparam \rs2~322 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
stratixii_lcell_comb_1000_04158C9D2637AEBF_81_4 \rs2~324 (
	.dataa(\rs2[0]~11_combout ),
	.datab(\rs2[0]~12_combout ),
	.datac(\rs2~321_combout ),
	.datad(\rs2~323_combout ),
	.datae(\rs2~319_combout ),
	.dataf(\rs2~322_combout ),
	.combout(\rs2~324_combout ));
// synopsys translate_off
// defparam \rs2~324 .extended_lut = "off";
// defparam \rs2~324 .lut_mask = 64'h04158C9D2637AEBF;
// defparam \rs2~324 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X17_Y20_N13
stratixii_lcell_ff \rs2[31]~reg0 (
	.clk(\ALT_INV_clock~clkctrl_outclk ),
	.datain(\rs2~324_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rs2[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.regout(\rs2[31]~reg0_regout ));

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[0]~I (
	.datain(\rs1[0]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[0]));
// synopsys translate_off
// defparam \rs1[0]~I .ddio_mode = "none";
// defparam \rs1[0]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[0]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[0]~I .dqs_out_mode = "none";
// defparam \rs1[0]~I .inclk_input = "normal";
// defparam \rs1[0]~I .input_async_reset = "none";
// defparam \rs1[0]~I .input_power_up = "low";
// defparam \rs1[0]~I .input_register_mode = "none";
// defparam \rs1[0]~I .input_sync_reset = "none";
// defparam \rs1[0]~I .oe_async_reset = "none";
// defparam \rs1[0]~I .oe_power_up = "low";
// defparam \rs1[0]~I .oe_register_mode = "none";
// defparam \rs1[0]~I .oe_sync_reset = "none";
// defparam \rs1[0]~I .operation_mode = "output";
// defparam \rs1[0]~I .output_async_reset = "none";
// defparam \rs1[0]~I .output_power_up = "low";
// defparam \rs1[0]~I .output_register_mode = "none";
// defparam \rs1[0]~I .output_sync_reset = "none";
// defparam \rs1[0]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[0]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[1]~I (
	.datain(\rs1[1]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[1]));
// synopsys translate_off
// defparam \rs1[1]~I .ddio_mode = "none";
// defparam \rs1[1]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[1]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[1]~I .dqs_out_mode = "none";
// defparam \rs1[1]~I .inclk_input = "normal";
// defparam \rs1[1]~I .input_async_reset = "none";
// defparam \rs1[1]~I .input_power_up = "low";
// defparam \rs1[1]~I .input_register_mode = "none";
// defparam \rs1[1]~I .input_sync_reset = "none";
// defparam \rs1[1]~I .oe_async_reset = "none";
// defparam \rs1[1]~I .oe_power_up = "low";
// defparam \rs1[1]~I .oe_register_mode = "none";
// defparam \rs1[1]~I .oe_sync_reset = "none";
// defparam \rs1[1]~I .operation_mode = "output";
// defparam \rs1[1]~I .output_async_reset = "none";
// defparam \rs1[1]~I .output_power_up = "low";
// defparam \rs1[1]~I .output_register_mode = "none";
// defparam \rs1[1]~I .output_sync_reset = "none";
// defparam \rs1[1]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[1]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs1[2]~I (
	.datain(\rs1[2]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[2]));
// synopsys translate_off
// defparam \rs1[2]~I .ddio_mode = "none";
// defparam \rs1[2]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[2]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[2]~I .dqs_out_mode = "none";
// defparam \rs1[2]~I .inclk_input = "normal";
// defparam \rs1[2]~I .input_async_reset = "none";
// defparam \rs1[2]~I .input_power_up = "low";
// defparam \rs1[2]~I .input_register_mode = "none";
// defparam \rs1[2]~I .input_sync_reset = "none";
// defparam \rs1[2]~I .oe_async_reset = "none";
// defparam \rs1[2]~I .oe_power_up = "low";
// defparam \rs1[2]~I .oe_register_mode = "none";
// defparam \rs1[2]~I .oe_sync_reset = "none";
// defparam \rs1[2]~I .operation_mode = "output";
// defparam \rs1[2]~I .output_async_reset = "none";
// defparam \rs1[2]~I .output_power_up = "low";
// defparam \rs1[2]~I .output_register_mode = "none";
// defparam \rs1[2]~I .output_sync_reset = "none";
// defparam \rs1[2]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[2]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[3]~I (
	.datain(\rs1[3]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[3]));
// synopsys translate_off
// defparam \rs1[3]~I .ddio_mode = "none";
// defparam \rs1[3]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[3]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[3]~I .dqs_out_mode = "none";
// defparam \rs1[3]~I .inclk_input = "normal";
// defparam \rs1[3]~I .input_async_reset = "none";
// defparam \rs1[3]~I .input_power_up = "low";
// defparam \rs1[3]~I .input_register_mode = "none";
// defparam \rs1[3]~I .input_sync_reset = "none";
// defparam \rs1[3]~I .oe_async_reset = "none";
// defparam \rs1[3]~I .oe_power_up = "low";
// defparam \rs1[3]~I .oe_register_mode = "none";
// defparam \rs1[3]~I .oe_sync_reset = "none";
// defparam \rs1[3]~I .operation_mode = "output";
// defparam \rs1[3]~I .output_async_reset = "none";
// defparam \rs1[3]~I .output_power_up = "low";
// defparam \rs1[3]~I .output_register_mode = "none";
// defparam \rs1[3]~I .output_sync_reset = "none";
// defparam \rs1[3]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[3]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[4]~I (
	.datain(\rs1[4]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[4]));
// synopsys translate_off
// defparam \rs1[4]~I .ddio_mode = "none";
// defparam \rs1[4]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[4]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[4]~I .dqs_out_mode = "none";
// defparam \rs1[4]~I .inclk_input = "normal";
// defparam \rs1[4]~I .input_async_reset = "none";
// defparam \rs1[4]~I .input_power_up = "low";
// defparam \rs1[4]~I .input_register_mode = "none";
// defparam \rs1[4]~I .input_sync_reset = "none";
// defparam \rs1[4]~I .oe_async_reset = "none";
// defparam \rs1[4]~I .oe_power_up = "low";
// defparam \rs1[4]~I .oe_register_mode = "none";
// defparam \rs1[4]~I .oe_sync_reset = "none";
// defparam \rs1[4]~I .operation_mode = "output";
// defparam \rs1[4]~I .output_async_reset = "none";
// defparam \rs1[4]~I .output_power_up = "low";
// defparam \rs1[4]~I .output_register_mode = "none";
// defparam \rs1[4]~I .output_sync_reset = "none";
// defparam \rs1[4]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[4]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[5]~I (
	.datain(\rs1[5]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[5]));
// synopsys translate_off
// defparam \rs1[5]~I .ddio_mode = "none";
// defparam \rs1[5]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[5]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[5]~I .dqs_out_mode = "none";
// defparam \rs1[5]~I .inclk_input = "normal";
// defparam \rs1[5]~I .input_async_reset = "none";
// defparam \rs1[5]~I .input_power_up = "low";
// defparam \rs1[5]~I .input_register_mode = "none";
// defparam \rs1[5]~I .input_sync_reset = "none";
// defparam \rs1[5]~I .oe_async_reset = "none";
// defparam \rs1[5]~I .oe_power_up = "low";
// defparam \rs1[5]~I .oe_register_mode = "none";
// defparam \rs1[5]~I .oe_sync_reset = "none";
// defparam \rs1[5]~I .operation_mode = "output";
// defparam \rs1[5]~I .output_async_reset = "none";
// defparam \rs1[5]~I .output_power_up = "low";
// defparam \rs1[5]~I .output_register_mode = "none";
// defparam \rs1[5]~I .output_sync_reset = "none";
// defparam \rs1[5]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[5]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[6]~I (
	.datain(\rs1[6]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[6]));
// synopsys translate_off
// defparam \rs1[6]~I .ddio_mode = "none";
// defparam \rs1[6]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[6]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[6]~I .dqs_out_mode = "none";
// defparam \rs1[6]~I .inclk_input = "normal";
// defparam \rs1[6]~I .input_async_reset = "none";
// defparam \rs1[6]~I .input_power_up = "low";
// defparam \rs1[6]~I .input_register_mode = "none";
// defparam \rs1[6]~I .input_sync_reset = "none";
// defparam \rs1[6]~I .oe_async_reset = "none";
// defparam \rs1[6]~I .oe_power_up = "low";
// defparam \rs1[6]~I .oe_register_mode = "none";
// defparam \rs1[6]~I .oe_sync_reset = "none";
// defparam \rs1[6]~I .operation_mode = "output";
// defparam \rs1[6]~I .output_async_reset = "none";
// defparam \rs1[6]~I .output_power_up = "low";
// defparam \rs1[6]~I .output_register_mode = "none";
// defparam \rs1[6]~I .output_sync_reset = "none";
// defparam \rs1[6]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[6]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[7]~I (
	.datain(\rs1[7]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[7]));
// synopsys translate_off
// defparam \rs1[7]~I .ddio_mode = "none";
// defparam \rs1[7]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[7]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[7]~I .dqs_out_mode = "none";
// defparam \rs1[7]~I .inclk_input = "normal";
// defparam \rs1[7]~I .input_async_reset = "none";
// defparam \rs1[7]~I .input_power_up = "low";
// defparam \rs1[7]~I .input_register_mode = "none";
// defparam \rs1[7]~I .input_sync_reset = "none";
// defparam \rs1[7]~I .oe_async_reset = "none";
// defparam \rs1[7]~I .oe_power_up = "low";
// defparam \rs1[7]~I .oe_register_mode = "none";
// defparam \rs1[7]~I .oe_sync_reset = "none";
// defparam \rs1[7]~I .operation_mode = "output";
// defparam \rs1[7]~I .output_async_reset = "none";
// defparam \rs1[7]~I .output_power_up = "low";
// defparam \rs1[7]~I .output_register_mode = "none";
// defparam \rs1[7]~I .output_sync_reset = "none";
// defparam \rs1[7]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[7]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[8]~I (
	.datain(\rs1[8]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[8]));
// synopsys translate_off
// defparam \rs1[8]~I .ddio_mode = "none";
// defparam \rs1[8]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[8]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[8]~I .dqs_out_mode = "none";
// defparam \rs1[8]~I .inclk_input = "normal";
// defparam \rs1[8]~I .input_async_reset = "none";
// defparam \rs1[8]~I .input_power_up = "low";
// defparam \rs1[8]~I .input_register_mode = "none";
// defparam \rs1[8]~I .input_sync_reset = "none";
// defparam \rs1[8]~I .oe_async_reset = "none";
// defparam \rs1[8]~I .oe_power_up = "low";
// defparam \rs1[8]~I .oe_register_mode = "none";
// defparam \rs1[8]~I .oe_sync_reset = "none";
// defparam \rs1[8]~I .operation_mode = "output";
// defparam \rs1[8]~I .output_async_reset = "none";
// defparam \rs1[8]~I .output_power_up = "low";
// defparam \rs1[8]~I .output_register_mode = "none";
// defparam \rs1[8]~I .output_sync_reset = "none";
// defparam \rs1[8]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[8]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs1[9]~I (
	.datain(\rs1[9]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[9]));
// synopsys translate_off
// defparam \rs1[9]~I .ddio_mode = "none";
// defparam \rs1[9]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[9]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[9]~I .dqs_out_mode = "none";
// defparam \rs1[9]~I .inclk_input = "normal";
// defparam \rs1[9]~I .input_async_reset = "none";
// defparam \rs1[9]~I .input_power_up = "low";
// defparam \rs1[9]~I .input_register_mode = "none";
// defparam \rs1[9]~I .input_sync_reset = "none";
// defparam \rs1[9]~I .oe_async_reset = "none";
// defparam \rs1[9]~I .oe_power_up = "low";
// defparam \rs1[9]~I .oe_register_mode = "none";
// defparam \rs1[9]~I .oe_sync_reset = "none";
// defparam \rs1[9]~I .operation_mode = "output";
// defparam \rs1[9]~I .output_async_reset = "none";
// defparam \rs1[9]~I .output_power_up = "low";
// defparam \rs1[9]~I .output_register_mode = "none";
// defparam \rs1[9]~I .output_sync_reset = "none";
// defparam \rs1[9]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[9]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[10]~I (
	.datain(\rs1[10]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[10]));
// synopsys translate_off
// defparam \rs1[10]~I .ddio_mode = "none";
// defparam \rs1[10]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[10]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[10]~I .dqs_out_mode = "none";
// defparam \rs1[10]~I .inclk_input = "normal";
// defparam \rs1[10]~I .input_async_reset = "none";
// defparam \rs1[10]~I .input_power_up = "low";
// defparam \rs1[10]~I .input_register_mode = "none";
// defparam \rs1[10]~I .input_sync_reset = "none";
// defparam \rs1[10]~I .oe_async_reset = "none";
// defparam \rs1[10]~I .oe_power_up = "low";
// defparam \rs1[10]~I .oe_register_mode = "none";
// defparam \rs1[10]~I .oe_sync_reset = "none";
// defparam \rs1[10]~I .operation_mode = "output";
// defparam \rs1[10]~I .output_async_reset = "none";
// defparam \rs1[10]~I .output_power_up = "low";
// defparam \rs1[10]~I .output_register_mode = "none";
// defparam \rs1[10]~I .output_sync_reset = "none";
// defparam \rs1[10]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[10]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[11]~I (
	.datain(\rs1[11]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[11]));
// synopsys translate_off
// defparam \rs1[11]~I .ddio_mode = "none";
// defparam \rs1[11]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[11]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[11]~I .dqs_out_mode = "none";
// defparam \rs1[11]~I .inclk_input = "normal";
// defparam \rs1[11]~I .input_async_reset = "none";
// defparam \rs1[11]~I .input_power_up = "low";
// defparam \rs1[11]~I .input_register_mode = "none";
// defparam \rs1[11]~I .input_sync_reset = "none";
// defparam \rs1[11]~I .oe_async_reset = "none";
// defparam \rs1[11]~I .oe_power_up = "low";
// defparam \rs1[11]~I .oe_register_mode = "none";
// defparam \rs1[11]~I .oe_sync_reset = "none";
// defparam \rs1[11]~I .operation_mode = "output";
// defparam \rs1[11]~I .output_async_reset = "none";
// defparam \rs1[11]~I .output_power_up = "low";
// defparam \rs1[11]~I .output_register_mode = "none";
// defparam \rs1[11]~I .output_sync_reset = "none";
// defparam \rs1[11]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[11]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs1[12]~I (
	.datain(\rs1[12]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[12]));
// synopsys translate_off
// defparam \rs1[12]~I .ddio_mode = "none";
// defparam \rs1[12]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[12]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[12]~I .dqs_out_mode = "none";
// defparam \rs1[12]~I .inclk_input = "normal";
// defparam \rs1[12]~I .input_async_reset = "none";
// defparam \rs1[12]~I .input_power_up = "low";
// defparam \rs1[12]~I .input_register_mode = "none";
// defparam \rs1[12]~I .input_sync_reset = "none";
// defparam \rs1[12]~I .oe_async_reset = "none";
// defparam \rs1[12]~I .oe_power_up = "low";
// defparam \rs1[12]~I .oe_register_mode = "none";
// defparam \rs1[12]~I .oe_sync_reset = "none";
// defparam \rs1[12]~I .operation_mode = "output";
// defparam \rs1[12]~I .output_async_reset = "none";
// defparam \rs1[12]~I .output_power_up = "low";
// defparam \rs1[12]~I .output_register_mode = "none";
// defparam \rs1[12]~I .output_sync_reset = "none";
// defparam \rs1[12]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[12]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[13]~I (
	.datain(\rs1[13]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[13]));
// synopsys translate_off
// defparam \rs1[13]~I .ddio_mode = "none";
// defparam \rs1[13]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[13]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[13]~I .dqs_out_mode = "none";
// defparam \rs1[13]~I .inclk_input = "normal";
// defparam \rs1[13]~I .input_async_reset = "none";
// defparam \rs1[13]~I .input_power_up = "low";
// defparam \rs1[13]~I .input_register_mode = "none";
// defparam \rs1[13]~I .input_sync_reset = "none";
// defparam \rs1[13]~I .oe_async_reset = "none";
// defparam \rs1[13]~I .oe_power_up = "low";
// defparam \rs1[13]~I .oe_register_mode = "none";
// defparam \rs1[13]~I .oe_sync_reset = "none";
// defparam \rs1[13]~I .operation_mode = "output";
// defparam \rs1[13]~I .output_async_reset = "none";
// defparam \rs1[13]~I .output_power_up = "low";
// defparam \rs1[13]~I .output_register_mode = "none";
// defparam \rs1[13]~I .output_sync_reset = "none";
// defparam \rs1[13]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[13]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs1[14]~I (
	.datain(\rs1[14]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[14]));
// synopsys translate_off
// defparam \rs1[14]~I .ddio_mode = "none";
// defparam \rs1[14]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[14]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[14]~I .dqs_out_mode = "none";
// defparam \rs1[14]~I .inclk_input = "normal";
// defparam \rs1[14]~I .input_async_reset = "none";
// defparam \rs1[14]~I .input_power_up = "low";
// defparam \rs1[14]~I .input_register_mode = "none";
// defparam \rs1[14]~I .input_sync_reset = "none";
// defparam \rs1[14]~I .oe_async_reset = "none";
// defparam \rs1[14]~I .oe_power_up = "low";
// defparam \rs1[14]~I .oe_register_mode = "none";
// defparam \rs1[14]~I .oe_sync_reset = "none";
// defparam \rs1[14]~I .operation_mode = "output";
// defparam \rs1[14]~I .output_async_reset = "none";
// defparam \rs1[14]~I .output_power_up = "low";
// defparam \rs1[14]~I .output_register_mode = "none";
// defparam \rs1[14]~I .output_sync_reset = "none";
// defparam \rs1[14]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[14]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs1[15]~I (
	.datain(\rs1[15]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[15]));
// synopsys translate_off
// defparam \rs1[15]~I .ddio_mode = "none";
// defparam \rs1[15]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[15]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[15]~I .dqs_out_mode = "none";
// defparam \rs1[15]~I .inclk_input = "normal";
// defparam \rs1[15]~I .input_async_reset = "none";
// defparam \rs1[15]~I .input_power_up = "low";
// defparam \rs1[15]~I .input_register_mode = "none";
// defparam \rs1[15]~I .input_sync_reset = "none";
// defparam \rs1[15]~I .oe_async_reset = "none";
// defparam \rs1[15]~I .oe_power_up = "low";
// defparam \rs1[15]~I .oe_register_mode = "none";
// defparam \rs1[15]~I .oe_sync_reset = "none";
// defparam \rs1[15]~I .operation_mode = "output";
// defparam \rs1[15]~I .output_async_reset = "none";
// defparam \rs1[15]~I .output_power_up = "low";
// defparam \rs1[15]~I .output_register_mode = "none";
// defparam \rs1[15]~I .output_sync_reset = "none";
// defparam \rs1[15]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[15]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[16]~I (
	.datain(\rs1[16]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[16]));
// synopsys translate_off
// defparam \rs1[16]~I .ddio_mode = "none";
// defparam \rs1[16]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[16]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[16]~I .dqs_out_mode = "none";
// defparam \rs1[16]~I .inclk_input = "normal";
// defparam \rs1[16]~I .input_async_reset = "none";
// defparam \rs1[16]~I .input_power_up = "low";
// defparam \rs1[16]~I .input_register_mode = "none";
// defparam \rs1[16]~I .input_sync_reset = "none";
// defparam \rs1[16]~I .oe_async_reset = "none";
// defparam \rs1[16]~I .oe_power_up = "low";
// defparam \rs1[16]~I .oe_register_mode = "none";
// defparam \rs1[16]~I .oe_sync_reset = "none";
// defparam \rs1[16]~I .operation_mode = "output";
// defparam \rs1[16]~I .output_async_reset = "none";
// defparam \rs1[16]~I .output_power_up = "low";
// defparam \rs1[16]~I .output_register_mode = "none";
// defparam \rs1[16]~I .output_sync_reset = "none";
// defparam \rs1[16]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[16]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[16]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[17]~I (
	.datain(\rs1[17]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[17]));
// synopsys translate_off
// defparam \rs1[17]~I .ddio_mode = "none";
// defparam \rs1[17]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[17]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[17]~I .dqs_out_mode = "none";
// defparam \rs1[17]~I .inclk_input = "normal";
// defparam \rs1[17]~I .input_async_reset = "none";
// defparam \rs1[17]~I .input_power_up = "low";
// defparam \rs1[17]~I .input_register_mode = "none";
// defparam \rs1[17]~I .input_sync_reset = "none";
// defparam \rs1[17]~I .oe_async_reset = "none";
// defparam \rs1[17]~I .oe_power_up = "low";
// defparam \rs1[17]~I .oe_register_mode = "none";
// defparam \rs1[17]~I .oe_sync_reset = "none";
// defparam \rs1[17]~I .operation_mode = "output";
// defparam \rs1[17]~I .output_async_reset = "none";
// defparam \rs1[17]~I .output_power_up = "low";
// defparam \rs1[17]~I .output_register_mode = "none";
// defparam \rs1[17]~I .output_sync_reset = "none";
// defparam \rs1[17]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[17]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[17]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[18]~I (
	.datain(\rs1[18]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[18]));
// synopsys translate_off
// defparam \rs1[18]~I .ddio_mode = "none";
// defparam \rs1[18]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[18]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[18]~I .dqs_out_mode = "none";
// defparam \rs1[18]~I .inclk_input = "normal";
// defparam \rs1[18]~I .input_async_reset = "none";
// defparam \rs1[18]~I .input_power_up = "low";
// defparam \rs1[18]~I .input_register_mode = "none";
// defparam \rs1[18]~I .input_sync_reset = "none";
// defparam \rs1[18]~I .oe_async_reset = "none";
// defparam \rs1[18]~I .oe_power_up = "low";
// defparam \rs1[18]~I .oe_register_mode = "none";
// defparam \rs1[18]~I .oe_sync_reset = "none";
// defparam \rs1[18]~I .operation_mode = "output";
// defparam \rs1[18]~I .output_async_reset = "none";
// defparam \rs1[18]~I .output_power_up = "low";
// defparam \rs1[18]~I .output_register_mode = "none";
// defparam \rs1[18]~I .output_sync_reset = "none";
// defparam \rs1[18]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[18]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[18]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[19]~I (
	.datain(\rs1[19]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[19]));
// synopsys translate_off
// defparam \rs1[19]~I .ddio_mode = "none";
// defparam \rs1[19]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[19]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[19]~I .dqs_out_mode = "none";
// defparam \rs1[19]~I .inclk_input = "normal";
// defparam \rs1[19]~I .input_async_reset = "none";
// defparam \rs1[19]~I .input_power_up = "low";
// defparam \rs1[19]~I .input_register_mode = "none";
// defparam \rs1[19]~I .input_sync_reset = "none";
// defparam \rs1[19]~I .oe_async_reset = "none";
// defparam \rs1[19]~I .oe_power_up = "low";
// defparam \rs1[19]~I .oe_register_mode = "none";
// defparam \rs1[19]~I .oe_sync_reset = "none";
// defparam \rs1[19]~I .operation_mode = "output";
// defparam \rs1[19]~I .output_async_reset = "none";
// defparam \rs1[19]~I .output_power_up = "low";
// defparam \rs1[19]~I .output_register_mode = "none";
// defparam \rs1[19]~I .output_sync_reset = "none";
// defparam \rs1[19]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[19]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[19]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[20]~I (
	.datain(\rs1[20]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[20]));
// synopsys translate_off
// defparam \rs1[20]~I .ddio_mode = "none";
// defparam \rs1[20]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[20]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[20]~I .dqs_out_mode = "none";
// defparam \rs1[20]~I .inclk_input = "normal";
// defparam \rs1[20]~I .input_async_reset = "none";
// defparam \rs1[20]~I .input_power_up = "low";
// defparam \rs1[20]~I .input_register_mode = "none";
// defparam \rs1[20]~I .input_sync_reset = "none";
// defparam \rs1[20]~I .oe_async_reset = "none";
// defparam \rs1[20]~I .oe_power_up = "low";
// defparam \rs1[20]~I .oe_register_mode = "none";
// defparam \rs1[20]~I .oe_sync_reset = "none";
// defparam \rs1[20]~I .operation_mode = "output";
// defparam \rs1[20]~I .output_async_reset = "none";
// defparam \rs1[20]~I .output_power_up = "low";
// defparam \rs1[20]~I .output_register_mode = "none";
// defparam \rs1[20]~I .output_sync_reset = "none";
// defparam \rs1[20]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[20]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[20]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs1[21]~I (
	.datain(\rs1[21]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[21]));
// synopsys translate_off
// defparam \rs1[21]~I .ddio_mode = "none";
// defparam \rs1[21]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[21]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[21]~I .dqs_out_mode = "none";
// defparam \rs1[21]~I .inclk_input = "normal";
// defparam \rs1[21]~I .input_async_reset = "none";
// defparam \rs1[21]~I .input_power_up = "low";
// defparam \rs1[21]~I .input_register_mode = "none";
// defparam \rs1[21]~I .input_sync_reset = "none";
// defparam \rs1[21]~I .oe_async_reset = "none";
// defparam \rs1[21]~I .oe_power_up = "low";
// defparam \rs1[21]~I .oe_register_mode = "none";
// defparam \rs1[21]~I .oe_sync_reset = "none";
// defparam \rs1[21]~I .operation_mode = "output";
// defparam \rs1[21]~I .output_async_reset = "none";
// defparam \rs1[21]~I .output_power_up = "low";
// defparam \rs1[21]~I .output_register_mode = "none";
// defparam \rs1[21]~I .output_sync_reset = "none";
// defparam \rs1[21]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[21]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[21]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs1[22]~I (
	.datain(\rs1[22]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[22]));
// synopsys translate_off
// defparam \rs1[22]~I .ddio_mode = "none";
// defparam \rs1[22]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[22]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[22]~I .dqs_out_mode = "none";
// defparam \rs1[22]~I .inclk_input = "normal";
// defparam \rs1[22]~I .input_async_reset = "none";
// defparam \rs1[22]~I .input_power_up = "low";
// defparam \rs1[22]~I .input_register_mode = "none";
// defparam \rs1[22]~I .input_sync_reset = "none";
// defparam \rs1[22]~I .oe_async_reset = "none";
// defparam \rs1[22]~I .oe_power_up = "low";
// defparam \rs1[22]~I .oe_register_mode = "none";
// defparam \rs1[22]~I .oe_sync_reset = "none";
// defparam \rs1[22]~I .operation_mode = "output";
// defparam \rs1[22]~I .output_async_reset = "none";
// defparam \rs1[22]~I .output_power_up = "low";
// defparam \rs1[22]~I .output_register_mode = "none";
// defparam \rs1[22]~I .output_sync_reset = "none";
// defparam \rs1[22]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[22]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[22]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs1[23]~I (
	.datain(\rs1[23]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[23]));
// synopsys translate_off
// defparam \rs1[23]~I .ddio_mode = "none";
// defparam \rs1[23]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[23]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[23]~I .dqs_out_mode = "none";
// defparam \rs1[23]~I .inclk_input = "normal";
// defparam \rs1[23]~I .input_async_reset = "none";
// defparam \rs1[23]~I .input_power_up = "low";
// defparam \rs1[23]~I .input_register_mode = "none";
// defparam \rs1[23]~I .input_sync_reset = "none";
// defparam \rs1[23]~I .oe_async_reset = "none";
// defparam \rs1[23]~I .oe_power_up = "low";
// defparam \rs1[23]~I .oe_register_mode = "none";
// defparam \rs1[23]~I .oe_sync_reset = "none";
// defparam \rs1[23]~I .operation_mode = "output";
// defparam \rs1[23]~I .output_async_reset = "none";
// defparam \rs1[23]~I .output_power_up = "low";
// defparam \rs1[23]~I .output_register_mode = "none";
// defparam \rs1[23]~I .output_sync_reset = "none";
// defparam \rs1[23]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[23]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[23]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs1[24]~I (
	.datain(\rs1[24]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[24]));
// synopsys translate_off
// defparam \rs1[24]~I .ddio_mode = "none";
// defparam \rs1[24]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[24]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[24]~I .dqs_out_mode = "none";
// defparam \rs1[24]~I .inclk_input = "normal";
// defparam \rs1[24]~I .input_async_reset = "none";
// defparam \rs1[24]~I .input_power_up = "low";
// defparam \rs1[24]~I .input_register_mode = "none";
// defparam \rs1[24]~I .input_sync_reset = "none";
// defparam \rs1[24]~I .oe_async_reset = "none";
// defparam \rs1[24]~I .oe_power_up = "low";
// defparam \rs1[24]~I .oe_register_mode = "none";
// defparam \rs1[24]~I .oe_sync_reset = "none";
// defparam \rs1[24]~I .operation_mode = "output";
// defparam \rs1[24]~I .output_async_reset = "none";
// defparam \rs1[24]~I .output_power_up = "low";
// defparam \rs1[24]~I .output_register_mode = "none";
// defparam \rs1[24]~I .output_sync_reset = "none";
// defparam \rs1[24]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[24]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[24]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs1[25]~I (
	.datain(\rs1[25]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[25]));
// synopsys translate_off
// defparam \rs1[25]~I .ddio_mode = "none";
// defparam \rs1[25]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[25]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[25]~I .dqs_out_mode = "none";
// defparam \rs1[25]~I .inclk_input = "normal";
// defparam \rs1[25]~I .input_async_reset = "none";
// defparam \rs1[25]~I .input_power_up = "low";
// defparam \rs1[25]~I .input_register_mode = "none";
// defparam \rs1[25]~I .input_sync_reset = "none";
// defparam \rs1[25]~I .oe_async_reset = "none";
// defparam \rs1[25]~I .oe_power_up = "low";
// defparam \rs1[25]~I .oe_register_mode = "none";
// defparam \rs1[25]~I .oe_sync_reset = "none";
// defparam \rs1[25]~I .operation_mode = "output";
// defparam \rs1[25]~I .output_async_reset = "none";
// defparam \rs1[25]~I .output_power_up = "low";
// defparam \rs1[25]~I .output_register_mode = "none";
// defparam \rs1[25]~I .output_sync_reset = "none";
// defparam \rs1[25]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[25]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[25]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[26]~I (
	.datain(\rs1[26]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[26]));
// synopsys translate_off
// defparam \rs1[26]~I .ddio_mode = "none";
// defparam \rs1[26]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[26]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[26]~I .dqs_out_mode = "none";
// defparam \rs1[26]~I .inclk_input = "normal";
// defparam \rs1[26]~I .input_async_reset = "none";
// defparam \rs1[26]~I .input_power_up = "low";
// defparam \rs1[26]~I .input_register_mode = "none";
// defparam \rs1[26]~I .input_sync_reset = "none";
// defparam \rs1[26]~I .oe_async_reset = "none";
// defparam \rs1[26]~I .oe_power_up = "low";
// defparam \rs1[26]~I .oe_register_mode = "none";
// defparam \rs1[26]~I .oe_sync_reset = "none";
// defparam \rs1[26]~I .operation_mode = "output";
// defparam \rs1[26]~I .output_async_reset = "none";
// defparam \rs1[26]~I .output_power_up = "low";
// defparam \rs1[26]~I .output_register_mode = "none";
// defparam \rs1[26]~I .output_sync_reset = "none";
// defparam \rs1[26]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[26]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[26]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs1[27]~I (
	.datain(\rs1[27]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[27]));
// synopsys translate_off
// defparam \rs1[27]~I .ddio_mode = "none";
// defparam \rs1[27]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[27]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[27]~I .dqs_out_mode = "none";
// defparam \rs1[27]~I .inclk_input = "normal";
// defparam \rs1[27]~I .input_async_reset = "none";
// defparam \rs1[27]~I .input_power_up = "low";
// defparam \rs1[27]~I .input_register_mode = "none";
// defparam \rs1[27]~I .input_sync_reset = "none";
// defparam \rs1[27]~I .oe_async_reset = "none";
// defparam \rs1[27]~I .oe_power_up = "low";
// defparam \rs1[27]~I .oe_register_mode = "none";
// defparam \rs1[27]~I .oe_sync_reset = "none";
// defparam \rs1[27]~I .operation_mode = "output";
// defparam \rs1[27]~I .output_async_reset = "none";
// defparam \rs1[27]~I .output_power_up = "low";
// defparam \rs1[27]~I .output_register_mode = "none";
// defparam \rs1[27]~I .output_sync_reset = "none";
// defparam \rs1[27]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[27]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[27]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs1[28]~I (
	.datain(\rs1[28]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[28]));
// synopsys translate_off
// defparam \rs1[28]~I .ddio_mode = "none";
// defparam \rs1[28]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[28]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[28]~I .dqs_out_mode = "none";
// defparam \rs1[28]~I .inclk_input = "normal";
// defparam \rs1[28]~I .input_async_reset = "none";
// defparam \rs1[28]~I .input_power_up = "low";
// defparam \rs1[28]~I .input_register_mode = "none";
// defparam \rs1[28]~I .input_sync_reset = "none";
// defparam \rs1[28]~I .oe_async_reset = "none";
// defparam \rs1[28]~I .oe_power_up = "low";
// defparam \rs1[28]~I .oe_register_mode = "none";
// defparam \rs1[28]~I .oe_sync_reset = "none";
// defparam \rs1[28]~I .operation_mode = "output";
// defparam \rs1[28]~I .output_async_reset = "none";
// defparam \rs1[28]~I .output_power_up = "low";
// defparam \rs1[28]~I .output_register_mode = "none";
// defparam \rs1[28]~I .output_sync_reset = "none";
// defparam \rs1[28]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[28]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[28]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[29]~I (
	.datain(\rs1[29]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[29]));
// synopsys translate_off
// defparam \rs1[29]~I .ddio_mode = "none";
// defparam \rs1[29]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[29]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[29]~I .dqs_out_mode = "none";
// defparam \rs1[29]~I .inclk_input = "normal";
// defparam \rs1[29]~I .input_async_reset = "none";
// defparam \rs1[29]~I .input_power_up = "low";
// defparam \rs1[29]~I .input_register_mode = "none";
// defparam \rs1[29]~I .input_sync_reset = "none";
// defparam \rs1[29]~I .oe_async_reset = "none";
// defparam \rs1[29]~I .oe_power_up = "low";
// defparam \rs1[29]~I .oe_register_mode = "none";
// defparam \rs1[29]~I .oe_sync_reset = "none";
// defparam \rs1[29]~I .operation_mode = "output";
// defparam \rs1[29]~I .output_async_reset = "none";
// defparam \rs1[29]~I .output_power_up = "low";
// defparam \rs1[29]~I .output_register_mode = "none";
// defparam \rs1[29]~I .output_sync_reset = "none";
// defparam \rs1[29]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[29]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[29]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[30]~I (
	.datain(\rs1[30]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[30]));
// synopsys translate_off
// defparam \rs1[30]~I .ddio_mode = "none";
// defparam \rs1[30]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[30]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[30]~I .dqs_out_mode = "none";
// defparam \rs1[30]~I .inclk_input = "normal";
// defparam \rs1[30]~I .input_async_reset = "none";
// defparam \rs1[30]~I .input_power_up = "low";
// defparam \rs1[30]~I .input_register_mode = "none";
// defparam \rs1[30]~I .input_sync_reset = "none";
// defparam \rs1[30]~I .oe_async_reset = "none";
// defparam \rs1[30]~I .oe_power_up = "low";
// defparam \rs1[30]~I .oe_register_mode = "none";
// defparam \rs1[30]~I .oe_sync_reset = "none";
// defparam \rs1[30]~I .operation_mode = "output";
// defparam \rs1[30]~I .output_async_reset = "none";
// defparam \rs1[30]~I .output_power_up = "low";
// defparam \rs1[30]~I .output_register_mode = "none";
// defparam \rs1[30]~I .output_sync_reset = "none";
// defparam \rs1[30]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[30]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[30]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs1[31]~I (
	.datain(\rs1[31]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs1[31]));
// synopsys translate_off
// defparam \rs1[31]~I .ddio_mode = "none";
// defparam \rs1[31]~I .ddioinclk_input = "negated_inclk";
// defparam \rs1[31]~I .dqs_delay_buffer_mode = "none";
// defparam \rs1[31]~I .dqs_out_mode = "none";
// defparam \rs1[31]~I .inclk_input = "normal";
// defparam \rs1[31]~I .input_async_reset = "none";
// defparam \rs1[31]~I .input_power_up = "low";
// defparam \rs1[31]~I .input_register_mode = "none";
// defparam \rs1[31]~I .input_sync_reset = "none";
// defparam \rs1[31]~I .oe_async_reset = "none";
// defparam \rs1[31]~I .oe_power_up = "low";
// defparam \rs1[31]~I .oe_register_mode = "none";
// defparam \rs1[31]~I .oe_sync_reset = "none";
// defparam \rs1[31]~I .operation_mode = "output";
// defparam \rs1[31]~I .output_async_reset = "none";
// defparam \rs1[31]~I .output_power_up = "low";
// defparam \rs1[31]~I .output_register_mode = "none";
// defparam \rs1[31]~I .output_sync_reset = "none";
// defparam \rs1[31]~I .sim_dqs_delay_increment = 0;
// defparam \rs1[31]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs1[31]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[0]~I (
	.datain(\rs2[0]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[0]));
// synopsys translate_off
// defparam \rs2[0]~I .ddio_mode = "none";
// defparam \rs2[0]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[0]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[0]~I .dqs_out_mode = "none";
// defparam \rs2[0]~I .inclk_input = "normal";
// defparam \rs2[0]~I .input_async_reset = "none";
// defparam \rs2[0]~I .input_power_up = "low";
// defparam \rs2[0]~I .input_register_mode = "none";
// defparam \rs2[0]~I .input_sync_reset = "none";
// defparam \rs2[0]~I .oe_async_reset = "none";
// defparam \rs2[0]~I .oe_power_up = "low";
// defparam \rs2[0]~I .oe_register_mode = "none";
// defparam \rs2[0]~I .oe_sync_reset = "none";
// defparam \rs2[0]~I .operation_mode = "output";
// defparam \rs2[0]~I .output_async_reset = "none";
// defparam \rs2[0]~I .output_power_up = "low";
// defparam \rs2[0]~I .output_register_mode = "none";
// defparam \rs2[0]~I .output_sync_reset = "none";
// defparam \rs2[0]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[0]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs2[1]~I (
	.datain(\rs2[1]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[1]));
// synopsys translate_off
// defparam \rs2[1]~I .ddio_mode = "none";
// defparam \rs2[1]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[1]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[1]~I .dqs_out_mode = "none";
// defparam \rs2[1]~I .inclk_input = "normal";
// defparam \rs2[1]~I .input_async_reset = "none";
// defparam \rs2[1]~I .input_power_up = "low";
// defparam \rs2[1]~I .input_register_mode = "none";
// defparam \rs2[1]~I .input_sync_reset = "none";
// defparam \rs2[1]~I .oe_async_reset = "none";
// defparam \rs2[1]~I .oe_power_up = "low";
// defparam \rs2[1]~I .oe_register_mode = "none";
// defparam \rs2[1]~I .oe_sync_reset = "none";
// defparam \rs2[1]~I .operation_mode = "output";
// defparam \rs2[1]~I .output_async_reset = "none";
// defparam \rs2[1]~I .output_power_up = "low";
// defparam \rs2[1]~I .output_register_mode = "none";
// defparam \rs2[1]~I .output_sync_reset = "none";
// defparam \rs2[1]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[1]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[2]~I (
	.datain(\rs2[2]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[2]));
// synopsys translate_off
// defparam \rs2[2]~I .ddio_mode = "none";
// defparam \rs2[2]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[2]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[2]~I .dqs_out_mode = "none";
// defparam \rs2[2]~I .inclk_input = "normal";
// defparam \rs2[2]~I .input_async_reset = "none";
// defparam \rs2[2]~I .input_power_up = "low";
// defparam \rs2[2]~I .input_register_mode = "none";
// defparam \rs2[2]~I .input_sync_reset = "none";
// defparam \rs2[2]~I .oe_async_reset = "none";
// defparam \rs2[2]~I .oe_power_up = "low";
// defparam \rs2[2]~I .oe_register_mode = "none";
// defparam \rs2[2]~I .oe_sync_reset = "none";
// defparam \rs2[2]~I .operation_mode = "output";
// defparam \rs2[2]~I .output_async_reset = "none";
// defparam \rs2[2]~I .output_power_up = "low";
// defparam \rs2[2]~I .output_register_mode = "none";
// defparam \rs2[2]~I .output_sync_reset = "none";
// defparam \rs2[2]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[2]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs2[3]~I (
	.datain(\rs2[3]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[3]));
// synopsys translate_off
// defparam \rs2[3]~I .ddio_mode = "none";
// defparam \rs2[3]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[3]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[3]~I .dqs_out_mode = "none";
// defparam \rs2[3]~I .inclk_input = "normal";
// defparam \rs2[3]~I .input_async_reset = "none";
// defparam \rs2[3]~I .input_power_up = "low";
// defparam \rs2[3]~I .input_register_mode = "none";
// defparam \rs2[3]~I .input_sync_reset = "none";
// defparam \rs2[3]~I .oe_async_reset = "none";
// defparam \rs2[3]~I .oe_power_up = "low";
// defparam \rs2[3]~I .oe_register_mode = "none";
// defparam \rs2[3]~I .oe_sync_reset = "none";
// defparam \rs2[3]~I .operation_mode = "output";
// defparam \rs2[3]~I .output_async_reset = "none";
// defparam \rs2[3]~I .output_power_up = "low";
// defparam \rs2[3]~I .output_register_mode = "none";
// defparam \rs2[3]~I .output_sync_reset = "none";
// defparam \rs2[3]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[3]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[4]~I (
	.datain(\rs2[4]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[4]));
// synopsys translate_off
// defparam \rs2[4]~I .ddio_mode = "none";
// defparam \rs2[4]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[4]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[4]~I .dqs_out_mode = "none";
// defparam \rs2[4]~I .inclk_input = "normal";
// defparam \rs2[4]~I .input_async_reset = "none";
// defparam \rs2[4]~I .input_power_up = "low";
// defparam \rs2[4]~I .input_register_mode = "none";
// defparam \rs2[4]~I .input_sync_reset = "none";
// defparam \rs2[4]~I .oe_async_reset = "none";
// defparam \rs2[4]~I .oe_power_up = "low";
// defparam \rs2[4]~I .oe_register_mode = "none";
// defparam \rs2[4]~I .oe_sync_reset = "none";
// defparam \rs2[4]~I .operation_mode = "output";
// defparam \rs2[4]~I .output_async_reset = "none";
// defparam \rs2[4]~I .output_power_up = "low";
// defparam \rs2[4]~I .output_register_mode = "none";
// defparam \rs2[4]~I .output_sync_reset = "none";
// defparam \rs2[4]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[4]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[5]~I (
	.datain(\rs2[5]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[5]));
// synopsys translate_off
// defparam \rs2[5]~I .ddio_mode = "none";
// defparam \rs2[5]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[5]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[5]~I .dqs_out_mode = "none";
// defparam \rs2[5]~I .inclk_input = "normal";
// defparam \rs2[5]~I .input_async_reset = "none";
// defparam \rs2[5]~I .input_power_up = "low";
// defparam \rs2[5]~I .input_register_mode = "none";
// defparam \rs2[5]~I .input_sync_reset = "none";
// defparam \rs2[5]~I .oe_async_reset = "none";
// defparam \rs2[5]~I .oe_power_up = "low";
// defparam \rs2[5]~I .oe_register_mode = "none";
// defparam \rs2[5]~I .oe_sync_reset = "none";
// defparam \rs2[5]~I .operation_mode = "output";
// defparam \rs2[5]~I .output_async_reset = "none";
// defparam \rs2[5]~I .output_power_up = "low";
// defparam \rs2[5]~I .output_register_mode = "none";
// defparam \rs2[5]~I .output_sync_reset = "none";
// defparam \rs2[5]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[5]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs2[6]~I (
	.datain(\rs2[6]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[6]));
// synopsys translate_off
// defparam \rs2[6]~I .ddio_mode = "none";
// defparam \rs2[6]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[6]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[6]~I .dqs_out_mode = "none";
// defparam \rs2[6]~I .inclk_input = "normal";
// defparam \rs2[6]~I .input_async_reset = "none";
// defparam \rs2[6]~I .input_power_up = "low";
// defparam \rs2[6]~I .input_register_mode = "none";
// defparam \rs2[6]~I .input_sync_reset = "none";
// defparam \rs2[6]~I .oe_async_reset = "none";
// defparam \rs2[6]~I .oe_power_up = "low";
// defparam \rs2[6]~I .oe_register_mode = "none";
// defparam \rs2[6]~I .oe_sync_reset = "none";
// defparam \rs2[6]~I .operation_mode = "output";
// defparam \rs2[6]~I .output_async_reset = "none";
// defparam \rs2[6]~I .output_power_up = "low";
// defparam \rs2[6]~I .output_register_mode = "none";
// defparam \rs2[6]~I .output_sync_reset = "none";
// defparam \rs2[6]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[6]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs2[7]~I (
	.datain(\rs2[7]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[7]));
// synopsys translate_off
// defparam \rs2[7]~I .ddio_mode = "none";
// defparam \rs2[7]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[7]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[7]~I .dqs_out_mode = "none";
// defparam \rs2[7]~I .inclk_input = "normal";
// defparam \rs2[7]~I .input_async_reset = "none";
// defparam \rs2[7]~I .input_power_up = "low";
// defparam \rs2[7]~I .input_register_mode = "none";
// defparam \rs2[7]~I .input_sync_reset = "none";
// defparam \rs2[7]~I .oe_async_reset = "none";
// defparam \rs2[7]~I .oe_power_up = "low";
// defparam \rs2[7]~I .oe_register_mode = "none";
// defparam \rs2[7]~I .oe_sync_reset = "none";
// defparam \rs2[7]~I .operation_mode = "output";
// defparam \rs2[7]~I .output_async_reset = "none";
// defparam \rs2[7]~I .output_power_up = "low";
// defparam \rs2[7]~I .output_register_mode = "none";
// defparam \rs2[7]~I .output_sync_reset = "none";
// defparam \rs2[7]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[7]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[8]~I (
	.datain(\rs2[8]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[8]));
// synopsys translate_off
// defparam \rs2[8]~I .ddio_mode = "none";
// defparam \rs2[8]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[8]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[8]~I .dqs_out_mode = "none";
// defparam \rs2[8]~I .inclk_input = "normal";
// defparam \rs2[8]~I .input_async_reset = "none";
// defparam \rs2[8]~I .input_power_up = "low";
// defparam \rs2[8]~I .input_register_mode = "none";
// defparam \rs2[8]~I .input_sync_reset = "none";
// defparam \rs2[8]~I .oe_async_reset = "none";
// defparam \rs2[8]~I .oe_power_up = "low";
// defparam \rs2[8]~I .oe_register_mode = "none";
// defparam \rs2[8]~I .oe_sync_reset = "none";
// defparam \rs2[8]~I .operation_mode = "output";
// defparam \rs2[8]~I .output_async_reset = "none";
// defparam \rs2[8]~I .output_power_up = "low";
// defparam \rs2[8]~I .output_register_mode = "none";
// defparam \rs2[8]~I .output_sync_reset = "none";
// defparam \rs2[8]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[8]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs2[9]~I (
	.datain(\rs2[9]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[9]));
// synopsys translate_off
// defparam \rs2[9]~I .ddio_mode = "none";
// defparam \rs2[9]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[9]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[9]~I .dqs_out_mode = "none";
// defparam \rs2[9]~I .inclk_input = "normal";
// defparam \rs2[9]~I .input_async_reset = "none";
// defparam \rs2[9]~I .input_power_up = "low";
// defparam \rs2[9]~I .input_register_mode = "none";
// defparam \rs2[9]~I .input_sync_reset = "none";
// defparam \rs2[9]~I .oe_async_reset = "none";
// defparam \rs2[9]~I .oe_power_up = "low";
// defparam \rs2[9]~I .oe_register_mode = "none";
// defparam \rs2[9]~I .oe_sync_reset = "none";
// defparam \rs2[9]~I .operation_mode = "output";
// defparam \rs2[9]~I .output_async_reset = "none";
// defparam \rs2[9]~I .output_power_up = "low";
// defparam \rs2[9]~I .output_register_mode = "none";
// defparam \rs2[9]~I .output_sync_reset = "none";
// defparam \rs2[9]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[9]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[10]~I (
	.datain(\rs2[10]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[10]));
// synopsys translate_off
// defparam \rs2[10]~I .ddio_mode = "none";
// defparam \rs2[10]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[10]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[10]~I .dqs_out_mode = "none";
// defparam \rs2[10]~I .inclk_input = "normal";
// defparam \rs2[10]~I .input_async_reset = "none";
// defparam \rs2[10]~I .input_power_up = "low";
// defparam \rs2[10]~I .input_register_mode = "none";
// defparam \rs2[10]~I .input_sync_reset = "none";
// defparam \rs2[10]~I .oe_async_reset = "none";
// defparam \rs2[10]~I .oe_power_up = "low";
// defparam \rs2[10]~I .oe_register_mode = "none";
// defparam \rs2[10]~I .oe_sync_reset = "none";
// defparam \rs2[10]~I .operation_mode = "output";
// defparam \rs2[10]~I .output_async_reset = "none";
// defparam \rs2[10]~I .output_power_up = "low";
// defparam \rs2[10]~I .output_register_mode = "none";
// defparam \rs2[10]~I .output_sync_reset = "none";
// defparam \rs2[10]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[10]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs2[11]~I (
	.datain(\rs2[11]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[11]));
// synopsys translate_off
// defparam \rs2[11]~I .ddio_mode = "none";
// defparam \rs2[11]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[11]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[11]~I .dqs_out_mode = "none";
// defparam \rs2[11]~I .inclk_input = "normal";
// defparam \rs2[11]~I .input_async_reset = "none";
// defparam \rs2[11]~I .input_power_up = "low";
// defparam \rs2[11]~I .input_register_mode = "none";
// defparam \rs2[11]~I .input_sync_reset = "none";
// defparam \rs2[11]~I .oe_async_reset = "none";
// defparam \rs2[11]~I .oe_power_up = "low";
// defparam \rs2[11]~I .oe_register_mode = "none";
// defparam \rs2[11]~I .oe_sync_reset = "none";
// defparam \rs2[11]~I .operation_mode = "output";
// defparam \rs2[11]~I .output_async_reset = "none";
// defparam \rs2[11]~I .output_power_up = "low";
// defparam \rs2[11]~I .output_register_mode = "none";
// defparam \rs2[11]~I .output_sync_reset = "none";
// defparam \rs2[11]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[11]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[12]~I (
	.datain(\rs2[12]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[12]));
// synopsys translate_off
// defparam \rs2[12]~I .ddio_mode = "none";
// defparam \rs2[12]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[12]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[12]~I .dqs_out_mode = "none";
// defparam \rs2[12]~I .inclk_input = "normal";
// defparam \rs2[12]~I .input_async_reset = "none";
// defparam \rs2[12]~I .input_power_up = "low";
// defparam \rs2[12]~I .input_register_mode = "none";
// defparam \rs2[12]~I .input_sync_reset = "none";
// defparam \rs2[12]~I .oe_async_reset = "none";
// defparam \rs2[12]~I .oe_power_up = "low";
// defparam \rs2[12]~I .oe_register_mode = "none";
// defparam \rs2[12]~I .oe_sync_reset = "none";
// defparam \rs2[12]~I .operation_mode = "output";
// defparam \rs2[12]~I .output_async_reset = "none";
// defparam \rs2[12]~I .output_power_up = "low";
// defparam \rs2[12]~I .output_register_mode = "none";
// defparam \rs2[12]~I .output_sync_reset = "none";
// defparam \rs2[12]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[12]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[13]~I (
	.datain(\rs2[13]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[13]));
// synopsys translate_off
// defparam \rs2[13]~I .ddio_mode = "none";
// defparam \rs2[13]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[13]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[13]~I .dqs_out_mode = "none";
// defparam \rs2[13]~I .inclk_input = "normal";
// defparam \rs2[13]~I .input_async_reset = "none";
// defparam \rs2[13]~I .input_power_up = "low";
// defparam \rs2[13]~I .input_register_mode = "none";
// defparam \rs2[13]~I .input_sync_reset = "none";
// defparam \rs2[13]~I .oe_async_reset = "none";
// defparam \rs2[13]~I .oe_power_up = "low";
// defparam \rs2[13]~I .oe_register_mode = "none";
// defparam \rs2[13]~I .oe_sync_reset = "none";
// defparam \rs2[13]~I .operation_mode = "output";
// defparam \rs2[13]~I .output_async_reset = "none";
// defparam \rs2[13]~I .output_power_up = "low";
// defparam \rs2[13]~I .output_register_mode = "none";
// defparam \rs2[13]~I .output_sync_reset = "none";
// defparam \rs2[13]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[13]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[14]~I (
	.datain(\rs2[14]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[14]));
// synopsys translate_off
// defparam \rs2[14]~I .ddio_mode = "none";
// defparam \rs2[14]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[14]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[14]~I .dqs_out_mode = "none";
// defparam \rs2[14]~I .inclk_input = "normal";
// defparam \rs2[14]~I .input_async_reset = "none";
// defparam \rs2[14]~I .input_power_up = "low";
// defparam \rs2[14]~I .input_register_mode = "none";
// defparam \rs2[14]~I .input_sync_reset = "none";
// defparam \rs2[14]~I .oe_async_reset = "none";
// defparam \rs2[14]~I .oe_power_up = "low";
// defparam \rs2[14]~I .oe_register_mode = "none";
// defparam \rs2[14]~I .oe_sync_reset = "none";
// defparam \rs2[14]~I .operation_mode = "output";
// defparam \rs2[14]~I .output_async_reset = "none";
// defparam \rs2[14]~I .output_power_up = "low";
// defparam \rs2[14]~I .output_register_mode = "none";
// defparam \rs2[14]~I .output_sync_reset = "none";
// defparam \rs2[14]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[14]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[15]~I (
	.datain(\rs2[15]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[15]));
// synopsys translate_off
// defparam \rs2[15]~I .ddio_mode = "none";
// defparam \rs2[15]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[15]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[15]~I .dqs_out_mode = "none";
// defparam \rs2[15]~I .inclk_input = "normal";
// defparam \rs2[15]~I .input_async_reset = "none";
// defparam \rs2[15]~I .input_power_up = "low";
// defparam \rs2[15]~I .input_register_mode = "none";
// defparam \rs2[15]~I .input_sync_reset = "none";
// defparam \rs2[15]~I .oe_async_reset = "none";
// defparam \rs2[15]~I .oe_power_up = "low";
// defparam \rs2[15]~I .oe_register_mode = "none";
// defparam \rs2[15]~I .oe_sync_reset = "none";
// defparam \rs2[15]~I .operation_mode = "output";
// defparam \rs2[15]~I .output_async_reset = "none";
// defparam \rs2[15]~I .output_power_up = "low";
// defparam \rs2[15]~I .output_register_mode = "none";
// defparam \rs2[15]~I .output_sync_reset = "none";
// defparam \rs2[15]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[15]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[16]~I (
	.datain(\rs2[16]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[16]));
// synopsys translate_off
// defparam \rs2[16]~I .ddio_mode = "none";
// defparam \rs2[16]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[16]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[16]~I .dqs_out_mode = "none";
// defparam \rs2[16]~I .inclk_input = "normal";
// defparam \rs2[16]~I .input_async_reset = "none";
// defparam \rs2[16]~I .input_power_up = "low";
// defparam \rs2[16]~I .input_register_mode = "none";
// defparam \rs2[16]~I .input_sync_reset = "none";
// defparam \rs2[16]~I .oe_async_reset = "none";
// defparam \rs2[16]~I .oe_power_up = "low";
// defparam \rs2[16]~I .oe_register_mode = "none";
// defparam \rs2[16]~I .oe_sync_reset = "none";
// defparam \rs2[16]~I .operation_mode = "output";
// defparam \rs2[16]~I .output_async_reset = "none";
// defparam \rs2[16]~I .output_power_up = "low";
// defparam \rs2[16]~I .output_register_mode = "none";
// defparam \rs2[16]~I .output_sync_reset = "none";
// defparam \rs2[16]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[16]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[16]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[17]~I (
	.datain(\rs2[17]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[17]));
// synopsys translate_off
// defparam \rs2[17]~I .ddio_mode = "none";
// defparam \rs2[17]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[17]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[17]~I .dqs_out_mode = "none";
// defparam \rs2[17]~I .inclk_input = "normal";
// defparam \rs2[17]~I .input_async_reset = "none";
// defparam \rs2[17]~I .input_power_up = "low";
// defparam \rs2[17]~I .input_register_mode = "none";
// defparam \rs2[17]~I .input_sync_reset = "none";
// defparam \rs2[17]~I .oe_async_reset = "none";
// defparam \rs2[17]~I .oe_power_up = "low";
// defparam \rs2[17]~I .oe_register_mode = "none";
// defparam \rs2[17]~I .oe_sync_reset = "none";
// defparam \rs2[17]~I .operation_mode = "output";
// defparam \rs2[17]~I .output_async_reset = "none";
// defparam \rs2[17]~I .output_power_up = "low";
// defparam \rs2[17]~I .output_register_mode = "none";
// defparam \rs2[17]~I .output_sync_reset = "none";
// defparam \rs2[17]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[17]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[17]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[18]~I (
	.datain(\rs2[18]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[18]));
// synopsys translate_off
// defparam \rs2[18]~I .ddio_mode = "none";
// defparam \rs2[18]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[18]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[18]~I .dqs_out_mode = "none";
// defparam \rs2[18]~I .inclk_input = "normal";
// defparam \rs2[18]~I .input_async_reset = "none";
// defparam \rs2[18]~I .input_power_up = "low";
// defparam \rs2[18]~I .input_register_mode = "none";
// defparam \rs2[18]~I .input_sync_reset = "none";
// defparam \rs2[18]~I .oe_async_reset = "none";
// defparam \rs2[18]~I .oe_power_up = "low";
// defparam \rs2[18]~I .oe_register_mode = "none";
// defparam \rs2[18]~I .oe_sync_reset = "none";
// defparam \rs2[18]~I .operation_mode = "output";
// defparam \rs2[18]~I .output_async_reset = "none";
// defparam \rs2[18]~I .output_power_up = "low";
// defparam \rs2[18]~I .output_register_mode = "none";
// defparam \rs2[18]~I .output_sync_reset = "none";
// defparam \rs2[18]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[18]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[18]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[19]~I (
	.datain(\rs2[19]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[19]));
// synopsys translate_off
// defparam \rs2[19]~I .ddio_mode = "none";
// defparam \rs2[19]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[19]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[19]~I .dqs_out_mode = "none";
// defparam \rs2[19]~I .inclk_input = "normal";
// defparam \rs2[19]~I .input_async_reset = "none";
// defparam \rs2[19]~I .input_power_up = "low";
// defparam \rs2[19]~I .input_register_mode = "none";
// defparam \rs2[19]~I .input_sync_reset = "none";
// defparam \rs2[19]~I .oe_async_reset = "none";
// defparam \rs2[19]~I .oe_power_up = "low";
// defparam \rs2[19]~I .oe_register_mode = "none";
// defparam \rs2[19]~I .oe_sync_reset = "none";
// defparam \rs2[19]~I .operation_mode = "output";
// defparam \rs2[19]~I .output_async_reset = "none";
// defparam \rs2[19]~I .output_power_up = "low";
// defparam \rs2[19]~I .output_register_mode = "none";
// defparam \rs2[19]~I .output_sync_reset = "none";
// defparam \rs2[19]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[19]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[19]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[20]~I (
	.datain(\rs2[20]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[20]));
// synopsys translate_off
// defparam \rs2[20]~I .ddio_mode = "none";
// defparam \rs2[20]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[20]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[20]~I .dqs_out_mode = "none";
// defparam \rs2[20]~I .inclk_input = "normal";
// defparam \rs2[20]~I .input_async_reset = "none";
// defparam \rs2[20]~I .input_power_up = "low";
// defparam \rs2[20]~I .input_register_mode = "none";
// defparam \rs2[20]~I .input_sync_reset = "none";
// defparam \rs2[20]~I .oe_async_reset = "none";
// defparam \rs2[20]~I .oe_power_up = "low";
// defparam \rs2[20]~I .oe_register_mode = "none";
// defparam \rs2[20]~I .oe_sync_reset = "none";
// defparam \rs2[20]~I .operation_mode = "output";
// defparam \rs2[20]~I .output_async_reset = "none";
// defparam \rs2[20]~I .output_power_up = "low";
// defparam \rs2[20]~I .output_register_mode = "none";
// defparam \rs2[20]~I .output_sync_reset = "none";
// defparam \rs2[20]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[20]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[20]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs2[21]~I (
	.datain(\rs2[21]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[21]));
// synopsys translate_off
// defparam \rs2[21]~I .ddio_mode = "none";
// defparam \rs2[21]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[21]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[21]~I .dqs_out_mode = "none";
// defparam \rs2[21]~I .inclk_input = "normal";
// defparam \rs2[21]~I .input_async_reset = "none";
// defparam \rs2[21]~I .input_power_up = "low";
// defparam \rs2[21]~I .input_register_mode = "none";
// defparam \rs2[21]~I .input_sync_reset = "none";
// defparam \rs2[21]~I .oe_async_reset = "none";
// defparam \rs2[21]~I .oe_power_up = "low";
// defparam \rs2[21]~I .oe_register_mode = "none";
// defparam \rs2[21]~I .oe_sync_reset = "none";
// defparam \rs2[21]~I .operation_mode = "output";
// defparam \rs2[21]~I .output_async_reset = "none";
// defparam \rs2[21]~I .output_power_up = "low";
// defparam \rs2[21]~I .output_register_mode = "none";
// defparam \rs2[21]~I .output_sync_reset = "none";
// defparam \rs2[21]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[21]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[21]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs2[22]~I (
	.datain(\rs2[22]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[22]));
// synopsys translate_off
// defparam \rs2[22]~I .ddio_mode = "none";
// defparam \rs2[22]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[22]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[22]~I .dqs_out_mode = "none";
// defparam \rs2[22]~I .inclk_input = "normal";
// defparam \rs2[22]~I .input_async_reset = "none";
// defparam \rs2[22]~I .input_power_up = "low";
// defparam \rs2[22]~I .input_register_mode = "none";
// defparam \rs2[22]~I .input_sync_reset = "none";
// defparam \rs2[22]~I .oe_async_reset = "none";
// defparam \rs2[22]~I .oe_power_up = "low";
// defparam \rs2[22]~I .oe_register_mode = "none";
// defparam \rs2[22]~I .oe_sync_reset = "none";
// defparam \rs2[22]~I .operation_mode = "output";
// defparam \rs2[22]~I .output_async_reset = "none";
// defparam \rs2[22]~I .output_power_up = "low";
// defparam \rs2[22]~I .output_register_mode = "none";
// defparam \rs2[22]~I .output_sync_reset = "none";
// defparam \rs2[22]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[22]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[22]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs2[23]~I (
	.datain(\rs2[23]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[23]));
// synopsys translate_off
// defparam \rs2[23]~I .ddio_mode = "none";
// defparam \rs2[23]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[23]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[23]~I .dqs_out_mode = "none";
// defparam \rs2[23]~I .inclk_input = "normal";
// defparam \rs2[23]~I .input_async_reset = "none";
// defparam \rs2[23]~I .input_power_up = "low";
// defparam \rs2[23]~I .input_register_mode = "none";
// defparam \rs2[23]~I .input_sync_reset = "none";
// defparam \rs2[23]~I .oe_async_reset = "none";
// defparam \rs2[23]~I .oe_power_up = "low";
// defparam \rs2[23]~I .oe_register_mode = "none";
// defparam \rs2[23]~I .oe_sync_reset = "none";
// defparam \rs2[23]~I .operation_mode = "output";
// defparam \rs2[23]~I .output_async_reset = "none";
// defparam \rs2[23]~I .output_power_up = "low";
// defparam \rs2[23]~I .output_register_mode = "none";
// defparam \rs2[23]~I .output_sync_reset = "none";
// defparam \rs2[23]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[23]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[23]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[24]~I (
	.datain(\rs2[24]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[24]));
// synopsys translate_off
// defparam \rs2[24]~I .ddio_mode = "none";
// defparam \rs2[24]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[24]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[24]~I .dqs_out_mode = "none";
// defparam \rs2[24]~I .inclk_input = "normal";
// defparam \rs2[24]~I .input_async_reset = "none";
// defparam \rs2[24]~I .input_power_up = "low";
// defparam \rs2[24]~I .input_register_mode = "none";
// defparam \rs2[24]~I .input_sync_reset = "none";
// defparam \rs2[24]~I .oe_async_reset = "none";
// defparam \rs2[24]~I .oe_power_up = "low";
// defparam \rs2[24]~I .oe_register_mode = "none";
// defparam \rs2[24]~I .oe_sync_reset = "none";
// defparam \rs2[24]~I .operation_mode = "output";
// defparam \rs2[24]~I .output_async_reset = "none";
// defparam \rs2[24]~I .output_power_up = "low";
// defparam \rs2[24]~I .output_register_mode = "none";
// defparam \rs2[24]~I .output_sync_reset = "none";
// defparam \rs2[24]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[24]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[24]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[25]~I (
	.datain(\rs2[25]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[25]));
// synopsys translate_off
// defparam \rs2[25]~I .ddio_mode = "none";
// defparam \rs2[25]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[25]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[25]~I .dqs_out_mode = "none";
// defparam \rs2[25]~I .inclk_input = "normal";
// defparam \rs2[25]~I .input_async_reset = "none";
// defparam \rs2[25]~I .input_power_up = "low";
// defparam \rs2[25]~I .input_register_mode = "none";
// defparam \rs2[25]~I .input_sync_reset = "none";
// defparam \rs2[25]~I .oe_async_reset = "none";
// defparam \rs2[25]~I .oe_power_up = "low";
// defparam \rs2[25]~I .oe_register_mode = "none";
// defparam \rs2[25]~I .oe_sync_reset = "none";
// defparam \rs2[25]~I .operation_mode = "output";
// defparam \rs2[25]~I .output_async_reset = "none";
// defparam \rs2[25]~I .output_power_up = "low";
// defparam \rs2[25]~I .output_register_mode = "none";
// defparam \rs2[25]~I .output_sync_reset = "none";
// defparam \rs2[25]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[25]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[25]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs2[26]~I (
	.datain(\rs2[26]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[26]));
// synopsys translate_off
// defparam \rs2[26]~I .ddio_mode = "none";
// defparam \rs2[26]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[26]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[26]~I .dqs_out_mode = "none";
// defparam \rs2[26]~I .inclk_input = "normal";
// defparam \rs2[26]~I .input_async_reset = "none";
// defparam \rs2[26]~I .input_power_up = "low";
// defparam \rs2[26]~I .input_register_mode = "none";
// defparam \rs2[26]~I .input_sync_reset = "none";
// defparam \rs2[26]~I .oe_async_reset = "none";
// defparam \rs2[26]~I .oe_power_up = "low";
// defparam \rs2[26]~I .oe_register_mode = "none";
// defparam \rs2[26]~I .oe_sync_reset = "none";
// defparam \rs2[26]~I .operation_mode = "output";
// defparam \rs2[26]~I .output_async_reset = "none";
// defparam \rs2[26]~I .output_power_up = "low";
// defparam \rs2[26]~I .output_register_mode = "none";
// defparam \rs2[26]~I .output_sync_reset = "none";
// defparam \rs2[26]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[26]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[26]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[27]~I (
	.datain(\rs2[27]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[27]));
// synopsys translate_off
// defparam \rs2[27]~I .ddio_mode = "none";
// defparam \rs2[27]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[27]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[27]~I .dqs_out_mode = "none";
// defparam \rs2[27]~I .inclk_input = "normal";
// defparam \rs2[27]~I .input_async_reset = "none";
// defparam \rs2[27]~I .input_power_up = "low";
// defparam \rs2[27]~I .input_register_mode = "none";
// defparam \rs2[27]~I .input_sync_reset = "none";
// defparam \rs2[27]~I .oe_async_reset = "none";
// defparam \rs2[27]~I .oe_power_up = "low";
// defparam \rs2[27]~I .oe_register_mode = "none";
// defparam \rs2[27]~I .oe_sync_reset = "none";
// defparam \rs2[27]~I .operation_mode = "output";
// defparam \rs2[27]~I .output_async_reset = "none";
// defparam \rs2[27]~I .output_power_up = "low";
// defparam \rs2[27]~I .output_register_mode = "none";
// defparam \rs2[27]~I .output_sync_reset = "none";
// defparam \rs2[27]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[27]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[27]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs2[28]~I (
	.datain(\rs2[28]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[28]));
// synopsys translate_off
// defparam \rs2[28]~I .ddio_mode = "none";
// defparam \rs2[28]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[28]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[28]~I .dqs_out_mode = "none";
// defparam \rs2[28]~I .inclk_input = "normal";
// defparam \rs2[28]~I .input_async_reset = "none";
// defparam \rs2[28]~I .input_power_up = "low";
// defparam \rs2[28]~I .input_register_mode = "none";
// defparam \rs2[28]~I .input_sync_reset = "none";
// defparam \rs2[28]~I .oe_async_reset = "none";
// defparam \rs2[28]~I .oe_power_up = "low";
// defparam \rs2[28]~I .oe_register_mode = "none";
// defparam \rs2[28]~I .oe_sync_reset = "none";
// defparam \rs2[28]~I .operation_mode = "output";
// defparam \rs2[28]~I .output_async_reset = "none";
// defparam \rs2[28]~I .output_power_up = "low";
// defparam \rs2[28]~I .output_register_mode = "none";
// defparam \rs2[28]~I .output_sync_reset = "none";
// defparam \rs2[28]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[28]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[28]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[29]~I (
	.datain(\rs2[29]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[29]));
// synopsys translate_off
// defparam \rs2[29]~I .ddio_mode = "none";
// defparam \rs2[29]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[29]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[29]~I .dqs_out_mode = "none";
// defparam \rs2[29]~I .inclk_input = "normal";
// defparam \rs2[29]~I .input_async_reset = "none";
// defparam \rs2[29]~I .input_power_up = "low";
// defparam \rs2[29]~I .input_register_mode = "none";
// defparam \rs2[29]~I .input_sync_reset = "none";
// defparam \rs2[29]~I .oe_async_reset = "none";
// defparam \rs2[29]~I .oe_power_up = "low";
// defparam \rs2[29]~I .oe_register_mode = "none";
// defparam \rs2[29]~I .oe_sync_reset = "none";
// defparam \rs2[29]~I .operation_mode = "output";
// defparam \rs2[29]~I .output_async_reset = "none";
// defparam \rs2[29]~I .output_power_up = "low";
// defparam \rs2[29]~I .output_register_mode = "none";
// defparam \rs2[29]~I .output_sync_reset = "none";
// defparam \rs2[29]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[29]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[29]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \rs2[30]~I (
	.datain(\rs2[30]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[30]));
// synopsys translate_off
// defparam \rs2[30]~I .ddio_mode = "none";
// defparam \rs2[30]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[30]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[30]~I .dqs_out_mode = "none";
// defparam \rs2[30]~I .inclk_input = "normal";
// defparam \rs2[30]~I .input_async_reset = "none";
// defparam \rs2[30]~I .input_power_up = "low";
// defparam \rs2[30]~I .input_register_mode = "none";
// defparam \rs2[30]~I .input_sync_reset = "none";
// defparam \rs2[30]~I .oe_async_reset = "none";
// defparam \rs2[30]~I .oe_power_up = "low";
// defparam \rs2[30]~I .oe_register_mode = "none";
// defparam \rs2[30]~I .oe_sync_reset = "none";
// defparam \rs2[30]~I .operation_mode = "output";
// defparam \rs2[30]~I .output_async_reset = "none";
// defparam \rs2[30]~I .output_power_up = "low";
// defparam \rs2[30]~I .output_register_mode = "none";
// defparam \rs2[30]~I .output_sync_reset = "none";
// defparam \rs2[30]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[30]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[30]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \rs2[31]~I (
	.datain(\rs2[31]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(rs2[31]));
// synopsys translate_off
// defparam \rs2[31]~I .ddio_mode = "none";
// defparam \rs2[31]~I .ddioinclk_input = "negated_inclk";
// defparam \rs2[31]~I .dqs_delay_buffer_mode = "none";
// defparam \rs2[31]~I .dqs_out_mode = "none";
// defparam \rs2[31]~I .inclk_input = "normal";
// defparam \rs2[31]~I .input_async_reset = "none";
// defparam \rs2[31]~I .input_power_up = "low";
// defparam \rs2[31]~I .input_register_mode = "none";
// defparam \rs2[31]~I .input_sync_reset = "none";
// defparam \rs2[31]~I .oe_async_reset = "none";
// defparam \rs2[31]~I .oe_power_up = "low";
// defparam \rs2[31]~I .oe_register_mode = "none";
// defparam \rs2[31]~I .oe_sync_reset = "none";
// defparam \rs2[31]~I .operation_mode = "output";
// defparam \rs2[31]~I .output_async_reset = "none";
// defparam \rs2[31]~I .output_power_up = "low";
// defparam \rs2[31]~I .output_register_mode = "none";
// defparam \rs2[31]~I .output_sync_reset = "none";
// defparam \rs2[31]~I .sim_dqs_delay_increment = 0;
// defparam \rs2[31]~I .sim_dqs_intrinsic_delay = 0;
// defparam \rs2[31]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

endmodule

module stratixii_lcell_comb_1000_0000000000000001_81_0 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (dataa & (datab & (datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000000000002_81_1 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (datab & (datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000000000020_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (datab & (!datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000000010000_81_1 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( !datae & ( dataf & ( (dataa & (datab & (datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000000020000_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( !datae & ( dataf & ( (!dataa & (datab & (datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000000040000_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( !datae & ( dataf & ( (dataa & (!datab & (datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000000080000_81_3 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( !datae & ( dataf & ( (!dataa & (!datab & (datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000000100000_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( !datae & ( dataf & ( (dataa & (datab & (!datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000000400000_81_3 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( !datae & ( dataf & ( (dataa & (!datab & (!datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000001000000_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( !datae & ( dataf & ( (dataa & (datab & (datac & !datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000004000000_81_3 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( !datae & ( dataf & ( (dataa & (!datab & (datac & !datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000040000000_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( !datae & ( dataf & ( (dataa & (!datab & (!datac & !datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 (
	dataf,
	combout);
input dataf;
output combout;

// Equation(s):
// combout = ( dataf )

wire dataf_combout, combout_in, combout;

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataf_combout};

bbuf_pu_1x1 combout_inst(
	.bin(combout_in),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000400000000_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( !dataf & ( (dataa & (!datab & (datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000000800000000_81_3 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( !dataf & ( (!dataa & (!datab & (datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000001000000000_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( !dataf & ( (dataa & (datab & (!datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000002000000000_81_3 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( !dataf & ( (!dataa & (datab & (!datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000008000000000_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( !dataf & ( (!dataa & (!datab & (!datac & datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000010000000000_81_2 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( !dataf & ( (dataa & (datab & (datac & !datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000020000000000_81_3 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( !dataf & ( (!dataa & (datab & (datac & !datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0000080000000000_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( !dataf & ( (!dataa & (!datab & (datac & !datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_000F5533FF0F5533_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad & (dataa)) # (datad & ((datab))) ) ) ) # ( !datae & ( dataf & ( (!datad) # (datac) ) ) ) # ( datae & ( !dataf & ( (!datad & (dataa)) # (datad & ((datab))) ) ) ) # ( !datae & ( !dataf & ( (datac & datad) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_000FF0FF35353535_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac & ((datab))) # (datac & (dataa)) ) ) ) # ( !datae & ( dataf & ( (!datac & ((datab))) # (datac & (dataa)) ) ) ) # ( datae & ( !dataf & ( (!datac) # (datad) ) ) ) # ( !datae & ( !dataf & ( (datac & datad) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_000FFF0F33553355_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad & ((datab))) # (datad & (dataa)) ) ) ) # ( !datae & ( dataf & ( (!datad & ((datab))) # (datad & (dataa)) ) ) ) # ( datae & ( !dataf & ( (!datad) # (datac) ) ) ) # ( !datae & ( !dataf & ( (datac & datad) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_001B551BAA1BFF1B_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad) # ((!dataa & ((datac))) # (dataa & (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datad) # (datac)))) # (dataa & (datab & ((datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac & datad)))) # (dataa & 
// (((!datad)) # (datab))) ) ) ) # ( !datae & ( !dataf & ( (datad & ((!dataa & ((datac))) # (dataa & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_001BAA1B551BFF1B_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad) # ((!dataa & ((datac))) # (dataa & (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac & datad)))) # (dataa & (((!datad)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datad) # (datac)))) # 
// (dataa & (datab & ((datad)))) ) ) ) # ( !datae & ( !dataf & ( (datad & ((!dataa & ((datac))) # (dataa & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_001D331DCC1DFF1D_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad) # ((!datab & ((datac))) # (datab & (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datad) # (datac)))) # (datab & (dataa & ((datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datac & datad)))) # (datab & 
// (((!datad)) # (dataa))) ) ) ) # ( !datae & ( !dataf & ( (datad & ((!datab & ((datac))) # (datab & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_001DCC1D331DFF1D_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad) # ((!datab & ((datac))) # (datab & (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datac & datad)))) # (datab & (((!datad)) # (dataa))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datad) # (datac)))) # 
// (datab & (dataa & ((datad)))) ) ) ) # ( !datae & ( !dataf & ( (datad & ((!datab & ((datac))) # (datab & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00275527AA27FF27_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad) # ((!dataa & (datab)) # (dataa & ((datac)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datad)) # (datab))) # (dataa & (((datac & datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & ((datad)))) # (dataa & 
// (((!datad) # (datac)))) ) ) ) # ( !datae & ( !dataf & ( (datad & ((!dataa & (datab)) # (dataa & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0027AA275527FF27_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad) # ((!dataa & (datab)) # (dataa & ((datac)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab & ((datad)))) # (dataa & (((!datad) # (datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datad)) # (datab))) # 
// (dataa & (((datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (datad & ((!dataa & (datab)) # (dataa & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00334747CCFF4747_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (dataa)) # (datab & ((datac))) ) ) ) # ( !datae & ( dataf & ( (!datab) # (datad) ) ) ) # ( datae & ( !dataf & ( (!datab & (dataa)) # (datab & ((datac))) ) ) ) # ( !datae & ( !dataf & ( (datab & datad) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00473347CC47FF47_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad) # ((!datab & (dataa)) # (datab & ((datac)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datad)) # (dataa))) # (datab & (((datac & datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (dataa & ((datad)))) # (datab & 
// (((!datad) # (datac)))) ) ) ) # ( !datae & ( !dataf & ( (datad & ((!datab & (dataa)) # (datab & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0047CC473347FF47_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad) # ((!datab & (dataa)) # (datab & ((datac)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (dataa & ((datad)))) # (datab & (((!datad) # (datac)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datad)) # (dataa))) # 
// (datab & (((datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (datad & ((!datab & (dataa)) # (datab & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0053F0530F53FF53_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad) # ((!datac & (dataa)) # (datac & ((datab)))) ) ) ) # ( !datae & ( dataf & ( (!datac & (dataa & ((datad)))) # (datac & (((!datad) # (datab)))) ) ) ) # ( datae & ( !dataf & ( (!datac & (((!datad)) # (dataa))) # 
// (datac & (((datab & datad)))) ) ) ) # ( !datae & ( !dataf & ( (datad & ((!datac & (dataa)) # (datac & ((datab))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0055FF55330F330F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad & (datab)) # (datad & ((datac))) ) ) ) # ( !datae & ( dataf & ( (!datad & (datab)) # (datad & ((datac))) ) ) ) # ( datae & ( !dataf & ( (!datad) # (dataa) ) ) ) # ( !datae & ( !dataf & ( (dataa & datad) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_00CC33FF47474747_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (dataa)) # (datab & ((datac))) ) ) ) # ( !datae & ( dataf & ( (!datab & (dataa)) # (datab & ((datac))) ) ) ) # ( datae & ( !dataf & ( (datad) # (datab) ) ) ) # ( !datae & ( !dataf & ( (!datab & datad) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_010B515BA1ABF1FB_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac) # ((!dataa & ((datad))) # (dataa & (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datac) # (datad)))) # (dataa & (datab & (datac))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac & datad)))) # (dataa & 
// (((!datac)) # (datab))) ) ) ) # ( !datae & ( !dataf & ( (datac & ((!dataa & ((datad))) # (dataa & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_010BA1AB515BF1FB_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac) # ((!dataa & ((datad))) # (dataa & (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac & datad)))) # (dataa & (((!datac)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datac) # (datad)))) # 
// (dataa & (datab & (datac))) ) ) ) # ( !datae & ( !dataf & ( (datac & ((!dataa & ((datad))) # (dataa & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_010D313DC1CDF1FD_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac) # ((!datab & ((datad))) # (datab & (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datac) # (datad)))) # (datab & (dataa & (datac))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datac & datad)))) # (datab & 
// (((!datac)) # (dataa))) ) ) ) # ( !datae & ( !dataf & ( (datac & ((!datab & ((datad))) # (datab & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_010DC1CD313DF1FD_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac) # ((!datab & ((datad))) # (datab & (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datac & datad)))) # (datab & (((!datac)) # (dataa))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datac) # (datad)))) # 
// (datab & (dataa & (datac))) ) ) ) # ( !datae & ( !dataf & ( (datac & ((!datab & ((datad))) # (datab & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0123456789ABCDEF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # ((!dataa & ((datad))) # (dataa & (datac))) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datab) # ((datad)))) # (dataa & (datab & (datac))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & ((datad)))) # (dataa & 
// ((!datab) # ((datac)))) ) ) ) # ( !datae & ( !dataf & ( (datab & ((!dataa & ((datad))) # (dataa & (datac)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_012389AB4567CDEF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # ((!dataa & ((datad))) # (dataa & (datac))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab & ((datad)))) # (dataa & ((!datab) # ((datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datab) # ((datad)))) # 
// (dataa & (datab & (datac))) ) ) ) # ( !datae & ( !dataf & ( (datab & ((!dataa & ((datad))) # (dataa & (datac)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_01310D3DC1F1CDFD_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # ((!datac & ((datad))) # (datac & (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datac)))) # (datab & ((!datac & ((datad))) # (datac & (dataa)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datac)))) # 
// (datab & ((!datac & ((datad))) # (datac & (dataa)))) ) ) ) # ( !datae & ( !dataf & ( (datab & ((!datac & ((datad))) # (datac & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0131C1F10D3DCDFD_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # ((!datac & ((datad))) # (datac & (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datac)))) # (datab & ((!datac & ((datad))) # (datac & (dataa)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datac)))) # 
// (datab & ((!datac & ((datad))) # (datac & (dataa)))) ) ) ) # ( !datae & ( !dataf & ( (datab & ((!datac & ((datad))) # (datac & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0145236789CDABEF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # ((!datab & ((datad))) # (datab & (datac))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (!datab)) # (dataa & ((!datab & ((datad))) # (datab & (datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab)) # (dataa & 
// ((!datab & ((datad))) # (datab & (datac)))) ) ) ) # ( !datae & ( !dataf & ( (dataa & ((!datab & ((datad))) # (datab & (datac)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_014589CD2367ABEF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # ((!datab & ((datad))) # (datab & (datac))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab)) # (dataa & ((!datab & ((datad))) # (datab & (datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (!datab)) # (dataa & 
// ((!datab & ((datad))) # (datab & (datac)))) ) ) ) # ( !datae & ( !dataf & ( (dataa & ((!datab & ((datad))) # (datab & (datac)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_01510B5BA1F1ABFB_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # ((!datac & ((datad))) # (datac & (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datac)))) # (dataa & ((!datac & ((datad))) # (datac & (datab)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac)))) # 
// (dataa & ((!datac & ((datad))) # (datac & (datab)))) ) ) ) # ( !datae & ( !dataf & ( (dataa & ((!datac & ((datad))) # (datac & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0151A1F10B5BABFB_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # ((!datac & ((datad))) # (datac & (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac)))) # (dataa & ((!datac & ((datad))) # (datac & (datab)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datac)))) # 
// (dataa & ((!datac & ((datad))) # (datac & (datab)))) ) ) ) # ( !datae & ( !dataf & ( (dataa & ((!datac & ((datad))) # (datac & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_018923AB45CD67EF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((datad)) # (datab))) # (dataa & ((!datab) # ((datac)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (!datab & ((datad)))) # (dataa & ((!datab) # ((datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datad)) # 
// (datab))) # (dataa & (datab & (datac))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (!datab & ((datad)))) # (dataa & (datab & (datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_018945CD23AB67EF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((datad)) # (datab))) # (dataa & ((!datab) # ((datac)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datad)) # (datab))) # (dataa & (datab & (datac))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (!datab & 
// ((datad)))) # (dataa & ((!datab) # ((datac)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (!datab & ((datad)))) # (dataa & (datab & (datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_01A10BAB51F15BFB_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((datad) # (datac)))) # (dataa & (((!datac)) # (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datac & datad)))) # (dataa & (((!datac)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datad) # 
// (datac)))) # (dataa & (datab & (datac))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (((!datac & datad)))) # (dataa & (datab & (datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_01C10DCD31F13DFD_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((datad) # (datac)))) # (datab & (((!datac)) # (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datac & datad)))) # (datab & (((!datac)) # (dataa))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datad) # 
// (datac)))) # (datab & (dataa & (datac))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (((!datac & datad)))) # (datab & (dataa & (datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_01C131F10DCD3DFD_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((datad) # (datac)))) # (datab & (((!datac)) # (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datad) # (datac)))) # (datab & (dataa & (datac))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datac & 
// datad)))) # (datab & (((!datac)) # (dataa))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (((!datac & datad)))) # (datab & (dataa & (datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_02075257A2A7F2F7_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac) # ((!dataa & (datab)) # (dataa & ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datac)) # (datab))) # (dataa & (((datac & datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & (datac))) # (dataa & 
// (((!datac) # (datad)))) ) ) ) # ( !datae & ( !dataf & ( (datac & ((!dataa & (datab)) # (dataa & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0207A2A75257F2F7_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac) # ((!dataa & (datab)) # (dataa & ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab & (datac))) # (dataa & (((!datac) # (datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datac)) # (datab))) # (dataa 
// & (((datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (datac & ((!dataa & (datab)) # (dataa & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_021346578A9BCEDF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # ((!dataa & (datac)) # (dataa & ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datab) # ((datac)))) # (dataa & (datab & ((datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & (datac))) # (dataa & 
// ((!datab) # ((datad)))) ) ) ) # ( !datae & ( !dataf & ( (datab & ((!dataa & (datac)) # (dataa & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_02138A9B4657CEDF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # ((!dataa & (datac)) # (dataa & ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab & (datac))) # (dataa & ((!datab) # ((datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datab) # ((datac)))) # (dataa 
// & (datab & ((datad)))) ) ) ) # ( !datae & ( !dataf & ( (datab & ((!dataa & (datac)) # (dataa & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_024613578ACE9BDF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & ((!datab) # ((datac)))) # (dataa & (((datad)) # (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datab) # ((datac)))) # (dataa & (!datab & ((datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & 
// (datac))) # (dataa & (((datad)) # (datab))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (datab & (datac))) # (dataa & (!datab & ((datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_02468ACE13579BDF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & ((!datab) # ((datac)))) # (dataa & (((datad)) # (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab & (datac))) # (dataa & (((datad)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datab) # 
// ((datac)))) # (dataa & (!datab & ((datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (datab & (datac))) # (dataa & (!datab & ((datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0252A2F20757A7F7_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((!datac)) # (datab))) # (dataa & (((datad) # (datac)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab & (datac))) # (dataa & (((datad) # (datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datac)) # 
// (datab))) # (dataa & (((!datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (datab & (datac))) # (dataa & (((!datac & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_028A139B46CE57DF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & ((datad))) # (datab & (datac))) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datab & ((datad))) # (datab & (datac)))) # (dataa & (!datab)) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datab & ((datad))) # 
// (datab & (datac)))) # (dataa & (datab)) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((!datab & ((datad))) # (datab & (datac)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_028A46CE139B57DF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & ((datad))) # (datab & (datac))) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datab & ((datad))) # (datab & (datac)))) # (dataa & (datab)) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datab & ((datad))) # 
// (datab & (datac)))) # (dataa & (!datab)) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((!datab & ((datad))) # (datab & (datac)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_02A207A752F257F7_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datac & ((datad))) # (datac & (datab))) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datac & ((datad))) # (datac & (datab)))) # (dataa & (((!datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datac & 
// ((datad))) # (datac & (datab)))) # (dataa & (((datac)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((!datac & ((datad))) # (datac & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_02A252F207A757F7_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datac & ((datad))) # (datac & (datab))) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datac & ((datad))) # (datac & (datab)))) # (dataa & (((datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datac & 
// ((datad))) # (datac & (datab)))) # (dataa & (((!datac)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((!datac & ((datad))) # (datac & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_03034477CFCF4477_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (dataa)) # (datab & ((datad))) ) ) ) # ( !datae & ( dataf & ( (!datab) # (datac) ) ) ) # ( datae & ( !dataf & ( (!datab & (dataa)) # (datab & ((datad))) ) ) ) # ( !datae & ( !dataf & ( (datab & datac) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0303CFCF44774477_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (dataa)) # (datab & ((datad))) ) ) ) # ( !datae & ( dataf & ( (!datab & (dataa)) # (datab & ((datad))) ) ) ) # ( datae & ( !dataf & ( (!datab) # (datac) ) ) ) # ( !datae & ( !dataf & ( (datab & datac) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0305F30503F5F3F5_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac) # ((!datad & ((datab))) # (datad & (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datac & (((datad)))) # (datac & ((!datad & ((datab))) # (datad & (dataa)))) ) ) ) # ( datae & ( !dataf & ( (!datac & (((!datad)))) # 
// (datac & ((!datad & ((datab))) # (datad & (dataa)))) ) ) ) # ( !datae & ( !dataf & ( (datac & ((!datad & ((datab))) # (datad & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_031103DDCF11CFDD_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # ((!datad & ((datac))) # (datad & (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datad)))) # (datab & ((!datad & ((datac))) # (datad & (dataa)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datad)))) # 
// (datab & ((!datad & ((datac))) # (datad & (dataa)))) ) ) ) # ( !datae & ( !dataf & ( (datab & ((!datad & ((datac))) # (datad & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0311CF1103DDCFDD_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # ((!datad & ((datac))) # (datad & (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datad)))) # (datab & ((!datad & ((datac))) # (datad & (dataa)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datad)))) # 
// (datab & ((!datad & ((datac))) # (datad & (dataa)))) ) ) ) # ( !datae & ( !dataf & ( (datab & ((!datad & ((datac))) # (datad & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_03440377CF44CF77_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((!datad)) # (dataa))) # (datab & (((datad) # (datac)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datad)) # (dataa))) # (datab & (((datac & !datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (dataa & 
// ((datad)))) # (datab & (((datad) # (datac)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (dataa & ((datad)))) # (datab & (((datac & !datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0344CF440377CF77_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((!datad)) # (dataa))) # (datab & (((datad) # (datac)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (dataa & ((datad)))) # (datab & (((datad) # (datac)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datad)) # 
// (dataa))) # (datab & (((datac & !datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (dataa & ((datad)))) # (datab & (((datac & !datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_03CF444403CF7777_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (datab) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!datab & ((datad))) # (datab & (datac)) ) ) ) # ( datae & ( !dataf & ( (dataa & !datab) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((datad))) # (datab & (datac)) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_03F3050503F3F5F5_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!datac & ((datad))) # (datac & (datab)) ) ) ) # ( datae & ( !dataf & ( (dataa & datac) ) ) ) # ( !datae & ( !dataf & ( (!datac & ((datad))) # (datac & (datab)) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_04073437C4C7F4F7_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac) # ((!datab & (dataa)) # (datab & ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datac)) # (dataa))) # (datab & (((datac & datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (dataa & (datac))) # (datab & 
// (((!datac) # (datad)))) ) ) ) # ( !datae & ( !dataf & ( (datac & ((!datab & (dataa)) # (datab & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0407C4C73437F4F7_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac) # ((!datab & (dataa)) # (datab & ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (dataa & (datac))) # (datab & (((!datac) # (datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datac)) # (dataa))) # (datab 
// & (((datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (datac & ((!datab & (dataa)) # (datab & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_041526378C9DAEBF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # ((!datab & (datac)) # (datab & ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (!datab)) # (dataa & ((!datab & (datac)) # (datab & ((datad))))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab)) # (dataa & 
// ((!datab & (datac)) # (datab & ((datad))))) ) ) ) # ( !datae & ( !dataf & ( (dataa & ((!datab & (datac)) # (datab & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_04158C9D2637AEBF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # ((!datab & (datac)) # (datab & ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab)) # (dataa & ((!datab & (datac)) # (datab & ((datad))))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (!datab)) # (dataa & 
// ((!datab & (datac)) # (datab & ((datad))))) ) ) ) # ( !datae & ( !dataf & ( (dataa & ((!datab & (datac)) # (datab & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_042615378CAE9DBF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & ((!datab) # ((datad)))) # (dataa & (((datac)) # (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datab) # ((datad)))) # (dataa & (!datab & (datac))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & 
// ((datad)))) # (dataa & (((datac)) # (datab))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (datab & ((datad)))) # (dataa & (!datab & (datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_04268CAE15379DBF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & ((!datab) # ((datad)))) # (dataa & (((datac)) # (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab & ((datad)))) # (dataa & (((datac)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datab) # 
// ((datad)))) # (dataa & (!datab & (datac))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (datab & ((datad)))) # (dataa & (!datab & (datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_04340737C4F4C7F7_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((!datac)) # (dataa))) # (datab & (((datad) # (datac)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datac)) # (dataa))) # (datab & (((!datac & datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (dataa & 
// (datac))) # (datab & (((datad) # (datac)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (dataa & (datac))) # (datab & (((!datac & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0434C4F40737C7F7_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((!datac)) # (dataa))) # (datab & (((datad) # (datac)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (dataa & (datac))) # (datab & (((datad) # (datac)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datac)) # 
// (dataa))) # (datab & (((!datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (dataa & (datac))) # (datab & (((!datac & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_048C159D26AE37BF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!dataa & ((datad))) # (dataa & (datac))) # (datab) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datad)) # (datab))) # (dataa & (!datab & (datac))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (!datab & ((datad)))) # (dataa & 
// (((datac)) # (datab))) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((!dataa & ((datad))) # (dataa & (datac)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_048C26AE159D37BF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!dataa & ((datad))) # (dataa & (datac))) # (datab) ) ) ) # ( !datae & ( dataf & ( (!dataa & (!datab & ((datad)))) # (dataa & (((datac)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datad)) # (datab))) # (dataa 
// & (!datab & (datac))) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((!dataa & ((datad))) # (dataa & (datac)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_04C407C734F437F7_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datac & ((datad))) # (datac & (dataa))) # (datab) ) ) ) # ( !datae & ( dataf & ( (!datab & ((!datac & ((datad))) # (datac & (dataa)))) # (datab & (((!datac)))) ) ) ) # ( datae & ( !dataf & ( (!datab & ((!datac & 
// ((datad))) # (datac & (dataa)))) # (datab & (((datac)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((!datac & ((datad))) # (datac & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_04C434F407C737F7_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datac & ((datad))) # (datac & (dataa))) # (datab) ) ) ) # ( !datae & ( dataf & ( (!datab & ((!datac & ((datad))) # (datac & (dataa)))) # (datab & (((datac)))) ) ) ) # ( datae & ( !dataf & ( (!datab & ((!datac & 
// ((datad))) # (datac & (dataa)))) # (datab & (((!datac)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((!datac & ((datad))) # (datac & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_050305F3F503F5F3_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac) # ((!datad & (dataa)) # (datad & ((datab)))) ) ) ) # ( !datae & ( dataf & ( (!datac & (((!datad)))) # (datac & ((!datad & (dataa)) # (datad & ((datab))))) ) ) ) # ( datae & ( !dataf & ( (!datac & (((datad)))) # 
// (datac & ((!datad & (dataa)) # (datad & ((datab))))) ) ) ) # ( !datae & ( !dataf & ( (datac & ((!datad & (dataa)) # (datad & ((datab))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_05052277AFAF2277_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (datab)) # (dataa & ((datad))) ) ) ) # ( !datae & ( dataf & ( (!dataa) # (datac) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab)) # (dataa & ((datad))) ) ) ) # ( !datae & ( !dataf & ( (dataa & datac) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0505AFAF22772277_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (datab)) # (dataa & ((datad))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab)) # (dataa & ((datad))) ) ) ) # ( datae & ( !dataf & ( (!dataa) # (datac) ) ) ) # ( !datae & ( !dataf & ( (dataa & datac) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_051105BBAF11AFBB_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # ((!datad & ((datac))) # (datad & (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datad)))) # (dataa & ((!datad & ((datac))) # (datad & (datab)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datad)))) # 
// (dataa & ((!datad & ((datac))) # (datad & (datab)))) ) ) ) # ( !datae & ( !dataf & ( (dataa & ((!datad & ((datac))) # (datad & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0511AF1105BBAFBB_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # ((!datad & ((datac))) # (datad & (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datad)))) # (dataa & ((!datad & ((datac))) # (datad & (datab)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datad)))) # 
// (dataa & ((!datad & ((datac))) # (datad & (datab)))) ) ) ) # ( !datae & ( !dataf & ( (dataa & ((!datad & ((datac))) # (datad & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_05220577AF22AF77_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((!datad)) # (datab))) # (dataa & (((datad) # (datac)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datad)) # (datab))) # (dataa & (((datac & !datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & 
// ((datad)))) # (dataa & (((datad) # (datac)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (datab & ((datad)))) # (dataa & (((datac & !datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0522AF220577AF77_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((!datad)) # (datab))) # (dataa & (((datad) # (datac)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab & ((datad)))) # (dataa & (((datad) # (datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datad)) # 
// (datab))) # (dataa & (((datac & !datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (datab & ((datad)))) # (dataa & (((datac & !datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_08192A3B4C5D6E7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((datac)) # (datab))) # (dataa & ((!datab) # ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (!datab & (datac))) # (dataa & ((!datab) # ((datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac)) # 
// (datab))) # (dataa & (datab & ((datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (!datab & (datac))) # (dataa & (datab & ((datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_08194C5D2A3B6E7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((datac)) # (datab))) # (dataa & ((!datab) # ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac)) # (datab))) # (dataa & (datab & ((datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (!datab & 
// (datac))) # (dataa & ((!datab) # ((datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (!datab & (datac))) # (dataa & (datab & ((datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_082A193B4C6E5D7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & (datac)) # (datab & ((datad)))) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datab & (datac)) # (datab & ((datad))))) # (dataa & (!datab)) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datab & (datac)) # 
// (datab & ((datad))))) # (dataa & (datab)) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((!datab & (datac)) # (datab & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_082A4C6E193B5D7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & (datac)) # (datab & ((datad)))) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datab & (datac)) # (datab & ((datad))))) # (dataa & (datab)) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datab & (datac)) # 
// (datab & ((datad))))) # (dataa & (!datab)) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((!datab & (datac)) # (datab & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_084C195D2A6E3B7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!dataa & (datac)) # (dataa & ((datad)))) # (datab) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac)) # (datab))) # (dataa & (!datab & ((datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (!datab & (datac))) # (dataa & 
// (((datad)) # (datab))) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((!dataa & (datac)) # (dataa & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_084C2A6E195D3B7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!dataa & (datac)) # (dataa & ((datad)))) # (datab) ) ) ) # ( !datae & ( dataf & ( (!dataa & (!datab & (datac))) # (dataa & (((datad)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac)) # (datab))) # (dataa & 
// (!datab & ((datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((!dataa & (datac)) # (dataa & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0A110ABB5F115FBB_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((datad) # (datac)))) # (dataa & (((!datad)) # (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac & !datad)))) # (dataa & (((!datad)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datad) # 
// (datac)))) # (dataa & (datab & ((datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (((datac & !datad)))) # (dataa & (datab & ((datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0A220A775F225F77_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datad & ((datac))) # (datad & (datab))) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datad & ((datac))) # (datad & (datab)))) # (dataa & (((!datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datad & 
// ((datac))) # (datad & (datab)))) # (dataa & (((datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((!datad & ((datac))) # (datad & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0A225F220A775F77_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datad & ((datac))) # (datad & (datab))) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datad & ((datac))) # (datad & (datab)))) # (dataa & (((datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datad & 
// ((datac))) # (datad & (datab)))) # (dataa & (((!datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((!datad & ((datac))) # (datad & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0C0C3F3F11DD11DD_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & ((datad))) # (datab & (dataa)) ) ) ) # ( !datae & ( dataf & ( (!datab & ((datad))) # (datab & (dataa)) ) ) ) # ( datae & ( !dataf & ( (datac) # (datab) ) ) ) # ( !datae & ( !dataf & ( (!datab & datac) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0C110CDD3F113FDD_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((datad) # (datac)))) # (datab & (((!datad)) # (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datac & !datad)))) # (datab & (((!datad)) # (dataa))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datad) # 
// (datac)))) # (datab & (dataa & ((datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (((datac & !datad)))) # (datab & (dataa & ((datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0C113F110CDD3FDD_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((datad) # (datac)))) # (datab & (((!datad)) # (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datad) # (datac)))) # (datab & (dataa & ((datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datac & 
// !datad)))) # (datab & (((!datad)) # (dataa))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (((datac & !datad)))) # (datab & (dataa & ((datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0C440C773F443F77_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datad & ((datac))) # (datad & (dataa))) # (datab) ) ) ) # ( !datae & ( dataf & ( (!datab & ((!datad & ((datac))) # (datad & (dataa)))) # (datab & (((!datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & ((!datad & 
// ((datac))) # (datad & (dataa)))) # (datab & (((datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((!datad & ((datac))) # (datad & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0C443F440C773F77_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datad & ((datac))) # (datad & (dataa))) # (datab) ) ) ) # ( !datae & ( dataf & ( (!datab & ((!datad & ((datac))) # (datad & (dataa)))) # (datab & (((datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & ((!datad & 
// ((datac))) # (datad & (dataa)))) # (datab & (((!datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((!datad & ((datac))) # (datad & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0F0F00FF55553333_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( datab ) ) ) # ( !datae & ( dataf & ( dataa ) ) ) # ( datae & ( !dataf & ( datad ) ) ) # ( !datae & ( !dataf & ( datac ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0F0F0F0F00000000_29_1 (
	datac, dataf,
	combout);
input datac, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( datac ) )

wire datac_combout, dataf_combout, combout;
wire [1:0] combout_in;

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {datac_combout, dataf_combout};

bbuf_pu_2x1 combout_inst(
	.bin(combout_in[1:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_10131C1FD0D3DCDF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # ((!datac & (dataa)) # (datac & ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datac)))) # (datab & ((!datac & (dataa)) # (datac & ((datad))))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datac)))) # 
// (datab & ((!datac & (dataa)) # (datac & ((datad))))) ) ) ) # ( !datae & ( !dataf & ( (datab & ((!datac & (dataa)) # (datac & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_1013D0D31C1FDCDF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # ((!datac & (dataa)) # (datac & ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datac)))) # (datab & ((!datac & (dataa)) # (datac & ((datad))))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datac)))) # 
// (datab & ((!datac & (dataa)) # (datac & ((datad))))) ) ) ) # ( !datae & ( !dataf & ( (datab & ((!datac & (dataa)) # (datac & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_10151A1FB0B5BABF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # ((!datac & (datab)) # (datac & ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datac)))) # (dataa & ((!datac & (datab)) # (datac & ((datad))))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac)))) # 
// (dataa & ((!datac & (datab)) # (datac & ((datad))))) ) ) ) # ( !datae & ( !dataf & ( (dataa & ((!datac & (datab)) # (datac & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_1015B0B51A1FBABF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # ((!datac & (datab)) # (datac & ((datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac)))) # (dataa & ((!datac & (datab)) # (datac & ((datad))))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datac)))) # 
// (dataa & ((!datac & (datab)) # (datac & ((datad))))) ) ) ) # ( !datae & ( !dataf & ( (dataa & ((!datac & (datab)) # (datac & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_101A151FB0BAB5BF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((!datac) # (datad)))) # (dataa & (((datac)) # (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datac) # (datad)))) # (dataa & (datab & (!datac))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac & 
// datad)))) # (dataa & (((datac)) # (datab))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (((datac & datad)))) # (dataa & (datab & (!datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_101AB0BA151FB5BF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((!datac) # (datad)))) # (dataa & (((datac)) # (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac & datad)))) # (dataa & (((datac)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datac) # 
// (datad)))) # (dataa & (datab & (!datac))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (((datac & datad)))) # (dataa & (datab & (!datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_101C131FD0DCD3DF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((!datac) # (datad)))) # (datab & (((datac)) # (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datac) # (datad)))) # (datab & (dataa & (!datac))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datac & 
// datad)))) # (datab & (((datac)) # (dataa))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (((datac & datad)))) # (datab & (dataa & (!datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_101CD0DC131FD3DF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((!datac) # (datad)))) # (datab & (((datac)) # (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datac & datad)))) # (datab & (((datac)) # (dataa))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datac) # 
// (datad)))) # (datab & (dataa & (!datac))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (((datac & datad)))) # (datab & (dataa & (!datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_10B015B51ABA1FBF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!dataa & ((datad))) # (dataa & (datab))) # (datac) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datad) # (datac)))) # (dataa & (datab & (!datac))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datac & datad)))) # (dataa & 
// (((datac)) # (datab))) ) ) ) # ( !datae & ( !dataf & ( (!datac & ((!dataa & ((datad))) # (dataa & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_10B01ABA15B51FBF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!dataa & ((datad))) # (dataa & (datab))) # (datac) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datac & datad)))) # (dataa & (((datac)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datad) # (datac)))) # (dataa 
// & (datab & (!datac))) ) ) ) # ( !datae & ( !dataf & ( (!datac & ((!dataa & ((datad))) # (dataa & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_10D013D31CDC1FDF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & ((datad))) # (datab & (dataa))) # (datac) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datad) # (datac)))) # (datab & (dataa & (!datac))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datac & datad)))) # (datab & 
// (((datac)) # (dataa))) ) ) ) # ( !datae & ( !dataf & ( (!datac & ((!datab & ((datad))) # (datab & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_10D01CDC13D31FDF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & ((datad))) # (datab & (dataa))) # (datac) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datac & datad)))) # (datab & (((datac)) # (dataa))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datad) # (datac)))) # (datab 
// & (dataa & (!datac))) ) ) ) # ( !datae & ( !dataf & ( (!datac & ((!datab & ((datad))) # (datab & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_110311CFDD03DDCF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # ((!datad & (dataa)) # (datad & ((datac)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datad)))) # (datab & ((!datad & (dataa)) # (datad & ((datac))))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datad)))) # 
// (datab & ((!datad & (dataa)) # (datad & ((datac))))) ) ) ) # ( !datae & ( !dataf & ( (datab & ((!datad & (dataa)) # (datad & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_1103DD0311CFDDCF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # ((!datad & (dataa)) # (datad & ((datac)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datad)))) # (datab & ((!datad & (dataa)) # (datad & ((datac))))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datad)))) # 
// (datab & ((!datad & (dataa)) # (datad & ((datac))))) ) ) ) # ( !datae & ( !dataf & ( (datab & ((!datad & (dataa)) # (datad & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_110511AFBB05BBAF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # ((!datad & (datab)) # (datad & ((datac)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datad)))) # (dataa & ((!datad & (datab)) # (datad & ((datac))))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datad)))) # 
// (dataa & ((!datad & (datab)) # (datad & ((datac))))) ) ) ) # ( !datae & ( !dataf & ( (dataa & ((!datad & (datab)) # (datad & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_1105BB0511AFBBAF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # ((!datad & (datab)) # (datad & ((datac)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datad)))) # (dataa & ((!datad & (datab)) # (datad & ((datac))))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datad)))) # 
// (dataa & ((!datad & (datab)) # (datad & ((datac))))) ) ) ) # ( !datae & ( !dataf & ( (dataa & ((!datad & (datab)) # (datad & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_110A115FBB0ABB5F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((!datad) # (datac)))) # (dataa & (((datad)) # (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((!datad) # (datac)))) # (dataa & (datab & ((!datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac & 
// datad)))) # (dataa & (((datad)) # (datab))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (((datac & datad)))) # (dataa & (datab & ((!datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_110ABB0A115FBB5F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((!datad) # (datac)))) # (dataa & (((datad)) # (datab))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac & datad)))) # (dataa & (((datad)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((!datad) # 
// (datac)))) # (dataa & (datab & ((!datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (((datac & datad)))) # (dataa & (datab & ((!datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_110C113FDD0CDD3F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((!datad) # (datac)))) # (datab & (((datad)) # (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((!datad) # (datac)))) # (datab & (dataa & ((!datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datac & 
// datad)))) # (datab & (((datad)) # (dataa))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (((datac & datad)))) # (datab & (dataa & ((!datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_110CDD0C113FDD3F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((!datad) # (datac)))) # (datab & (((datad)) # (dataa))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datac & datad)))) # (datab & (((datad)) # (dataa))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((!datad) # 
// (datac)))) # (datab & (dataa & ((!datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (((datac & datad)))) # (datab & (dataa & ((!datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_1111BBBB05AF05AF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & ((datad))) # (dataa & (datac)) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((datad))) # (dataa & (datac)) ) ) ) # ( datae & ( !dataf & ( (!dataa) # (datab) ) ) ) # ( !datae & ( !dataf & ( (dataa & datab) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_1111BBBB0A5F0A5F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (datac)) # (dataa & ((datad))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datac)) # (dataa & ((datad))) ) ) ) # ( datae & ( !dataf & ( (!dataa) # (datab) ) ) ) # ( !datae & ( !dataf & ( (dataa & datab) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_11BB050511BBAFAF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # (datac) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((datad))) # (dataa & (datab)) ) ) ) # ( datae & ( !dataf & ( (dataa & datac) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((datad))) # (dataa & (datab)) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_11DD030311DDCFCF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # (datac) ) ) ) # ( !datae & ( dataf & ( (!datab & ((datad))) # (datab & (dataa)) ) ) ) # ( datae & ( !dataf & ( (datab & datac) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((datad))) # (datab & (dataa)) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_1B001B551BAA1BFF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!dataa & ((datac))) # (dataa & (datab))) # (datad) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datad) # (datac)))) # (dataa & (datab & ((!datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac & !datad)))) # (dataa & 
// (((datad)) # (datab))) ) ) ) # ( !datae & ( !dataf & ( (!datad & ((!dataa & ((datac))) # (dataa & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_1B001BAA1B551BFF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!dataa & ((datac))) # (dataa & (datab))) # (datad) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac & !datad)))) # (dataa & (((datad)) # (datab))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datad) # (datac)))) # (dataa 
// & (datab & ((!datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datad & ((!dataa & ((datac))) # (dataa & (datab)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_1B1B1B1B0055AAFF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # (datad) ) ) ) # ( !datae & ( dataf & ( (dataa & datad) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((datac))) # (dataa & (datab)) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((datac))) # (dataa & (datab)) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_1D001D331DCC1DFF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & ((datac))) # (datab & (dataa))) # (datad) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datad) # (datac)))) # (datab & (dataa & ((!datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datac & !datad)))) # (datab & 
// (((datad)) # (dataa))) ) ) ) # ( !datae & ( !dataf & ( (!datad & ((!datab & ((datac))) # (datab & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_1D001DCC1D331DFF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & ((datac))) # (datab & (dataa))) # (datad) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datac & !datad)))) # (datab & (((datad)) # (dataa))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datad) # (datac)))) # (datab 
// & (dataa & ((!datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datad & ((!datab & ((datac))) # (datab & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_20252A2F70757A7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((datac)) # (datab))) # (dataa & (((!datac) # (datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab & (!datac))) # (dataa & (((!datac) # (datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac)) # 
// (datab))) # (dataa & (((datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (datab & (!datac))) # (dataa & (((datac & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_202570752A2F7A7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((datac)) # (datab))) # (dataa & (((!datac) # (datad)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac)) # (datab))) # (dataa & (((datac & datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & 
// (!datac))) # (dataa & (((!datac) # (datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (datab & (!datac))) # (dataa & (((datac & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_202A252F707A757F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datac & (datab)) # (datac & ((datad)))) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datac & (datab)) # (datac & ((datad))))) # (dataa & (((!datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datac & (datab)) 
// # (datac & ((datad))))) # (dataa & (((datac)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((!datac & (datab)) # (datac & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_202A707A252F757F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datac & (datab)) # (datac & ((datad)))) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datac & (datab)) # (datac & ((datad))))) # (dataa & (((datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datac & (datab)) 
// # (datac & ((datad))))) # (dataa & (((!datac)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((!datac & (datab)) # (datac & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_207025752A7A2F7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!dataa & (datab)) # (dataa & ((datad)))) # (datac) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datac)) # (datab))) # (dataa & (((!datac & datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & (!datac))) # (dataa & 
// (((datad) # (datac)))) ) ) ) # ( !datae & ( !dataf & ( (!datac & ((!dataa & (datab)) # (dataa & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_20702A7A25752F7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!dataa & (datab)) # (dataa & ((datad)))) # (datac) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab & (!datac))) # (dataa & (((datad) # (datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datac)) # (datab))) # (dataa & 
// (((!datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datac & ((!dataa & (datab)) # (dataa & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_220522AF770577AF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((datad)) # (datab))) # (dataa & (((!datad) # (datac)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab & ((!datad)))) # (dataa & (((!datad) # (datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datad)) # 
// (datab))) # (dataa & (((datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (datab & ((!datad)))) # (dataa & (((datac & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_2205770522AF77AF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (((datad)) # (datab))) # (dataa & (((!datad) # (datac)))) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datad)) # (datab))) # (dataa & (((datac & datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & 
// ((!datad)))) # (dataa & (((!datad) # (datac)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (datab & ((!datad)))) # (dataa & (((datac & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_220A225F770A775F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datad & (datab)) # (datad & ((datac)))) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datad & (datab)) # (datad & ((datac))))) # (dataa & (((!datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datad & (datab)) 
// # (datad & ((datac))))) # (dataa & (((datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((!datad & (datab)) # (datad & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_220A770A225F775F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datad & (datab)) # (datad & ((datac)))) # (dataa) ) ) ) # ( !datae & ( dataf & ( (!dataa & ((!datad & (datab)) # (datad & ((datac))))) # (dataa & (((datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((!datad & (datab)) 
// # (datad & ((datac))))) # (dataa & (((!datad)))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & ((!datad & (datab)) # (datad & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_222205AF777705AF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & ((datad))) # (dataa & (datac)) ) ) ) # ( !datae & ( dataf & ( (datab) # (dataa) ) ) ) # ( datae & ( !dataf & ( (!dataa & ((datad))) # (dataa & (datac)) ) ) ) # ( !datae & ( !dataf & ( (!dataa & datab) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_22220A5F77770A5F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa & (datac)) # (dataa & ((datad))) ) ) ) # ( !datae & ( dataf & ( (datab) # (dataa) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datac)) # (dataa & ((datad))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & datab) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_2700275527AA27FF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!dataa & (datab)) # (dataa & ((datac)))) # (datad) ) ) ) # ( !datae & ( dataf & ( (!dataa & (((datad)) # (datab))) # (dataa & (((datac & !datad)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab & ((!datad)))) # (dataa & 
// (((datad) # (datac)))) ) ) ) # ( !datae & ( !dataf & ( (!datad & ((!dataa & (datab)) # (dataa & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_270027AA275527FF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!dataa & (datab)) # (dataa & ((datac)))) # (datad) ) ) ) # ( !datae & ( dataf & ( (!dataa & (datab & ((!datad)))) # (dataa & (((datad) # (datac)))) ) ) ) # ( datae & ( !dataf & ( (!dataa & (((datad)) # (datab))) # (dataa 
// & (((datac & !datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datad & ((!dataa & (datab)) # (dataa & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_272727270055AAFF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!dataa) # (datad) ) ) ) # ( !datae & ( dataf & ( (dataa & datad) ) ) ) # ( datae & ( !dataf & ( (!dataa & (datab)) # (dataa & ((datac))) ) ) ) # ( !datae & ( !dataf & ( (!dataa & (datab)) # (dataa & ((datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_3030303030303030_25_1 (
	datab, datac,
	combout);
input datab, datac;
output combout;

// Equation(s):
// combout = (datab & !datac)

wire datab_combout, datac_combout, combout;
wire [1:0] combout_in;

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

assign combout_in = {datab_combout, datac_combout};

bbuf_pu_2x1 combout_inst(
	.bin(combout_in[1:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_3030505F3F3F505F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac & (dataa)) # (datac & ((datad))) ) ) ) # ( !datae & ( dataf & ( (datac) # (datab) ) ) ) # ( datae & ( !dataf & ( (!datac & (dataa)) # (datac & ((datad))) ) ) ) # ( !datae & ( !dataf & ( (datab & !datac) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_303F303F0505F5F5_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac) # (dataa) ) ) ) # ( !datae & ( dataf & ( (dataa & datac) ) ) ) # ( datae & ( !dataf & ( (!datac & (datab)) # (datac & ((datad))) ) ) ) # ( !datae & ( !dataf & ( (!datac & (datab)) # (datac & ((datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_3050305F3F503F5F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datad & ((datab))) # (datad & (dataa))) # (datac) ) ) ) # ( !datae & ( dataf & ( (!datac & ((!datad & ((datab))) # (datad & (dataa)))) # (datac & (((!datad)))) ) ) ) # ( datae & ( !dataf & ( (!datac & ((!datad & 
// ((datab))) # (datad & (dataa)))) # (datac & (((datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datac & ((!datad & ((datab))) # (datad & (dataa)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_3300550F33FF550F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datad & (dataa)) # (datad & ((datac))) ) ) ) # ( !datae & ( dataf & ( (datad) # (datab) ) ) ) # ( datae & ( !dataf & ( (!datad & (dataa)) # (datad & ((datac))) ) ) ) # ( !datae & ( !dataf & ( (datab & !datad) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_3333333300000000_28_1 (
	datab, dataf,
	combout);
input datab, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( datab ) )

wire datab_combout, dataf_combout, combout;
wire [1:0] combout_in;

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {datab_combout, dataf_combout};

bbuf_pu_2x1 combout_inst(
	.bin(combout_in[1:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_40434C4F70737C7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((datac)) # (dataa))) # (datab & (((!datac) # (datad)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (dataa & (!datac))) # (datab & (((!datac) # (datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datac)) # 
// (dataa))) # (datab & (((datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (dataa & (!datac))) # (datab & (((datac & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_404370734C4F7C7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((datac)) # (dataa))) # (datab & (((!datac) # (datad)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datac)) # (dataa))) # (datab & (((datac & datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (dataa & 
// (!datac))) # (datab & (((!datac) # (datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (dataa & (!datac))) # (datab & (((datac & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_404C434F707C737F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datac & (dataa)) # (datac & ((datad)))) # (datab) ) ) ) # ( !datae & ( dataf & ( (!datab & ((!datac & (dataa)) # (datac & ((datad))))) # (datab & (((!datac)))) ) ) ) # ( datae & ( !dataf & ( (!datab & ((!datac & (dataa)) 
// # (datac & ((datad))))) # (datab & (((datac)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((!datac & (dataa)) # (datac & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_404C707C434F737F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datac & (dataa)) # (datac & ((datad)))) # (datab) ) ) ) # ( !datae & ( dataf & ( (!datab & ((!datac & (dataa)) # (datac & ((datad))))) # (datab & (((datac)))) ) ) ) # ( datae & ( !dataf & ( (!datab & ((!datac & (dataa)) 
// # (datac & ((datad))))) # (datab & (((!datac)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((!datac & (dataa)) # (datac & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_407043734C7C4F7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & (dataa)) # (datab & ((datad)))) # (datac) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datac)) # (dataa))) # (datab & (((!datac & datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (dataa & (!datac))) # (datab & 
// (((datad) # (datac)))) ) ) ) # ( !datae & ( !dataf & ( (!datac & ((!datab & (dataa)) # (datab & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_40704C7C43734F7F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & (dataa)) # (datab & ((datad)))) # (datac) ) ) ) # ( !datae & ( dataf & ( (!datab & (dataa & (!datac))) # (datab & (((datad) # (datac)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datac)) # (dataa))) # (datab & 
// (((!datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datac & ((!datab & (dataa)) # (datab & ((datad))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_440344CF770377CF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((datad)) # (dataa))) # (datab & (((!datad) # (datac)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (dataa & ((!datad)))) # (datab & (((!datad) # (datac)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datad)) # 
// (dataa))) # (datab & (((datac & datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (dataa & ((!datad)))) # (datab & (((datac & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_4403770344CF77CF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab & (((datad)) # (dataa))) # (datab & (((!datad) # (datac)))) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datad)) # (dataa))) # (datab & (((datac & datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (dataa & 
// ((!datad)))) # (datab & (((!datad) # (datac)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (dataa & ((!datad)))) # (datab & (((datac & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_440C443F770C773F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datad & (dataa)) # (datad & ((datac)))) # (datab) ) ) ) # ( !datae & ( dataf & ( (!datab & ((!datad & (dataa)) # (datad & ((datac))))) # (datab & (((!datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & ((!datad & (dataa)) 
// # (datad & ((datac))))) # (datab & (((datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((!datad & (dataa)) # (datad & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_440C770C443F773F_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datad & (dataa)) # (datad & ((datac)))) # (datab) ) ) ) # ( !datae & ( dataf & ( (!datab & ((!datad & (dataa)) # (datad & ((datac))))) # (datab & (((datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & ((!datad & (dataa)) 
// # (datad & ((datac))))) # (datab & (((!datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datab & ((!datad & (dataa)) # (datad & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_447744770303CFCF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datab) # (datac) ) ) ) # ( !datae & ( dataf & ( (datab & datac) ) ) ) # ( datae & ( !dataf & ( (!datab & (dataa)) # (datab & ((datad))) ) ) ) # ( !datae & ( !dataf & ( (!datab & (dataa)) # (datab & ((datad))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_4700473347CC47FF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & (dataa)) # (datab & ((datac)))) # (datad) ) ) ) # ( !datae & ( dataf & ( (!datab & (((datad)) # (dataa))) # (datab & (((datac & !datad)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (dataa & ((!datad)))) # (datab & 
// (((datad) # (datac)))) ) ) ) # ( !datae & ( !dataf & ( (!datad & ((!datab & (dataa)) # (datab & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_470047CC473347FF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( ((!datab & (dataa)) # (datab & ((datac)))) # (datad) ) ) ) # ( !datae & ( dataf & ( (!datab & (dataa & ((!datad)))) # (datab & (((datad) # (datac)))) ) ) ) # ( datae & ( !dataf & ( (!datab & (((datad)) # (dataa))) # (datab 
// & (((datac & !datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datad & ((!datab & (dataa)) # (datab & ((datac))))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_474700CC474733FF_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (datad) # (datab) ) ) ) # ( !datae & ( dataf & ( (!datab & (dataa)) # (datab & ((datac))) ) ) ) # ( datae & ( !dataf & ( (!datab & datad) ) ) ) # ( !datae & ( !dataf & ( (!datab & (dataa)) # (datab & ((datac))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_500350F35F035FF3_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac & (((datad)) # (dataa))) # (datac & (((!datad) # (datab)))) ) ) ) # ( !datae & ( dataf & ( (!datac & (dataa & ((!datad)))) # (datac & (((!datad) # (datab)))) ) ) ) # ( datae & ( !dataf & ( (!datac & (((datad)) # 
// (dataa))) # (datac & (((datab & datad)))) ) ) ) # ( !datae & ( !dataf & ( (!datac & (dataa & ((!datad)))) # (datac & (((datab & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_50035F0350F35FF3_81_4 (
	dataa, datab, datac, datad, datae, dataf,
	combout);
input dataa, datab, datac, datad, datae, dataf;
output combout;

// Equation(s):
// combout = ( datae & ( dataf & ( (!datac & (((datad)) # (dataa))) # (datac & (((!datad) # (datab)))) ) ) ) # ( !datae & ( dataf & ( (!datac & (((datad)) # (dataa))) # (datac & (((datab & datad)))) ) ) ) # ( datae & ( !dataf & ( (!datac & (dataa & 
// ((!datad)))) # (datac & (((!datad) # (datab)))) ) ) ) # ( !datae & ( !dataf & ( (!datac & (dataa & ((!datad)))) # (datac & (((datab & datad)))) ) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout, combout;
wire [5:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

AND1 datae_combout_inst(
	.IN1(datae),
	.Y(datae_combout));

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, datae_combout, dataf_combout};

bbuf_pu_6x1 combout_inst(
	.bin(combout_in[5:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_5555555555555555_11_0 (
	dataa,
	combout);
input dataa;
output combout;

// Equation(s):
// combout = dataa

wire dataa_combout, combout_in, combout;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

assign combout_in = {dataa_combout};

bbuf_pu_1x1 combout_inst(
	.bin(combout_in),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_8000800000000000_66_5 (
	dataa, datab, datac, datad, dataf,
	combout);
input dataa, datab, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( (!dataa & (!datab & (!datac & !datad))) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [4:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_5x1 combout_inst(
	.bin(combout_in[4:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_AFAFAFAF00000000_40_2 (
	dataa, datac, dataf,
	combout);
input dataa, datac, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( (!dataa) # (datac) ) )

wire dataa_combout, datac_combout, dataf_combout, combout;
wire [2:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datac_combout, dataf_combout};

bbuf_pu_3x1 combout_inst(
	.bin(combout_in[2:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_B0B0B0B0B0B0B0B0_36_2 (
	dataa, datab, datac,
	combout);
input dataa, datab, datac;
output combout;

// Equation(s):
// combout = (!datac & ((!dataa) # (datab)))

wire dataa_combout, datab_combout, datac_combout, combout;
wire [2:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout};

bbuf_pu_3x1 combout_inst(
	.bin(combout_in[2:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_DDDDDDDD00000000_39_2 (
	dataa, datab, dataf,
	combout);
input dataa, datab, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( (!datab) # (dataa) ) )

wire dataa_combout, datab_combout, dataf_combout, combout;
wire [2:0] combout_in;

AND1 dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, dataf_combout};

bbuf_pu_3x1 combout_inst(
	.bin(combout_in[2:0]),
	.bout(combout));
endmodule
