Classic Timing Analyzer report for Mercury
Sat Dec 15 10:24:14 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'FPGA_CLK6IN'
  7. Clock Hold: 'IFCLK'
  8. Clock Hold: 'FPGA_CLK6IN'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                          ; To                                                                                                                                                      ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 7.542 ns                         ; FLAGC                                                                                                         ; SLWR~reg0                                                                                                                                               ; --          ; IFCLK       ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 25.059 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]               ; DEBUG_LED2                                                                                                                                              ; FPGA_CLK6IN ; --          ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 7.718 ns                         ; IFCLK                                                                                                         ; CLK_48MHZ                                                                                                                                               ; --          ; --          ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 2.732 ns                         ; CDOUT_P                                                                                                       ; Tx_q[0]                                                                                                                                                 ; --          ; FPGA_CLK6IN ; 0            ;
; Clock Setup: 'FPGA_CLK6IN'   ; -6.530 ns ; 125.00 MHz ( period = 8.000 ns ) ; 68.82 MHz ( period = 14.530 ns ) ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]                                              ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47]                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8101         ;
; Clock Setup: 'IFCLK'         ; 3.649 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 73.89 MHz ( period = 13.534 ns ) ; Rx_fifo_enable                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11 ; IFCLK       ; IFCLK       ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.345 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg9  ; IFCLK       ; IFCLK       ; 0            ;
; Clock Hold: 'FPGA_CLK6IN'    ; 0.499 ns  ; 125.00 MHz ( period = 8.000 ns ) ; N/A                              ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                               ;                                                                                                                                                         ;             ;             ; 8101         ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 125 MHz            ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; IFCLK              ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; clock              ;                 ; clock                   ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; IFCLK              ; User Pin ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FPGA_CLK6IN     ; clock              ; User Pin ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.143 ns                 ; 6.494 ns                ;
; 3.649 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.163 ns                 ; 6.514 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 6.519 ns                ;
; 3.652 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 6.539 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.162 ns                 ; 6.509 ns                ;
; 3.653 ns                                ; 73.93 MHz ( period = 13.526 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 6.529 ns                ;
; 4.020 ns                                ; 78.17 MHz ( period = 12.792 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.149 ns                 ; 6.129 ns                ;
; 4.106 ns                                ; 79.24 MHz ( period = 12.620 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.149 ns                 ; 6.043 ns                ;
; 4.192 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.149 ns                 ; 5.957 ns                ;
; 4.278 ns                                ; 81.46 MHz ( period = 12.276 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.149 ns                 ; 5.871 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.168 ns                 ; 5.881 ns                ;
; 4.287 ns                                ; 81.58 MHz ( period = 12.258 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.901 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.184 ns                 ; 5.893 ns                ;
; 4.291 ns                                ; 81.63 MHz ( period = 12.250 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 5.913 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 5.880 ns                ;
; 4.298 ns                                ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 5.900 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.188 ns                 ; 5.860 ns                ;
; 4.328 ns                                ; 82.13 MHz ( period = 12.176 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 5.880 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.192 ns                 ; 5.843 ns                ;
; 4.349 ns                                ; 82.41 MHz ( period = 12.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.863 ns                ;
; 4.364 ns                                ; 82.62 MHz ( period = 12.104 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.149 ns                 ; 5.785 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.193 ns                 ; 5.783 ns                ;
; 4.410 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.803 ns                ;
; 4.450 ns                                ; 83.81 MHz ( period = 11.932 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.149 ns                 ; 5.699 ns                ;
; 4.536 ns                                ; 85.03 MHz ( period = 11.760 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.149 ns                 ; 5.613 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.141 ns                 ; 5.432 ns                ;
; 4.709 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 5.452 ns                ;
; 4.726 ns                                ; 87.87 MHz ( period = 11.380 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.149 ns                 ; 5.423 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.160 ns                 ; 5.424 ns                ;
; 4.736 ns                                ; 88.03 MHz ( period = 11.360 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 5.444 ns                ;
; 4.812 ns                                ; 89.22 MHz ( period = 11.208 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.149 ns                 ; 5.337 ns                ;
; 4.898 ns                                ; 90.61 MHz ( period = 11.036 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.149 ns                 ; 5.251 ns                ;
; 4.984 ns                                ; 92.05 MHz ( period = 10.864 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.149 ns                 ; 5.165 ns                ;
; 5.070 ns                                ; 93.53 MHz ( period = 10.692 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.149 ns                 ; 5.079 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.190 ns                 ; 5.063 ns                ;
; 5.127 ns                                ; 94.54 MHz ( period = 10.578 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 5.083 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.189 ns                 ; 5.055 ns                ;
; 5.134 ns                                ; 94.66 MHz ( period = 10.564 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 5.075 ns                ;
; 5.150 ns                                ; 94.95 MHz ( period = 10.532 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.201 ns                 ; 5.051 ns                ;
; 5.150 ns                                ; 94.95 MHz ( period = 10.532 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.201 ns                 ; 5.051 ns                ;
; 5.150 ns                                ; 94.95 MHz ( period = 10.532 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.201 ns                 ; 5.051 ns                ;
; 5.150 ns                                ; 94.95 MHz ( period = 10.532 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.201 ns                 ; 5.051 ns                ;
; 5.150 ns                                ; 94.95 MHz ( period = 10.532 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.201 ns                 ; 5.051 ns                ;
; 5.150 ns                                ; 94.95 MHz ( period = 10.532 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.201 ns                 ; 5.051 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FPGA_CLK6IN'                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------+------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                ; To                                       ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------+------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; -6.530 ns                               ; 68.82 MHz ( period = 14.530 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 14.264 ns               ;
; -6.444 ns                               ; 69.23 MHz ( period = 14.444 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 14.178 ns               ;
; -6.412 ns                               ; 69.39 MHz ( period = 14.412 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 14.157 ns               ;
; -6.361 ns                               ; 69.63 MHz ( period = 14.361 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 14.106 ns               ;
; -6.358 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 14.092 ns               ;
; -6.327 ns                               ; 69.80 MHz ( period = 14.327 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 14.080 ns               ;
; -6.326 ns                               ; 69.80 MHz ( period = 14.326 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 14.071 ns               ;
; -6.275 ns                               ; 70.05 MHz ( period = 14.275 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 14.020 ns               ;
; -6.272 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 14.006 ns               ;
; -6.254 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.988 ns               ;
; -6.241 ns                               ; 70.22 MHz ( period = 14.241 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.994 ns               ;
; -6.240 ns                               ; 70.22 MHz ( period = 14.240 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.985 ns               ;
; -6.189 ns                               ; 70.48 MHz ( period = 14.189 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.934 ns               ;
; -6.186 ns                               ; 70.49 MHz ( period = 14.186 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.920 ns               ;
; -6.185 ns                               ; 70.50 MHz ( period = 14.185 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.917 ns               ;
; -6.168 ns                               ; 70.58 MHz ( period = 14.168 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.902 ns               ;
; -6.155 ns                               ; 70.65 MHz ( period = 14.155 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.908 ns               ;
; -6.154 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.899 ns               ;
; -6.154 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.899 ns               ;
; -6.103 ns                               ; 70.91 MHz ( period = 14.103 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.848 ns               ;
; -6.100 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.834 ns               ;
; -6.099 ns                               ; 70.93 MHz ( period = 14.099 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.831 ns               ;
; -6.096 ns                               ; 70.94 MHz ( period = 14.096 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.849 ns               ;
; -6.082 ns                               ; 71.01 MHz ( period = 14.082 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.816 ns               ;
; -6.069 ns                               ; 71.08 MHz ( period = 14.069 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.822 ns               ;
; -6.068 ns                               ; 71.08 MHz ( period = 14.068 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.813 ns               ;
; -6.068 ns                               ; 71.08 MHz ( period = 14.068 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.813 ns               ;
; -6.025 ns                               ; 71.30 MHz ( period = 14.025 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.780 ns               ;
; -6.017 ns                               ; 71.34 MHz ( period = 14.017 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.762 ns               ;
; -6.014 ns                               ; 71.36 MHz ( period = 14.014 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.748 ns               ;
; -6.014 ns                               ; 71.36 MHz ( period = 14.014 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.748 ns               ;
; -6.013 ns                               ; 71.36 MHz ( period = 14.013 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.745 ns               ;
; -6.010 ns                               ; 71.38 MHz ( period = 14.010 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.763 ns               ;
; -5.996 ns                               ; 71.45 MHz ( period = 13.996 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.730 ns               ;
; -5.989 ns                               ; 71.48 MHz ( period = 13.989 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.725 ns               ;
; -5.983 ns                               ; 71.52 MHz ( period = 13.983 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.736 ns               ;
; -5.982 ns                               ; 71.52 MHz ( period = 13.982 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.727 ns               ;
; -5.982 ns                               ; 71.52 MHz ( period = 13.982 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.727 ns               ;
; -5.978 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.721 ns               ;
; -5.976 ns                               ; 71.55 MHz ( period = 13.976 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.721 ns               ;
; -5.946 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.699 ns               ;
; -5.945 ns                               ; 71.71 MHz ( period = 13.945 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.677 ns               ;
; -5.942 ns                               ; 71.73 MHz ( period = 13.942 ns )                    ; frequency[2]                                                        ; SPI:Alex_SPI_Tx|SPI_data                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 11.135 ns                 ; 17.077 ns               ;
; -5.939 ns                               ; 71.74 MHz ( period = 13.939 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.694 ns               ;
; -5.931 ns                               ; 71.78 MHz ( period = 13.931 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.676 ns               ;
; -5.928 ns                               ; 71.80 MHz ( period = 13.928 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.662 ns               ;
; -5.927 ns                               ; 71.80 MHz ( period = 13.927 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.659 ns               ;
; -5.924 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.677 ns               ;
; -5.910 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.644 ns               ;
; -5.903 ns                               ; 71.93 MHz ( period = 13.903 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.639 ns               ;
; -5.899 ns                               ; 71.95 MHz ( period = 13.899 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.654 ns               ;
; -5.897 ns                               ; 71.96 MHz ( period = 13.897 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.650 ns               ;
; -5.896 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; frequency[3]                                                        ; SPI:Alex_SPI_Tx|SPI_data                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 11.135 ns                 ; 17.031 ns               ;
; -5.896 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.641 ns               ;
; -5.896 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.641 ns               ;
; -5.892 ns                               ; 71.98 MHz ( period = 13.892 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.635 ns               ;
; -5.890 ns                               ; 71.99 MHz ( period = 13.890 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.635 ns               ;
; -5.860 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.613 ns               ;
; -5.859 ns                               ; 72.16 MHz ( period = 13.859 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.591 ns               ;
; -5.853 ns                               ; 72.19 MHz ( period = 13.853 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.608 ns               ;
; -5.853 ns                               ; 72.19 MHz ( period = 13.853 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.608 ns               ;
; -5.845 ns                               ; 72.23 MHz ( period = 13.845 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.590 ns               ;
; -5.842 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.576 ns               ;
; -5.841 ns                               ; 72.25 MHz ( period = 13.841 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.573 ns               ;
; -5.838 ns                               ; 72.26 MHz ( period = 13.838 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.591 ns               ;
; -5.824 ns                               ; 72.34 MHz ( period = 13.824 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.558 ns               ;
; -5.824 ns                               ; 72.34 MHz ( period = 13.824 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.558 ns               ;
; -5.817 ns                               ; 72.37 MHz ( period = 13.817 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.553 ns               ;
; -5.813 ns                               ; 72.40 MHz ( period = 13.813 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.568 ns               ;
; -5.813 ns                               ; 72.40 MHz ( period = 13.813 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.566 ns               ;
; -5.811 ns                               ; 72.41 MHz ( period = 13.811 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.564 ns               ;
; -5.810 ns                               ; 72.41 MHz ( period = 13.810 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.555 ns               ;
; -5.806 ns                               ; 72.43 MHz ( period = 13.806 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.549 ns               ;
; -5.804 ns                               ; 72.44 MHz ( period = 13.804 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.549 ns               ;
; -5.774 ns                               ; 72.60 MHz ( period = 13.774 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.527 ns               ;
; -5.773 ns                               ; 72.61 MHz ( period = 13.773 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.505 ns               ;
; -5.772 ns                               ; 72.61 MHz ( period = 13.772 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.525 ns               ;
; -5.767 ns                               ; 72.64 MHz ( period = 13.767 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.522 ns               ;
; -5.767 ns                               ; 72.64 MHz ( period = 13.767 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.522 ns               ;
; -5.756 ns                               ; 72.70 MHz ( period = 13.756 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.490 ns               ;
; -5.755 ns                               ; 72.70 MHz ( period = 13.755 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.487 ns               ;
; -5.752 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.505 ns               ;
; -5.738 ns                               ; 72.79 MHz ( period = 13.738 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.472 ns               ;
; -5.738 ns                               ; 72.79 MHz ( period = 13.738 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[38] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.472 ns               ;
; -5.731 ns                               ; 72.83 MHz ( period = 13.731 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.467 ns               ;
; -5.727 ns                               ; 72.85 MHz ( period = 13.727 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.480 ns               ;
; -5.727 ns                               ; 72.85 MHz ( period = 13.727 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.482 ns               ;
; -5.722 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.477 ns               ;
; -5.720 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.463 ns               ;
; -5.718 ns                               ; 72.90 MHz ( period = 13.718 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.463 ns               ;
; -5.715 ns                               ; 72.91 MHz ( period = 13.715 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.466 ns               ;
; -5.706 ns                               ; 72.96 MHz ( period = 13.706 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.451 ns               ;
; -5.688 ns                               ; 73.06 MHz ( period = 13.688 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.441 ns               ;
; -5.687 ns                               ; 73.06 MHz ( period = 13.687 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.419 ns               ;
; -5.686 ns                               ; 73.07 MHz ( period = 13.686 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.439 ns               ;
; -5.681 ns                               ; 73.09 MHz ( period = 13.681 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.436 ns               ;
; -5.681 ns                               ; 73.09 MHz ( period = 13.681 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.436 ns               ;
; -5.670 ns                               ; 73.15 MHz ( period = 13.670 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.404 ns               ;
; -5.669 ns                               ; 73.16 MHz ( period = 13.669 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.401 ns               ;
; -5.667 ns                               ; 73.17 MHz ( period = 13.667 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.401 ns               ;
; -5.666 ns                               ; 73.17 MHz ( period = 13.666 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.419 ns               ;
; -5.662 ns                               ; 73.20 MHz ( period = 13.662 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.413 ns               ;
; -5.660 ns                               ; 73.21 MHz ( period = 13.660 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.411 ns               ;
; -5.655 ns                               ; 73.23 MHz ( period = 13.655 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.400 ns               ;
; -5.652 ns                               ; 73.25 MHz ( period = 13.652 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[37] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.386 ns               ;
; -5.651 ns                               ; 73.25 MHz ( period = 13.651 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.402 ns               ;
; -5.650 ns                               ; 73.26 MHz ( period = 13.650 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.401 ns               ;
; -5.649 ns                               ; 73.27 MHz ( period = 13.649 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.400 ns               ;
; -5.645 ns                               ; 73.29 MHz ( period = 13.645 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.381 ns               ;
; -5.645 ns                               ; 73.29 MHz ( period = 13.645 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.379 ns               ;
; -5.642 ns                               ; 73.30 MHz ( period = 13.642 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.393 ns               ;
; -5.641 ns                               ; 73.31 MHz ( period = 13.641 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.394 ns               ;
; -5.641 ns                               ; 73.31 MHz ( period = 13.641 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.396 ns               ;
; -5.640 ns                               ; 73.31 MHz ( period = 13.640 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.376 ns               ;
; -5.640 ns                               ; 73.31 MHz ( period = 13.640 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.374 ns               ;
; -5.638 ns                               ; 73.32 MHz ( period = 13.638 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.374 ns               ;
; -5.636 ns                               ; 73.34 MHz ( period = 13.636 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.391 ns               ;
; -5.635 ns                               ; 73.34 MHz ( period = 13.635 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.378 ns               ;
; -5.634 ns                               ; 73.35 MHz ( period = 13.634 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.377 ns               ;
; -5.634 ns                               ; 73.35 MHz ( period = 13.634 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.377 ns               ;
; -5.632 ns                               ; 73.36 MHz ( period = 13.632 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.377 ns               ;
; -5.630 ns                               ; 73.37 MHz ( period = 13.630 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.366 ns               ;
; -5.629 ns                               ; 73.37 MHz ( period = 13.629 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.380 ns               ;
; -5.628 ns                               ; 73.38 MHz ( period = 13.628 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.371 ns               ;
; -5.624 ns                               ; 73.40 MHz ( period = 13.624 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.360 ns               ;
; -5.621 ns                               ; 73.42 MHz ( period = 13.621 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.355 ns               ;
; -5.621 ns                               ; 73.42 MHz ( period = 13.621 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.374 ns               ;
; -5.620 ns                               ; 73.42 MHz ( period = 13.620 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[38] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.365 ns               ;
; -5.620 ns                               ; 73.42 MHz ( period = 13.620 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.363 ns               ;
; -5.618 ns                               ; 73.43 MHz ( period = 13.618 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.354 ns               ;
; -5.617 ns                               ; 73.44 MHz ( period = 13.617 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.351 ns               ;
; -5.612 ns                               ; 73.46 MHz ( period = 13.612 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.357 ns               ;
; -5.602 ns                               ; 73.52 MHz ( period = 13.602 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.355 ns               ;
; -5.601 ns                               ; 73.52 MHz ( period = 13.601 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.333 ns               ;
; -5.600 ns                               ; 73.53 MHz ( period = 13.600 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.353 ns               ;
; -5.595 ns                               ; 73.56 MHz ( period = 13.595 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.350 ns               ;
; -5.595 ns                               ; 73.56 MHz ( period = 13.595 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.350 ns               ;
; -5.591 ns                               ; 73.58 MHz ( period = 13.591 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.344 ns               ;
; -5.590 ns                               ; 73.58 MHz ( period = 13.590 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.343 ns               ;
; -5.584 ns                               ; 73.62 MHz ( period = 13.584 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.318 ns               ;
; -5.581 ns                               ; 73.63 MHz ( period = 13.581 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.315 ns               ;
; -5.581 ns                               ; 73.63 MHz ( period = 13.581 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.334 ns               ;
; -5.580 ns                               ; 73.64 MHz ( period = 13.580 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.333 ns               ;
; -5.576 ns                               ; 73.66 MHz ( period = 13.576 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.327 ns               ;
; -5.574 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.325 ns               ;
; -5.574 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.327 ns               ;
; -5.571 ns                               ; 73.69 MHz ( period = 13.571 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.324 ns               ;
; -5.569 ns                               ; 73.70 MHz ( period = 13.569 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[38] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.314 ns               ;
; -5.566 ns                               ; 73.71 MHz ( period = 13.566 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[36] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.300 ns               ;
; -5.565 ns                               ; 73.72 MHz ( period = 13.565 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.316 ns               ;
; -5.564 ns                               ; 73.72 MHz ( period = 13.564 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.315 ns               ;
; -5.563 ns                               ; 73.73 MHz ( period = 13.563 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.314 ns               ;
; -5.563 ns                               ; 73.73 MHz ( period = 13.563 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.316 ns               ;
; -5.562 ns                               ; 73.74 MHz ( period = 13.562 ns )                    ; frequency[1]                                                        ; SPI:Alex_SPI_Tx|SPI_data                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 11.135 ns                 ; 16.697 ns               ;
; -5.559 ns                               ; 73.75 MHz ( period = 13.559 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.293 ns               ;
; -5.559 ns                               ; 73.75 MHz ( period = 13.559 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.295 ns               ;
; -5.556 ns                               ; 73.77 MHz ( period = 13.556 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.307 ns               ;
; -5.555 ns                               ; 73.77 MHz ( period = 13.555 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.308 ns               ;
; -5.555 ns                               ; 73.77 MHz ( period = 13.555 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.310 ns               ;
; -5.554 ns                               ; 73.78 MHz ( period = 13.554 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.288 ns               ;
; -5.554 ns                               ; 73.78 MHz ( period = 13.554 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.290 ns               ;
; -5.552 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.288 ns               ;
; -5.550 ns                               ; 73.80 MHz ( period = 13.550 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.305 ns               ;
; -5.549 ns                               ; 73.81 MHz ( period = 13.549 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.292 ns               ;
; -5.548 ns                               ; 73.81 MHz ( period = 13.548 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.291 ns               ;
; -5.548 ns                               ; 73.81 MHz ( period = 13.548 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.291 ns               ;
; -5.548 ns                               ; 73.81 MHz ( period = 13.548 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.282 ns               ;
; -5.547 ns                               ; 73.82 MHz ( period = 13.547 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.292 ns               ;
; -5.546 ns                               ; 73.82 MHz ( period = 13.546 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.291 ns               ;
; -5.544 ns                               ; 73.83 MHz ( period = 13.544 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.280 ns               ;
; -5.542 ns                               ; 73.84 MHz ( period = 13.542 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.285 ns               ;
; -5.538 ns                               ; 73.87 MHz ( period = 13.538 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.274 ns               ;
; -5.535 ns                               ; 73.88 MHz ( period = 13.535 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.269 ns               ;
; -5.535 ns                               ; 73.88 MHz ( period = 13.535 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[38] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.288 ns               ;
; -5.534 ns                               ; 73.89 MHz ( period = 13.534 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.277 ns               ;
; -5.534 ns                               ; 73.89 MHz ( period = 13.534 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[37] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.279 ns               ;
; -5.532 ns                               ; 73.90 MHz ( period = 13.532 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.268 ns               ;
; -5.531 ns                               ; 73.90 MHz ( period = 13.531 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.265 ns               ;
; -5.526 ns                               ; 73.93 MHz ( period = 13.526 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.271 ns               ;
; -5.516 ns                               ; 73.99 MHz ( period = 13.516 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.269 ns               ;
; -5.515 ns                               ; 73.99 MHz ( period = 13.515 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.247 ns               ;
; -5.514 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.267 ns               ;
; -5.509 ns                               ; 74.02 MHz ( period = 13.509 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.264 ns               ;
; -5.509 ns                               ; 74.02 MHz ( period = 13.509 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.264 ns               ;
; -5.505 ns                               ; 74.05 MHz ( period = 13.505 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.258 ns               ;
; -5.504 ns                               ; 74.05 MHz ( period = 13.504 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.257 ns               ;
; -5.501 ns                               ; 74.07 MHz ( period = 13.501 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.252 ns               ;
; -5.498 ns                               ; 74.09 MHz ( period = 13.498 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.232 ns               ;
; -5.495 ns                               ; 74.10 MHz ( period = 13.495 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.229 ns               ;
; -5.495 ns                               ; 74.10 MHz ( period = 13.495 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.248 ns               ;
; -5.490 ns                               ; 74.13 MHz ( period = 13.490 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.241 ns               ;
; -5.488 ns                               ; 74.14 MHz ( period = 13.488 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.239 ns               ;
; -5.488 ns                               ; 74.14 MHz ( period = 13.488 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.241 ns               ;
; -5.485 ns                               ; 74.16 MHz ( period = 13.485 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.238 ns               ;
; -5.483 ns                               ; 74.17 MHz ( period = 13.483 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[37] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.745 ns                  ; 13.228 ns               ;
; -5.480 ns                               ; 74.18 MHz ( period = 13.480 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[35] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.214 ns               ;
; -5.479 ns                               ; 74.19 MHz ( period = 13.479 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.230 ns               ;
; -5.479 ns                               ; 74.19 MHz ( period = 13.479 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.732 ns                  ; 13.211 ns               ;
; -5.478 ns                               ; 74.19 MHz ( period = 13.478 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.229 ns               ;
; -5.477 ns                               ; 74.20 MHz ( period = 13.477 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.751 ns                  ; 13.228 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                     ;                                          ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------+------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                          ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.345 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.572 ns                   ; 2.917 ns                 ;
; 0.387 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.491 ns                   ; 1.878 ns                 ;
; 0.399 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.200 ns                   ; 2.599 ns                 ;
; 0.402 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.491 ns                   ; 1.893 ns                 ;
; 0.403 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.572 ns                   ; 2.975 ns                 ;
; 0.408 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.491 ns                   ; 1.899 ns                 ;
; 0.419 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.491 ns                   ; 1.910 ns                 ;
; 0.427 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.459 ns                   ; 1.886 ns                 ;
; 0.433 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.459 ns                   ; 1.892 ns                 ;
; 0.434 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.572 ns                   ; 3.006 ns                 ;
; 0.438 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.572 ns                   ; 3.010 ns                 ;
; 0.441 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.459 ns                   ; 1.900 ns                 ;
; 0.441 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.459 ns                   ; 1.900 ns                 ;
; 0.451 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.041 ns                   ; 1.492 ns                 ;
; 0.455 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.491 ns                   ; 1.946 ns                 ;
; 0.495 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.523 ns                   ; 2.018 ns                 ;
; 0.499 ns                                ; got_sync                                                                                                                      ; got_sync                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                      ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                      ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                     ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                          ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0000                                                                                                               ; state_sync.0000                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0100                                                                                                               ; state_sync.0100                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Rx_fifo_enable                                                                                                                ; Rx_fifo_enable                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                              ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                     ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                     ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                 ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                   ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                   ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                   ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                   ; state_FX[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.598 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.572 ns                   ; 3.170 ns                 ;
; 0.740 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.523 ns                   ; 2.263 ns                 ;
; 0.743 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.523 ns                   ; 2.266 ns                 ;
; 0.744 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.523 ns                   ; 2.267 ns                 ;
; 0.752 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.572 ns                   ; 3.324 ns                 ;
; 0.752 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.572 ns                   ; 3.324 ns                 ;
; 0.752 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.523 ns                   ; 2.275 ns                 ;
; 0.770 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.200 ns                   ; 2.970 ns                 ;
; 0.772 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.495 ns                   ; 2.267 ns                 ;
; 0.774 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.495 ns                   ; 2.269 ns                 ;
; 0.778 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.523 ns                   ; 2.301 ns                 ;
; 0.779 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.491 ns                   ; 2.270 ns                 ;
; 0.792 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.041 ns                   ; 1.833 ns                 ;
; 0.802 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.488 ns                   ; 2.290 ns                 ;
; 0.806 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.495 ns                   ; 2.301 ns                 ;
; 0.807 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.488 ns                   ; 2.295 ns                 ;
; 0.811 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.495 ns                   ; 2.306 ns                 ;
; 0.822 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.488 ns                   ; 2.310 ns                 ;
; 0.828 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.495 ns                   ; 2.323 ns                 ;
; 0.853 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.491 ns                   ; 2.344 ns                 ;
; 0.856 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.459 ns                   ; 2.315 ns                 ;
; 0.873 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.459 ns                   ; 2.332 ns                 ;
; 0.890 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[4]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.892 ns                 ;
; 0.890 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[8]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.892 ns                 ;
; 0.892 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[0]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.894 ns                 ;
; 0.894 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[1]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.896 ns                 ;
; 0.899 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.488 ns                   ; 2.387 ns                 ;
; 0.899 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[12]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.901 ns                 ;
; 0.900 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[11]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.901 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.495 ns                   ; 2.396 ns                 ;
; 0.964 ns                                ; debounce:de_dot|pb_history[1]                                                                                                 ; debounce:de_dot|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 0.964 ns                 ;
; 0.967 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[9]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.258 ns                   ; 1.225 ns                 ;
; 0.969 ns                                ; Rx_control_1[5]                                                                                                               ; frequency_HZ[29]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.971 ns                 ;
; 0.971 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[1]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.258 ns                   ; 1.229 ns                 ;
; 0.987 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[2]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.258 ns                   ; 1.245 ns                 ;
; 1.034 ns                                ; Rx_control_4[0]                                                                                                               ; frequency_HZ[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.036 ns                 ;
; 1.038 ns                                ; Rx_control_3[2]                                                                                                               ; frequency_HZ[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.039 ns                 ;
; 1.045 ns                                ; Rx_control_2[1]                                                                                                               ; frequency_HZ[17]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.047 ns                 ;
; 1.046 ns                                ; Rx_control_2[4]                                                                                                               ; frequency_HZ[20]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.048 ns                 ;
; 1.048 ns                                ; Rx_control_2[0]                                                                                                               ; frequency_HZ[16]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.050 ns                 ;
; 1.049 ns                                ; Rx_control_1[3]                                                                                                               ; frequency_HZ[27]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.055 ns                 ;
; 1.069 ns                                ; debounce:de_dot|count[18]                                                                                                     ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.069 ns                 ;
; 1.072 ns                                ; state_sync.0000                                                                                                               ; state_sync.0001                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.074 ns                 ;
; 1.073 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[7]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.075 ns                 ;
; 1.095 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.200 ns                   ; 3.295 ns                 ;
; 1.096 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                 ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.098 ns                 ;
; 1.117 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.495 ns                   ; 2.612 ns                 ;
; 1.125 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.523 ns                   ; 2.648 ns                 ;
; 1.149 ns                                ; debounce:de_dot|count[0]                                                                                                      ; debounce:de_dot|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dash|count[0]                                                                                                     ; debounce:de_dash|count[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; state_sync.0001                                                                                                               ; state_sync.0010                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.156 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.523 ns                   ; 2.679 ns                 ;
; 1.157 ns                                ; Rx_control_2[5]                                                                                                               ; frequency_HZ[21]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                                                                                                      ; debounce:de_PTT|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dot|count[9]                                                                                                      ; debounce:de_dot|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dot|pb_history[0]                                                                                                 ; debounce:de_dot|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Rx_control_3[0]                                                                                                               ; frequency_HZ[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Rx_control_3[5]                                                                                                               ; frequency_HZ[13]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; Rx_control_4[1]                                                                                                               ; frequency_HZ[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[3]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Rx_control_1[6]                                                                                                               ; frequency_HZ[30]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[5]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[2]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; debounce:de_dash|count[9]                                                                                                     ; debounce:de_dash|count[9]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                                                                                                     ; debounce:de_PTT|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dash|count[10]                                                                                                    ; debounce:de_dash|count[10]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                                                                                                      ; debounce:de_PTT|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[2]                                                                                                      ; debounce:de_dot|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[2]                                                                                                     ; debounce:de_dash|count[2]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                                                                                                      ; debounce:de_PTT|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[4]                                                                                                      ; debounce:de_dot|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[4]                                                                                                     ; debounce:de_dash|count[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[9]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; Rx_control_4[6]                                                                                                               ; frequency_HZ[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Rx_control_3[7]                                                                                                               ; frequency_HZ[15]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; Rx_control_4[3]                                                                                                               ; frequency_HZ[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; Rx_control_3[1]                                                                                                               ; frequency_HZ[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; debounce:de_dot|count[10]                                                                                                     ; debounce:de_dot|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; debounce:de_dash|pb_history[2]                                                                                                ; debounce:de_dash|pb_history[3]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; Rx_control_4[4]                                                                                                               ; frequency_HZ[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; Rx_control_3[3]                                                                                                               ; frequency_HZ[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                     ; debounce:de_PTT|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dot|count[11]                                                                                                     ; debounce:de_dot|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[11]                                                                                                    ; debounce:de_dash|count[11]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[10]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                      ; debounce:de_PTT|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[6]                                                                                                      ; debounce:de_dot|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[6]                                                                                                     ; debounce:de_dash|count[6]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                      ; debounce:de_PTT|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[7]                                                                                                      ; debounce:de_dot|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[7]                                                                                                     ; debounce:de_dash|count[7]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                      ; debounce:de_PTT|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[8]                                                                                                      ; debounce:de_dot|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[8]                                                                                                     ; debounce:de_dash|count[8]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                     ; debounce:de_PTT|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[13]                                                                                                     ; debounce:de_dot|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[13]                                                                                                    ; debounce:de_dash|count[13]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                     ; debounce:de_PTT|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[16]                                                                                                     ; debounce:de_dot|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[16]                                                                                                    ; debounce:de_dash|count[16]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                 ; debounce:de_PTT|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.172 ns                                ; debounce:de_PTT|count[18]                                                                                                     ; debounce:de_PTT|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dash|count[18]                                                                                                    ; debounce:de_dash|count[18]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; debounce:de_dash|pb_history[2]                                                                                                ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; Rx_control_4[7]                                                                                                               ; frequency_HZ[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.175 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.523 ns                   ; 2.698 ns                 ;
; 1.176 ns                                ; CC_sync_count[1]                                                                                                              ; CC_sync_count[1]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; debounce:de_dot|count[18]                                                                                                     ; debounce:de_dot|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|parity_ff                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|parity_ff                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[11]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.179 ns                                ; debounce:de_PTT|pb_history[3]                                                                                                 ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.180 ns                                ; debounce:de_dot|pb_history[2]                                                                                                 ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[9]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.184 ns                                ; state_sync.0000                                                                                                               ; Rx_fifo_enable                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.185 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[12]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[12]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.187 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[5]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.190 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[9]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; state_sync.0000                                                                                                               ; got_sync                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.192 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.192 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[0]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[2]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.199 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[5]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.199 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.201 ns                                ; debounce:de_dash|pb_history[1]                                                                                                ; debounce:de_dash|pb_history[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.201 ns                 ;
; 1.202 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[3]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.204 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                     ; debounce:de_PTT|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dash|count[17]                                                                                                    ; debounce:de_dash|count[17]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[0]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; Rx_control_2[6]                                                                                                               ; frequency_HZ[22]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; CC_sync_count[8]                                                                                                              ; CC_sync_count[8]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.209 ns                                ; Rx_control_2[2]                                                                                                               ; frequency_HZ[18]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.209 ns                                ; debounce:de_dot|pb_history[3]                                                                                                 ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.209 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[6]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.258 ns                   ; 1.467 ns                 ;
; 1.210 ns                                ; Rx_control_4[5]                                                                                                               ; frequency_HZ[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg4 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.495 ns                   ; 2.705 ns                 ;
; 1.210 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[7]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.211 ns                                ; Rx_control_3[6]                                                                                                               ; frequency_HZ[14]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.211 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[10]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.211 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.212 ns                                ; debounce:de_dot|count[17]                                                                                                     ; debounce:de_dot|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.213 ns                                ; Rx_control_2[3]                                                                                                               ; frequency_HZ[19]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.215 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.216 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[0]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                                                                                                      ; debounce:de_PTT|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[1]                                                                                                      ; debounce:de_dot|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[1]                                                                                                     ; debounce:de_dash|count[1]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                                                                                                      ; debounce:de_PTT|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[3]                                                                                                      ; debounce:de_dot|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[3]                                                                                                     ; debounce:de_dash|count[3]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                                                                                                     ; debounce:de_PTT|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[12]                                                                                                     ; debounce:de_dot|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[12]                                                                                                    ; debounce:de_dash|count[12]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                                                                                                      ; debounce:de_PTT|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                           ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FPGA_CLK6IN'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                     ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI:Alex_SPI_Tx|spi_state.000                                                                                                  ; SPI:Alex_SPI_Tx|spi_state.000                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[0]                                                                                                                     ; CCcount[0]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[2]                                                                                                                     ; CCcount[2]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[1]                                                                                                                     ; CCcount[1]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[3]                                                                                                                     ; CCcount[3]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; reset_count[0]                                                                                                                 ; reset_count[0]                                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_10_1_3_nofraction:cic_Q_1|cur_count[2]                                                                                     ; cic_10_1_3_nofraction:cic_Q_1|cur_count[2]                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_10_1_3_nofraction:cic_Q_1|cur_count[0]                                                                                     ; cic_10_1_3_nofraction:cic_Q_1|cur_count[0]                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_10_1_3_nofraction:cic_Q_1|cur_count[1]                                                                                     ; cic_10_1_3_nofraction:cic_Q_1|cur_count[1]                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|sequence_counter[2]                                                                   ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|sequence_counter[2]                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_10_1_3_nofraction:cic_Q_1|cur_count[3]                                                                                     ; cic_10_1_3_nofraction:cic_Q_1|cur_count[3]                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|buff_wren                                                                                                          ; FIR_top:FIR|buff_wren                                                                                                                                  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_8_1_5_nofraction:cic_I_2|cur_count[0]                                                                                      ; cic_8_1_5_nofraction:cic_I_2|cur_count[0]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_8_1_5_nofraction:cic_I_2|cur_count[1]                                                                                      ; cic_8_1_5_nofraction:cic_I_2|cur_count[1]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_8_1_5_nofraction:cic_I_2|cur_count[2]                                                                                      ; cic_8_1_5_nofraction:cic_I_2|cur_count[2]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|coeff_reset                                                                                                        ; FIR_top:FIR|coeff_reset                                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_4_1_8_nofraction:cic_I_3|cur_count[0]                                                                                      ; cic_4_1_8_nofraction:cic_I_3|cur_count[0]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_4_1_8_nofraction:cic_I_3|cur_count[1]                                                                                      ; cic_4_1_8_nofraction:cic_I_3|cur_count[1]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[2]                                                                                                   ; FIR_top:FIR|cycle_counter[2]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[1]                                                                                                   ; FIR_top:FIR|cycle_counter[1]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[0]                                                                                                   ; FIR_top:FIR|cycle_counter[0]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[3]                                                                                                   ; FIR_top:FIR|cycle_counter[3]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[6]                                                                                                   ; FIR_top:FIR|cycle_counter[6]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[4]                                                                                                   ; FIR_top:FIR|cycle_counter[4]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[5]                                                                                                   ; FIR_top:FIR|cycle_counter[5]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[7]                                                                                                   ; FIR_top:FIR|cycle_counter[7]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[8]                                                                                                   ; FIR_top:FIR|cycle_counter[8]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|state.DO_MAC                                                                                                       ; FIR_top:FIR|state.DO_MAC                                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|stb_state[1]                                                                                                       ; FIR_top:FIR|stb_state[1]                                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|state.IDLE_STATE                                                                                                   ; FIR_top:FIR|state.IDLE_STATE                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|mac_rden                                                                                                           ; FIR_top:FIR|mac_rden                                                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|buff_rden                                                                                                          ; FIR_top:FIR|buff_rden                                                                                                                                  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|mac_reset                                                                                                          ; FIR_top:FIR|mac_reset                                                                                                                                  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|strobe_out                                                                                                         ; FIR_top:FIR|strobe_out                                                                                                                                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[1]                                                                                                                    ; register[1]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[0]                                                                                                                    ; register[0]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[6]                                                                                                                    ; register[6]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[5]                                                                                                                    ; register[5]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[4]                                                                                                                    ; register[4]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[3]                                                                                                                    ; register[3]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[2]                                                                                                                    ; register[2]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[15]                                                                                                                   ; register[15]                                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00000                                                                                                                ; state_PWM.00000                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; fifo_enable                                                                                                                    ; fifo_enable                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00001                                                                                                                ; state_PWM.00001                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[0]                                                                                                                    ; AD_state[0]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[1]                                                                                                                    ; AD_state[1]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[2]                                                                                                                    ; AD_state[2]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[4]                                                                                                                    ; AD_state[4]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_count[2]                                                                                                                  ; PCLK_count[2]                                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_count[1]                                                                                                                  ; PCLK_count[1]                                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_count[0]                                                                                                                  ; PCLK_count[0]                                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_12MHZ                                                                                                                     ; PCLK_12MHZ                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.514 ns                                ; frequency[18]                                                                                                                  ; SPI:Alex_SPI_Tx|previous_Alex_data[1]                                                                                                                  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 4.062 ns                   ; 4.576 ns                 ;
; 0.928 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.930 ns                 ;
; 0.931 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[2]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.933 ns                 ;
; 0.940 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]                                                       ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.942 ns                 ;
; 0.960 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                       ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.962 ns                 ;
; 0.973 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[8]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.975 ns                 ;
; 0.998 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.095 ns                   ; 1.093 ns                 ;
; 1.006 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.095 ns                   ; 1.101 ns                 ;
; 1.010 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.095 ns                   ; 1.105 ns                 ;
; 1.011 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.095 ns                   ; 1.106 ns                 ;
; 1.018 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.095 ns                   ; 1.113 ns                 ;
; 1.023 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.095 ns                   ; 1.118 ns                 ;
; 1.035 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[5]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[5]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.001 ns                   ; 1.036 ns                 ;
; 1.038 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[6]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[6]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.001 ns                   ; 1.039 ns                 ;
; 1.038 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.040 ns                 ;
; 1.044 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[6]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.046 ns                 ;
; 1.050 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.052 ns                 ;
; 1.066 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[9]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.068 ns                 ;
; 1.085 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[8]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.087 ns                 ;
; 1.119 ns                                ; state_PWM.00101                                                                                                                ; state_PWM.00000                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.121 ns                 ;
; 1.150 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[9]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[9]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.152 ns                 ;
; 1.155 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.155 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[9]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[9]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.155 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[27]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[27]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.156 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[2]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[2]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[2]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[2]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[7]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[7]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.157 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[0]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[0]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.157 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[0]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[0]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[9]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[9]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[7]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[7]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[7]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[7]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[0]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[11]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[11]                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[13]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[13]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[11]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[11]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[18]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[18]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[8]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[8]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[6]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[6]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.167 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[17]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[17]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[26]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[26]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[2]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[2]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[15]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[15]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[13]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[13]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[27]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[27]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[23]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[23]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[6]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[6]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[8]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[8]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.172 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[16]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[16]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[16]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[16]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[18]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[18]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[16]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[16]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[20]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[20]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; state_PWM.00010                                                                                                                ; state_PWM.00011                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.175 ns                                ; state_PWM.00011                                                                                                                ; state_PWM.00100                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.177 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[18]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[18]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[14]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[14]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[30]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[30]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[20]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[20]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[22]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[22]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[24]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[24]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[4]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[4]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.181 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.184 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.185 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[8]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.185 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                       ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.188 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.190 ns                 ;
; 1.190 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[3]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[9]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; state_PWM.00001                                                                                                                ; state_PWM.00010                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.194 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[10]                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.205 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[7]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[7]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[1]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[1]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.001 ns                   ; 1.211 ns                 ;
; 1.212 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[33]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[33]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.212 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[33]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[33]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.213 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[3]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[3]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.213 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[5]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[5]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.214 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[2]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.001 ns                   ; 1.215 ns                 ;
; 1.215 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[9]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.217 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[1]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[1]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[3]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[3]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[5]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[5]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[5]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[5]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.220 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[8]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[8]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[10]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[10]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[17]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[17]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[6]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[6]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[21]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[21]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.224 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]                                                       ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[19]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[19]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[17]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[17]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[19]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[19]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[21]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[21]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[15]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[15]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[31]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[31]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[15]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[15]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[31]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[31]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[21]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[21]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.227 ns                                ; state_PWM.00100                                                                                                                ; state_PWM.00101                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.228 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[24]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[24]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[26]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[26]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[28]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[28]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[12]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[12]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[12]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[12]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[28]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[28]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[12]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[12]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[22]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[22]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[28]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[28]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[14]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[14]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[30]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[30]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[14]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[14]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[30]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[30]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; state_PWM.00000                                                                                                                ; state_PWM.00001                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.230 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.231 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.231 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.237 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                        ;             ;             ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+------------+--------------------------------+-------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                             ; To Clock    ;
+-------+--------------+------------+------------+--------------------------------+-------------+
; N/A   ; None         ; 7.542 ns   ; FLAGC      ; SLWR~reg0                      ; IFCLK       ;
; N/A   ; None         ; 7.233 ns   ; FLAGC      ; Tx_read_clock                  ; IFCLK       ;
; N/A   ; None         ; 6.302 ns   ; FLAGA      ; state_FX[0]                    ; IFCLK       ;
; N/A   ; None         ; 6.272 ns   ; FLAGA      ; state_FX[2]                    ; IFCLK       ;
; N/A   ; None         ; 6.182 ns   ; ADC[0]     ; temp_ADC[7]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 6.181 ns   ; ADC[0]     ; temp_ADC[5]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 6.171 ns   ; ADC[0]     ; temp_ADC[0]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.983 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]  ; IFCLK       ;
; N/A   ; None         ; 5.969 ns   ; FLAGC      ; SLEN                           ; IFCLK       ;
; N/A   ; None         ; 5.726 ns   ; ADC[0]     ; temp_ADC[9]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.713 ns   ; ADC[0]     ; temp_ADC[6]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.712 ns   ; ADC[0]     ; temp_ADC[3]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.711 ns   ; ADC[0]     ; temp_ADC[2]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.710 ns   ; ADC[0]     ; temp_ADC[4]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.709 ns   ; ADC[0]     ; temp_ADC[1]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.593 ns   ; ADC[0]     ; temp_ADC[14]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.478 ns   ; ADC[2]     ; temp_ADC[2]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.397 ns   ; ADC[4]     ; temp_ADC[4]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.379 ns   ; ADC[1]     ; temp_ADC[1]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.372 ns   ; ADC[3]     ; temp_ADC[3]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.302 ns   ; ADC[0]     ; temp_ADC[10]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.301 ns   ; ADC[0]     ; temp_ADC[11]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.300 ns   ; ADC[0]     ; temp_ADC[15]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.299 ns   ; ADC[0]     ; temp_ADC[8]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.298 ns   ; ADC[0]     ; temp_ADC[12]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.297 ns   ; ADC[0]     ; temp_ADC[13]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.273 ns   ; FLAGC      ; state_FX[0]                    ; IFCLK       ;
; N/A   ; None         ; 5.267 ns   ; FLAGC      ; state_FX[1]                    ; IFCLK       ;
; N/A   ; None         ; 5.260 ns   ; dot        ; debounce:de_dot|pb_history[0]  ; IFCLK       ;
; N/A   ; None         ; 5.258 ns   ; FLAGA      ; SLOE~reg0                      ; IFCLK       ;
; N/A   ; None         ; 5.254 ns   ; dash       ; debounce:de_dash|pb_history[0] ; IFCLK       ;
; N/A   ; None         ; 5.219 ns   ; ADC[5]     ; temp_ADC[5]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.080 ns   ; FX2_FD[10] ; Rx_register[2]                 ; IFCLK       ;
; N/A   ; None         ; 5.063 ns   ; FX2_FD[8]  ; Rx_register[0]                 ; IFCLK       ;
; N/A   ; None         ; 5.031 ns   ; FX2_FD[11] ; Rx_register[3]                 ; IFCLK       ;
; N/A   ; None         ; 4.985 ns   ; ADC[6]     ; temp_ADC[6]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.926 ns   ; FX2_FD[13] ; Rx_register[5]                 ; IFCLK       ;
; N/A   ; None         ; 4.911 ns   ; FX2_FD[14] ; Rx_register[6]                 ; IFCLK       ;
; N/A   ; None         ; 4.910 ns   ; FX2_FD[9]  ; Rx_register[1]                 ; IFCLK       ;
; N/A   ; None         ; 4.906 ns   ; FX2_FD[15] ; Rx_register[7]                 ; IFCLK       ;
; N/A   ; None         ; 4.843 ns   ; FX2_FD[12] ; Rx_register[4]                 ; IFCLK       ;
; N/A   ; None         ; 4.816 ns   ; ADC[7]     ; temp_ADC[7]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.641 ns   ; ADC[14]    ; temp_ADC[14]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.535 ns   ; FX2_FD[7]  ; Rx_register[15]                ; IFCLK       ;
; N/A   ; None         ; 4.310 ns   ; FX2_FD[5]  ; Rx_register[13]                ; IFCLK       ;
; N/A   ; None         ; 4.305 ns   ; FX2_FD[1]  ; Rx_register[9]                 ; IFCLK       ;
; N/A   ; None         ; 4.297 ns   ; FX2_FD[6]  ; Rx_register[14]                ; IFCLK       ;
; N/A   ; None         ; 4.277 ns   ; ADC[8]     ; temp_ADC[8]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.268 ns   ; FX2_FD[2]  ; Rx_register[10]                ; IFCLK       ;
; N/A   ; None         ; 4.263 ns   ; ADC[15]    ; temp_ADC[15]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.261 ns   ; ADC[11]    ; temp_ADC[11]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.249 ns   ; ADC[13]    ; temp_ADC[13]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.244 ns   ; ADC[10]    ; temp_ADC[10]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.198 ns   ; ADC[12]    ; temp_ADC[12]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.172 ns   ; FX2_FD[4]  ; Rx_register[12]                ; IFCLK       ;
; N/A   ; None         ; 4.119 ns   ; FX2_FD[0]  ; Rx_register[8]                 ; IFCLK       ;
; N/A   ; None         ; 4.113 ns   ; FX2_FD[3]  ; Rx_register[11]                ; IFCLK       ;
; N/A   ; None         ; 4.036 ns   ; ADC[9]     ; temp_ADC[9]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; -2.466 ns  ; CDOUT_P    ; Tx_q[0]                        ; FPGA_CLK6IN ;
+-------+--------------+------------+------------+--------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                               ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To             ; From Clock  ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+
; N/A   ; None         ; 25.059 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 25.009 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[0]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.981 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[1]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.886 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[2]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.806 ns  ; got_sync                                                                                                                       ; DEBUG_LED2     ; IFCLK       ;
; N/A   ; None         ; 24.757 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[3]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.720 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[4]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.657 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[4]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.615 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[1]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.534 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[5]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.522 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[9]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.520 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[2]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.483 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[3]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.479 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[5]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.443 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[6]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.386 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[6]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.370 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[7]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.242 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[7]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.212 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[8]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.184 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[8]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.124 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[9]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 24.048 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[10]                               ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 23.666 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[10]                               ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 22.828 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[11]                               ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 22.478 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[11]                               ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.831 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.781 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[0]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.753 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[1]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.658 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[2]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.578 ns  ; got_sync                                                                                                                       ; DEBUG_LED0     ; IFCLK       ;
; N/A   ; None         ; 17.529 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[3]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.492 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[4]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.429 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[4]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.387 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[1]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.306 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[5]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.294 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[9]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.292 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[2]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.255 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[3]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.251 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[5]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.215 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[6]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.158 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[6]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.142 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[7]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.107 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; LROUT          ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.072 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.072 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.014 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[7]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.984 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[8]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.956 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[8]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.932 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.896 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[9]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.820 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[10]                               ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.529 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.438 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[10]                               ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.424 ns  ; CC~reg0                                                                                                                        ; CC             ; FPGA_CLK6IN ;
; N/A   ; None         ; 15.600 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[11]                               ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 15.250 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[11]                               ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 14.305 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]      ; IFCLK       ;
; N/A   ; None         ; 14.212 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2     ; IFCLK       ;
; N/A   ; None         ; 13.890 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]     ; IFCLK       ;
; N/A   ; None         ; 13.723 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]     ; IFCLK       ;
; N/A   ; None         ; 13.535 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]      ; IFCLK       ;
; N/A   ; None         ; 13.219 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; CBCLK          ; FPGA_CLK6IN ;
; N/A   ; None         ; 12.979 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CLRCLK         ; FPGA_CLK6IN ;
; N/A   ; None         ; 12.681 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]      ; IFCLK       ;
; N/A   ; None         ; 12.587 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]      ; IFCLK       ;
; N/A   ; None         ; 12.460 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]      ; IFCLK       ;
; N/A   ; None         ; 12.403 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]      ; IFCLK       ;
; N/A   ; None         ; 12.284 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]      ; IFCLK       ;
; N/A   ; None         ; 11.891 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]      ; IFCLK       ;
; N/A   ; None         ; 11.889 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]      ; IFCLK       ;
; N/A   ; None         ; 11.531 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]      ; IFCLK       ;
; N/A   ; None         ; 11.165 ns  ; Rx_fifo_enable                                                                                                                 ; DEBUG_LED3     ; IFCLK       ;
; N/A   ; None         ; 11.058 ns  ; PCLK_12MHZ                                                                                                                     ; CLK_MCLK       ; FPGA_CLK6IN ;
; N/A   ; None         ; 10.949 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]     ; IFCLK       ;
; N/A   ; None         ; 10.939 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]     ; IFCLK       ;
; N/A   ; None         ; 10.895 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]     ; IFCLK       ;
; N/A   ; None         ; 10.869 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]     ; IFCLK       ;
; N/A   ; None         ; 8.952 ns   ; SLWR~reg0                                                                                                                      ; SLWR           ; IFCLK       ;
; N/A   ; None         ; 8.683 ns   ; SLRD~reg0                                                                                                                      ; DEBUG_LED1     ; IFCLK       ;
; N/A   ; None         ; 8.683 ns   ; SLRD~reg0                                                                                                                      ; SLRD           ; IFCLK       ;
; N/A   ; None         ; 8.650 ns   ; SLEN                                                                                                                           ; FX2_FD[3]      ; IFCLK       ;
; N/A   ; None         ; 8.650 ns   ; SLEN                                                                                                                           ; FX2_FD[2]      ; IFCLK       ;
; N/A   ; None         ; 8.646 ns   ; SLEN                                                                                                                           ; FX2_FD[4]      ; IFCLK       ;
; N/A   ; None         ; 8.646 ns   ; SLEN                                                                                                                           ; FX2_FD[5]      ; IFCLK       ;
; N/A   ; None         ; 8.646 ns   ; SLEN                                                                                                                           ; FX2_FD[6]      ; IFCLK       ;
; N/A   ; None         ; 8.640 ns   ; SLEN                                                                                                                           ; FX2_FD[1]      ; IFCLK       ;
; N/A   ; None         ; 8.630 ns   ; SLEN                                                                                                                           ; FX2_FD[0]      ; IFCLK       ;
; N/A   ; None         ; 8.508 ns   ; SLEN                                                                                                                           ; FX2_FD[9]      ; IFCLK       ;
; N/A   ; None         ; 8.498 ns   ; SLEN                                                                                                                           ; FX2_FD[10]     ; IFCLK       ;
; N/A   ; None         ; 8.488 ns   ; SLEN                                                                                                                           ; FX2_FD[8]      ; IFCLK       ;
; N/A   ; None         ; 8.478 ns   ; SLEN                                                                                                                           ; FX2_FD[11]     ; IFCLK       ;
; N/A   ; None         ; 7.950 ns   ; SLEN                                                                                                                           ; FX2_FD[13]     ; IFCLK       ;
; N/A   ; None         ; 7.950 ns   ; SLEN                                                                                                                           ; FX2_FD[14]     ; IFCLK       ;
; N/A   ; None         ; 7.950 ns   ; SLEN                                                                                                                           ; FX2_FD[15]     ; IFCLK       ;
; N/A   ; None         ; 7.948 ns   ; SLEN                                                                                                                           ; FX2_FD[7]      ; IFCLK       ;
; N/A   ; None         ; 7.930 ns   ; SLEN                                                                                                                           ; FX2_FD[12]     ; IFCLK       ;
; N/A   ; None         ; 7.677 ns   ; SLOE~reg0                                                                                                                      ; SLOE           ; IFCLK       ;
; N/A   ; None         ; 7.673 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1]    ; IFCLK       ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+-------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To        ;
+-------+-------------------+-----------------+-------+-----------+
; N/A   ; None              ; 7.718 ns        ; IFCLK ; CLK_48MHZ ;
+-------+-------------------+-----------------+-------+-----------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+------------+--------------------------------+-------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                             ; To Clock    ;
+---------------+-------------+-----------+------------+--------------------------------+-------------+
; N/A           ; None        ; 2.732 ns  ; CDOUT_P    ; Tx_q[0]                        ; FPGA_CLK6IN ;
; N/A           ; None        ; -3.770 ns ; ADC[9]     ; temp_ADC[9]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -3.847 ns ; FX2_FD[3]  ; Rx_register[11]                ; IFCLK       ;
; N/A           ; None        ; -3.853 ns ; FX2_FD[0]  ; Rx_register[8]                 ; IFCLK       ;
; N/A           ; None        ; -3.906 ns ; FX2_FD[4]  ; Rx_register[12]                ; IFCLK       ;
; N/A           ; None        ; -3.932 ns ; ADC[12]    ; temp_ADC[12]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -3.978 ns ; ADC[10]    ; temp_ADC[10]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -3.983 ns ; ADC[13]    ; temp_ADC[13]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -3.995 ns ; ADC[11]    ; temp_ADC[11]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -3.997 ns ; ADC[15]    ; temp_ADC[15]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.002 ns ; FX2_FD[2]  ; Rx_register[10]                ; IFCLK       ;
; N/A           ; None        ; -4.011 ns ; ADC[8]     ; temp_ADC[8]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.031 ns ; FX2_FD[6]  ; Rx_register[14]                ; IFCLK       ;
; N/A           ; None        ; -4.039 ns ; FX2_FD[1]  ; Rx_register[9]                 ; IFCLK       ;
; N/A           ; None        ; -4.044 ns ; FX2_FD[5]  ; Rx_register[13]                ; IFCLK       ;
; N/A           ; None        ; -4.269 ns ; FX2_FD[7]  ; Rx_register[15]                ; IFCLK       ;
; N/A           ; None        ; -4.375 ns ; ADC[14]    ; temp_ADC[14]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.550 ns ; ADC[7]     ; temp_ADC[7]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.577 ns ; FX2_FD[12] ; Rx_register[4]                 ; IFCLK       ;
; N/A           ; None        ; -4.640 ns ; FX2_FD[15] ; Rx_register[7]                 ; IFCLK       ;
; N/A           ; None        ; -4.644 ns ; FX2_FD[9]  ; Rx_register[1]                 ; IFCLK       ;
; N/A           ; None        ; -4.645 ns ; FX2_FD[14] ; Rx_register[6]                 ; IFCLK       ;
; N/A           ; None        ; -4.660 ns ; FX2_FD[13] ; Rx_register[5]                 ; IFCLK       ;
; N/A           ; None        ; -4.719 ns ; ADC[6]     ; temp_ADC[6]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.765 ns ; FX2_FD[11] ; Rx_register[3]                 ; IFCLK       ;
; N/A           ; None        ; -4.797 ns ; FX2_FD[8]  ; Rx_register[0]                 ; IFCLK       ;
; N/A           ; None        ; -4.814 ns ; FX2_FD[10] ; Rx_register[2]                 ; IFCLK       ;
; N/A           ; None        ; -4.953 ns ; ADC[5]     ; temp_ADC[5]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.988 ns ; dash       ; debounce:de_dash|pb_history[0] ; IFCLK       ;
; N/A           ; None        ; -4.992 ns ; FLAGA      ; SLOE~reg0                      ; IFCLK       ;
; N/A           ; None        ; -4.994 ns ; dot        ; debounce:de_dot|pb_history[0]  ; IFCLK       ;
; N/A           ; None        ; -5.001 ns ; FLAGC      ; state_FX[1]                    ; IFCLK       ;
; N/A           ; None        ; -5.007 ns ; FLAGC      ; state_FX[0]                    ; IFCLK       ;
; N/A           ; None        ; -5.031 ns ; ADC[0]     ; temp_ADC[13]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.032 ns ; ADC[0]     ; temp_ADC[12]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.033 ns ; ADC[0]     ; temp_ADC[8]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.034 ns ; ADC[0]     ; temp_ADC[15]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.035 ns ; ADC[0]     ; temp_ADC[11]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.036 ns ; ADC[0]     ; temp_ADC[10]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.106 ns ; ADC[3]     ; temp_ADC[3]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.113 ns ; ADC[1]     ; temp_ADC[1]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.131 ns ; ADC[4]     ; temp_ADC[4]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.212 ns ; ADC[2]     ; temp_ADC[2]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.327 ns ; ADC[0]     ; temp_ADC[14]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.443 ns ; ADC[0]     ; temp_ADC[1]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.444 ns ; ADC[0]     ; temp_ADC[4]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.445 ns ; ADC[0]     ; temp_ADC[2]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.446 ns ; ADC[0]     ; temp_ADC[3]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.447 ns ; ADC[0]     ; temp_ADC[6]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.460 ns ; ADC[0]     ; temp_ADC[9]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.703 ns ; FLAGC      ; SLEN                           ; IFCLK       ;
; N/A           ; None        ; -5.717 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]  ; IFCLK       ;
; N/A           ; None        ; -5.905 ns ; ADC[0]     ; temp_ADC[0]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.915 ns ; ADC[0]     ; temp_ADC[5]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.916 ns ; ADC[0]     ; temp_ADC[7]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -6.006 ns ; FLAGA      ; state_FX[2]                    ; IFCLK       ;
; N/A           ; None        ; -6.036 ns ; FLAGA      ; state_FX[0]                    ; IFCLK       ;
; N/A           ; None        ; -6.967 ns ; FLAGC      ; Tx_read_clock                  ; IFCLK       ;
; N/A           ; None        ; -7.276 ns ; FLAGC      ; SLWR~reg0                      ; IFCLK       ;
+---------------+-------------+-----------+------------+--------------------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Sat Dec 15 10:24:03 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "division:division_DDS|bits[6]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[5]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[4]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[7]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[0]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[2]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[3]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[1]" as buffer
    Info: Detected gated clock "division:division_DDS|WideNor0~39" as buffer
    Info: Detected gated clock "division:division_DDS|WideNor0~40" as buffer
    Info: Detected ripple clock "cic_10_1_3_nofraction:cic_Q_1|ce_out_reg" as buffer
    Info: Detected ripple clock "cic_8_1_5_nofraction:cic_I_2|ce_out_reg" as buffer
    Info: Detected ripple clock "FIR_top:FIR|strobe_out" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "PCLK_12MHZ" as buffer
Info: Slack time is 3.649 ns for clock "IFCLK" between source register "Rx_fifo_enable" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11"
    Info: Fmax is 73.89 MHz (period= 13.534 ns)
    Info: + Largest register to memory requirement is 10.163 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.097 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 5.609 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N5; Fanout = 4; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.818 ns) + CELL(0.000 ns) = 3.925 ns; Loc. = CLKCTRL_G3; Fanout = 400; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.806 ns) + CELL(0.878 ns) = 5.609 ns; Loc. = M4K_X11_Y9; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11'
                Info: Total cell delay = 2.978 ns ( 53.09 % )
                Info: Total interconnect delay = 2.631 ns ( 46.91 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 5.512 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N5; Fanout = 4; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.818 ns) + CELL(0.000 ns) = 3.925 ns; Loc. = CLKCTRL_G3; Fanout = 400; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.921 ns) + CELL(0.666 ns) = 5.512 ns; Loc. = LCFF_X2_Y2_N1; Fanout = 3; REG Node = 'Rx_fifo_enable'
                Info: Total cell delay = 2.766 ns ( 50.18 % )
                Info: Total interconnect delay = 2.746 ns ( 49.82 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 6.514 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y2_N1; Fanout = 3; REG Node = 'Rx_fifo_enable'
        Info: 2: + IC(2.205 ns) + CELL(0.370 ns) = 2.575 ns; Loc. = LCCOMB_X25_Y6_N12; Fanout = 244; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|valid_wrreq'
        Info: 3: + IC(3.114 ns) + CELL(0.825 ns) = 6.514 ns; Loc. = M4K_X11_Y9; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11'
        Info: Total cell delay = 1.195 ns ( 18.35 % )
        Info: Total interconnect delay = 5.319 ns ( 81.65 % )
Info: Slack time is -6.53 ns for clock "FPGA_CLK6IN" between source register "FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]" and destination register "FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47]"
    Info: Fmax is 68.82 MHz (period= 14.53 ns)
    Info: + Largest register to register requirement is 7.734 ns
        Info: + Setup relationship between source and destination is 8.000 ns
            Info: + Latch edge is 8.000 ns
                Info: Clock period of Destination clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.002 ns
            Info: + Shortest clock path from clock "FPGA_CLK6IN" to destination register is 2.838 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.883 ns) + CELL(0.666 ns) = 2.838 ns; Loc. = LCFF_X18_Y12_N29; Fanout = 5; REG Node = 'FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47]'
                Info: Total cell delay = 1.816 ns ( 63.99 % )
                Info: Total interconnect delay = 1.022 ns ( 36.01 % )
            Info: - Longest clock path from clock "FPGA_CLK6IN" to source register is 2.840 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.885 ns) + CELL(0.666 ns) = 2.840 ns; Loc. = LCFF_X21_Y11_N29; Fanout = 56; REG Node = 'FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]'
                Info: Total cell delay = 1.816 ns ( 63.94 % )
                Info: Total interconnect delay = 1.024 ns ( 36.06 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 14.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N29; Fanout = 56; REG Node = 'FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]'
        Info: 2: + IC(2.032 ns) + CELL(4.740 ns) = 6.772 ns; Loc. = DSPMULT_X20_Y13_N0; Fanout = 1; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|mac_mult1~DATAOUT18'
        Info: 3: + IC(0.000 ns) + CELL(0.396 ns) = 7.168 ns; Loc. = DSPOUT_X20_Y13_N2; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_dataa[0]'
        Info: 4: + IC(1.044 ns) + CELL(0.621 ns) = 8.833 ns; Loc. = LCCOMB_X19_Y13_N8; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[0]~49'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 8.919 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[1]~51'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 9.005 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[2]~53'
        Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 9.195 ns; Loc. = LCCOMB_X19_Y13_N14; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[3]~55'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.281 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[4]~57'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.367 ns; Loc. = LCCOMB_X19_Y13_N18; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[5]~59'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.453 ns; Loc. = LCCOMB_X19_Y13_N20; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[6]~61'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.539 ns; Loc. = LCCOMB_X19_Y13_N22; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[7]~63'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.625 ns; Loc. = LCCOMB_X19_Y13_N24; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[8]~65'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 9.711 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[9]~67'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 9.797 ns; Loc. = LCCOMB_X19_Y13_N28; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[10]~69'
        Info: 15: + IC(0.000 ns) + CELL(0.175 ns) = 9.972 ns; Loc. = LCCOMB_X19_Y13_N30; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[11]~71'
        Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 10.478 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[12]~72'
        Info: 17: + IC(1.068 ns) + CELL(0.621 ns) = 12.167 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~196'
        Info: 18: + IC(0.000 ns) + CELL(0.175 ns) = 12.342 ns; Loc. = LCCOMB_X18_Y13_N30; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~198'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 12.428 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~200'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 12.514 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~202'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 12.600 ns; Loc. = LCCOMB_X18_Y12_N4; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~204'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 12.686 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~206'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 12.772 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~208'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 12.858 ns; Loc. = LCCOMB_X18_Y12_N10; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~210'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 12.944 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~212'
        Info: 26: + IC(0.000 ns) + CELL(0.190 ns) = 13.134 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~214'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 13.220 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~216'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 13.306 ns; Loc. = LCCOMB_X18_Y12_N18; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~218'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 13.392 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~220'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 13.478 ns; Loc. = LCCOMB_X18_Y12_N22; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~222'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 13.564 ns; Loc. = LCCOMB_X18_Y12_N24; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~224'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 13.650 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 1; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~226'
        Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 14.156 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 1; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_I|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~227'
        Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 14.264 ns; Loc. = LCFF_X18_Y12_N29; Fanout = 5; REG Node = 'FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47]'
        Info: Total cell delay = 10.120 ns ( 70.95 % )
        Info: Total interconnect delay = 4.144 ns ( 29.05 % )
Warning: Can't achieve timing requirement Clock Setup: 'FPGA_CLK6IN' along 8101 path(s). See Report window for details.
Info: Minimum slack time is 345 ps for clock "IFCLK" between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg9"
    Info: + Shortest register to memory delay is 2.917 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y15_N21; Fanout = 12; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]'
        Info: 2: + IC(2.741 ns) + CELL(0.176 ns) = 2.917 ns; Loc. = M4K_X27_Y16; Fanout = 2; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg9'
        Info: Total cell delay = 0.176 ns ( 6.03 % )
        Info: Total interconnect delay = 2.741 ns ( 93.97 % )
    Info: - Smallest register to memory requirement is 2.572 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.609 ns
            Info: + Longest clock path from clock "IFCLK" to destination memory is 6.843 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.930 ns) + CELL(0.970 ns) = 3.166 ns; Loc. = LCFF_X12_Y15_N31; Fanout = 132; REG Node = 'Tx_read_clock'
                Info: 4: + IC(2.842 ns) + CELL(0.835 ns) = 6.843 ns; Loc. = M4K_X27_Y16; Fanout = 2; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg9'
                Info: Total cell delay = 2.935 ns ( 42.89 % )
                Info: Total interconnect delay = 3.908 ns ( 57.11 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 4.234 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.930 ns) + CELL(0.970 ns) = 3.166 ns; Loc. = LCFF_X12_Y15_N31; Fanout = 132; REG Node = 'Tx_read_clock'
                Info: 4: + IC(0.402 ns) + CELL(0.666 ns) = 4.234 ns; Loc. = LCFF_X12_Y15_N21; Fanout = 12; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]'
                Info: Total cell delay = 2.766 ns ( 65.33 % )
                Info: Total interconnect delay = 1.468 ns ( 34.67 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.267 ns
Info: Minimum slack time is 499 ps for clock "FPGA_CLK6IN" between source register "SPI:Alex_SPI_Tx|Tx_load_strobe" and destination register "SPI:Alex_SPI_Tx|Tx_load_strobe"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y17_N11; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Tx_load_strobe'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X5_Y17_N10; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Selector7~73'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X5_Y17_N11; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Tx_load_strobe'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FPGA_CLK6IN" to destination register is 10.919 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.970 ns) = 3.179 ns; Loc. = LCFF_X1_Y3_N13; Fanout = 3; REG Node = 'PCLK_12MHZ'
                Info: 4: + IC(1.663 ns) + CELL(0.000 ns) = 4.842 ns; Loc. = CLKCTRL_G1; Fanout = 550; COMB Node = 'PCLK_12MHZ~clkctrl'
                Info: 5: + IC(0.931 ns) + CELL(0.970 ns) = 6.743 ns; Loc. = LCFF_X15_Y15_N9; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(2.589 ns) + CELL(0.000 ns) = 9.332 ns; Loc. = CLKCTRL_G5; Fanout = 111; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.921 ns) + CELL(0.666 ns) = 10.919 ns; Loc. = LCFF_X5_Y17_N11; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Tx_load_strobe'
                Info: Total cell delay = 3.756 ns ( 34.40 % )
                Info: Total interconnect delay = 7.163 ns ( 65.60 % )
            Info: - Shortest clock path from clock "FPGA_CLK6IN" to source register is 10.919 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.970 ns) = 3.179 ns; Loc. = LCFF_X1_Y3_N13; Fanout = 3; REG Node = 'PCLK_12MHZ'
                Info: 4: + IC(1.663 ns) + CELL(0.000 ns) = 4.842 ns; Loc. = CLKCTRL_G1; Fanout = 550; COMB Node = 'PCLK_12MHZ~clkctrl'
                Info: 5: + IC(0.931 ns) + CELL(0.970 ns) = 6.743 ns; Loc. = LCFF_X15_Y15_N9; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(2.589 ns) + CELL(0.000 ns) = 9.332 ns; Loc. = CLKCTRL_G5; Fanout = 111; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.921 ns) + CELL(0.666 ns) = 10.919 ns; Loc. = LCFF_X5_Y17_N11; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Tx_load_strobe'
                Info: Total cell delay = 3.756 ns ( 34.40 % )
                Info: Total interconnect delay = 7.163 ns ( 65.60 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "SLWR~reg0" (data pin = "FLAGC", clock pin = "IFCLK") is 7.542 ns
    Info: + Longest pin to register delay is 10.445 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 4; PIN Node = 'FLAGC'
        Info: 2: + IC(6.245 ns) + CELL(0.370 ns) = 7.620 ns; Loc. = LCCOMB_X10_Y13_N24; Fanout = 1; COMB Node = 'SLWR~422'
        Info: 3: + IC(1.500 ns) + CELL(0.650 ns) = 9.770 ns; Loc. = LCCOMB_X13_Y15_N12; Fanout = 1; COMB Node = 'SLWR~423'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 10.337 ns; Loc. = LCCOMB_X13_Y15_N18; Fanout = 1; COMB Node = 'SLWR~426'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 10.445 ns; Loc. = LCFF_X13_Y15_N19; Fanout = 3; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 2.339 ns ( 22.39 % )
        Info: Total interconnect delay = 8.106 ns ( 77.61 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.863 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X13_Y15_N19; Fanout = 3; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 1.796 ns ( 62.73 % )
        Info: Total interconnect delay = 1.067 ns ( 37.27 % )
Info: tco from clock "FPGA_CLK6IN" to destination pin "DEBUG_LED2" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]" is 25.059 ns
    Info: + Longest clock path from clock "FPGA_CLK6IN" to source register is 6.386 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
        Info: 3: + IC(0.920 ns) + CELL(0.970 ns) = 3.179 ns; Loc. = LCFF_X1_Y3_N13; Fanout = 3; REG Node = 'PCLK_12MHZ'
        Info: 4: + IC(1.663 ns) + CELL(0.000 ns) = 4.842 ns; Loc. = CLKCTRL_G1; Fanout = 550; COMB Node = 'PCLK_12MHZ~clkctrl'
        Info: 5: + IC(0.878 ns) + CELL(0.666 ns) = 6.386 ns; Loc. = LCFF_X29_Y9_N3; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]'
        Info: Total cell delay = 2.786 ns ( 43.63 % )
        Info: Total interconnect delay = 3.600 ns ( 56.37 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 18.369 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N3; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]'
        Info: 2: + IC(0.770 ns) + CELL(0.621 ns) = 1.391 ns; Loc. = LCCOMB_X29_Y9_N6; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~240'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.477 ns; Loc. = LCCOMB_X29_Y9_N8; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~242'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.563 ns; Loc. = LCCOMB_X29_Y9_N10; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~244'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.649 ns; Loc. = LCCOMB_X29_Y9_N12; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~246'
        Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 1.839 ns; Loc. = LCCOMB_X29_Y9_N14; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~248'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.925 ns; Loc. = LCCOMB_X29_Y9_N16; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~250'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.011 ns; Loc. = LCCOMB_X29_Y9_N18; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~252'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.097 ns; Loc. = LCCOMB_X29_Y9_N20; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~254'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.183 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~256'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.269 ns; Loc. = LCCOMB_X29_Y9_N24; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~258'
        Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 2.775 ns; Loc. = LCCOMB_X29_Y9_N26; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259'
        Info: 13: + IC(0.696 ns) + CELL(0.651 ns) = 4.122 ns; Loc. = LCCOMB_X28_Y9_N24; Fanout = 2; COMB Node = 'LessThan0~162'
        Info: 14: + IC(0.405 ns) + CELL(0.615 ns) = 5.142 ns; Loc. = LCCOMB_X28_Y9_N14; Fanout = 5; COMB Node = 'have_sync~0'
        Info: 15: + IC(5.954 ns) + CELL(0.615 ns) = 11.711 ns; Loc. = LCCOMB_X5_Y17_N22; Fanout = 3; COMB Node = 'Alex_Tx_data[3]'
        Info: 16: + IC(3.562 ns) + CELL(3.096 ns) = 18.369 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 6.982 ns ( 38.01 % )
        Info: Total interconnect delay = 11.387 ns ( 61.99 % )
Info: Longest tpd from source pin "IFCLK" to destination pin "CLK_48MHZ" is 7.718 ns
    Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
    Info: 2: + IC(3.482 ns) + CELL(3.106 ns) = 7.718 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'CLK_48MHZ'
    Info: Total cell delay = 4.236 ns ( 54.88 % )
    Info: Total interconnect delay = 3.482 ns ( 45.12 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT_P", clock pin = "FPGA_CLK6IN") is 2.732 ns
    Info: + Longest clock path from clock "FPGA_CLK6IN" to destination register is 10.935 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
        Info: 3: + IC(0.920 ns) + CELL(0.970 ns) = 3.179 ns; Loc. = LCFF_X1_Y3_N13; Fanout = 3; REG Node = 'PCLK_12MHZ'
        Info: 4: + IC(1.663 ns) + CELL(0.000 ns) = 4.842 ns; Loc. = CLKCTRL_G1; Fanout = 550; COMB Node = 'PCLK_12MHZ~clkctrl'
        Info: 5: + IC(0.931 ns) + CELL(0.970 ns) = 6.743 ns; Loc. = LCFF_X15_Y15_N9; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 6: + IC(2.589 ns) + CELL(0.000 ns) = 9.332 ns; Loc. = CLKCTRL_G5; Fanout = 111; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 7: + IC(0.937 ns) + CELL(0.666 ns) = 10.935 ns; Loc. = LCFF_X16_Y18_N19; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 3.756 ns ( 34.35 % )
        Info: Total interconnect delay = 7.179 ns ( 65.65 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 1; PIN Node = 'CDOUT_P'
        Info: 2: + IC(7.064 ns) + CELL(0.460 ns) = 8.509 ns; Loc. = LCFF_X16_Y18_N19; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.445 ns ( 16.98 % )
        Info: Total interconnect delay = 7.064 ns ( 83.02 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Allocated 158 megabytes of memory during processing
    Info: Processing ended: Sat Dec 15 10:24:13 2007
    Info: Elapsed time: 00:00:10


