\hypertarget{group___r_c_c_ex___s_p_i45___clock___source}{}\doxysection{SPI4/5 Clock Source}
\label{group___r_c_c_ex___s_p_i45___clock___source}\index{SPI4/5 Clock Source@{SPI4/5 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga5330f6bffa5c2240981cf254d8d84856}{RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CDPCLK1}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga75faf84f67ec3e648460235aea099c13}{RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+D2\+PCLK1}}~\mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga5330f6bffa5c2240981cf254d8d84856}{RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CDPCLK1}}  /$\ast$ D2\+PCLK1 is used in STM32\+H74xxx, STM32\+H75xxx, STM32\+H72xxx and STM32\+H73xxx family lines $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga1a8e3c42cf77b5cfe95a410ba39f98dc}{RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+PCLK1}}~\mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga5330f6bffa5c2240981cf254d8d84856}{RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CDPCLK1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga684ce82d9175bd83580dfa9d317f752a}{RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+PLL2}}~RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_gaba0a58197b2c104dcf5ff0bc2006f387}{RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+PLL3}}~RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+1
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_gaf093d7e6a5c99e1b2d1dd5243dc2572c}{RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+HSI}}~(RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+1)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_gaf4b1d99f669f1640d24e9eaa278c0adb}{RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CSI}}~RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+2
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga7e1c696dcae79089756372b5453d11f2}{RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+HSE}}~(RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+2)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga5330f6bffa5c2240981cf254d8d84856}\label{group___r_c_c_ex___s_p_i45___clock___source_ga5330f6bffa5c2240981cf254d8d84856}} 
\index{SPI4/5 Clock Source@{SPI4/5 Clock Source}!RCC\_SPI45CLKSOURCE\_CDPCLK1@{RCC\_SPI45CLKSOURCE\_CDPCLK1}}
\index{RCC\_SPI45CLKSOURCE\_CDPCLK1@{RCC\_SPI45CLKSOURCE\_CDPCLK1}!SPI4/5 Clock Source@{SPI4/5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI45CLKSOURCE\_CDPCLK1}{RCC\_SPI45CLKSOURCE\_CDPCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CDPCLK1~(0x00000000U)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01120}{1120}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_gaf4b1d99f669f1640d24e9eaa278c0adb}\label{group___r_c_c_ex___s_p_i45___clock___source_gaf4b1d99f669f1640d24e9eaa278c0adb}} 
\index{SPI4/5 Clock Source@{SPI4/5 Clock Source}!RCC\_SPI45CLKSOURCE\_CSI@{RCC\_SPI45CLKSOURCE\_CSI}}
\index{RCC\_SPI45CLKSOURCE\_CSI@{RCC\_SPI45CLKSOURCE\_CSI}!SPI4/5 Clock Source@{SPI4/5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI45CLKSOURCE\_CSI}{RCC\_SPI45CLKSOURCE\_CSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CSI~RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+2}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01127}{1127}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga75faf84f67ec3e648460235aea099c13}\label{group___r_c_c_ex___s_p_i45___clock___source_ga75faf84f67ec3e648460235aea099c13}} 
\index{SPI4/5 Clock Source@{SPI4/5 Clock Source}!RCC\_SPI45CLKSOURCE\_D2PCLK1@{RCC\_SPI45CLKSOURCE\_D2PCLK1}}
\index{RCC\_SPI45CLKSOURCE\_D2PCLK1@{RCC\_SPI45CLKSOURCE\_D2PCLK1}!SPI4/5 Clock Source@{SPI4/5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI45CLKSOURCE\_D2PCLK1}{RCC\_SPI45CLKSOURCE\_D2PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+D2\+PCLK1~\mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga5330f6bffa5c2240981cf254d8d84856}{RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CDPCLK1}}  /$\ast$ D2\+PCLK1 is used in STM32\+H74xxx, STM32\+H75xxx, STM32\+H72xxx and STM32\+H73xxx family lines $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01122}{1122}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga7e1c696dcae79089756372b5453d11f2}\label{group___r_c_c_ex___s_p_i45___clock___source_ga7e1c696dcae79089756372b5453d11f2}} 
\index{SPI4/5 Clock Source@{SPI4/5 Clock Source}!RCC\_SPI45CLKSOURCE\_HSE@{RCC\_SPI45CLKSOURCE\_HSE}}
\index{RCC\_SPI45CLKSOURCE\_HSE@{RCC\_SPI45CLKSOURCE\_HSE}!SPI4/5 Clock Source@{SPI4/5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI45CLKSOURCE\_HSE}{RCC\_SPI45CLKSOURCE\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+HSE~(RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+2)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01128}{1128}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_gaf093d7e6a5c99e1b2d1dd5243dc2572c}\label{group___r_c_c_ex___s_p_i45___clock___source_gaf093d7e6a5c99e1b2d1dd5243dc2572c}} 
\index{SPI4/5 Clock Source@{SPI4/5 Clock Source}!RCC\_SPI45CLKSOURCE\_HSI@{RCC\_SPI45CLKSOURCE\_HSI}}
\index{RCC\_SPI45CLKSOURCE\_HSI@{RCC\_SPI45CLKSOURCE\_HSI}!SPI4/5 Clock Source@{SPI4/5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI45CLKSOURCE\_HSI}{RCC\_SPI45CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+HSI~(RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+1)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01126}{1126}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga1a8e3c42cf77b5cfe95a410ba39f98dc}\label{group___r_c_c_ex___s_p_i45___clock___source_ga1a8e3c42cf77b5cfe95a410ba39f98dc}} 
\index{SPI4/5 Clock Source@{SPI4/5 Clock Source}!RCC\_SPI45CLKSOURCE\_PCLK1@{RCC\_SPI45CLKSOURCE\_PCLK1}}
\index{RCC\_SPI45CLKSOURCE\_PCLK1@{RCC\_SPI45CLKSOURCE\_PCLK1}!SPI4/5 Clock Source@{SPI4/5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI45CLKSOURCE\_PCLK1}{RCC\_SPI45CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+PCLK1~\mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga5330f6bffa5c2240981cf254d8d84856}{RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CDPCLK1}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01123}{1123}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga684ce82d9175bd83580dfa9d317f752a}\label{group___r_c_c_ex___s_p_i45___clock___source_ga684ce82d9175bd83580dfa9d317f752a}} 
\index{SPI4/5 Clock Source@{SPI4/5 Clock Source}!RCC\_SPI45CLKSOURCE\_PLL2@{RCC\_SPI45CLKSOURCE\_PLL2}}
\index{RCC\_SPI45CLKSOURCE\_PLL2@{RCC\_SPI45CLKSOURCE\_PLL2}!SPI4/5 Clock Source@{SPI4/5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI45CLKSOURCE\_PLL2}{RCC\_SPI45CLKSOURCE\_PLL2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+PLL2~RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01124}{1124}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_gaba0a58197b2c104dcf5ff0bc2006f387}\label{group___r_c_c_ex___s_p_i45___clock___source_gaba0a58197b2c104dcf5ff0bc2006f387}} 
\index{SPI4/5 Clock Source@{SPI4/5 Clock Source}!RCC\_SPI45CLKSOURCE\_PLL3@{RCC\_SPI45CLKSOURCE\_PLL3}}
\index{RCC\_SPI45CLKSOURCE\_PLL3@{RCC\_SPI45CLKSOURCE\_PLL3}!SPI4/5 Clock Source@{SPI4/5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI45CLKSOURCE\_PLL3}{RCC\_SPI45CLKSOURCE\_PLL3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+PLL3~RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+1}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01125}{1125}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

