#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 12 21:32:00 2022
# Process ID: 8264
# Current directory: E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4652 E:\UofTCourse\ECE532\project\milestones\fpga1_axi_mb_integration\fpga1_top_tb\proj3\proj_p3.xpr
# Log file: E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/vivado.log
# Journal file: E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:fpga1_top_master_bram:1.0 [get_ips  design_1_fpga1_top_master_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_fpga1_top_master_bram_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name fpga1_top_master_bram_v1_0_project -directory E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.tmp/fpga1_top_master_bram_v1_0_project e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_master_bram_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
current_project proj_p3
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project fpga1_top_master_bram_v1_0_project
current_project proj_p3
upgrade_ip -vlnv xilinx.com:user:fpga1_top_master_bram:1.0 [get_ips  design_1_fpga1_top_master_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_fpga1_top_master_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_fpga1_top_master_bram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_fpga1_top_master_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_fpga1_top_slv_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_fpga1_top_0_0] }
export_ip_user_files -of_objects [get_files E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 3 {design_1_fpga1_top_master_0_0_synth_1 design_1_fpga1_top_master_bram_0_0_synth_1 design_1_fpga1_top_slv_0_0_synth_1 design_1_fpga1_top_0_0_synth_1}
export_simulation -of_objects [get_files E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.ip_user_files/sim_scripts -ip_user_files_dir E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.ip_user_files -ipstatic_source_dir E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.cache/compile_simlib/modelsim} {questa=E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.cache/compile_simlib/questa} {riviera=E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.cache/compile_simlib/riviera} {activehdl=E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fpga1_top_master_bram_v1_0_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/UofTCourse/ECE532/project/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:fpga1_top_master_bram:1.0 [get_ips  design_1_fpga1_top_master_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_fpga1_top_master_bram_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target Simulation [get_files E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.ip_user_files/sim_scripts -ip_user_files_dir E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.ip_user_files -ipstatic_source_dir E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.cache/compile_simlib/modelsim} {questa=E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.cache/compile_simlib/questa} {riviera=E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.cache/compile_simlib/riviera} {activehdl=E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
run 2000 ns
run 2000 ns
run 2000 ns
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_0/inst/database_addr}} 
close_sim
