

================================================================
== Vitis HLS Report for 'v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2'
================================================================
* Date:           Mon Sep  5 13:09:05 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.816 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|      802|  40.000 ns|  16.040 us|    2|  802|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_673_2  |        0|      800|         2|          1|          1|  0 ~ 800|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     34|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     54|    -|
|Register         |        -|   -|     13|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     13|     88|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |x_14_fu_78_p2                     |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln673_fu_72_p2               |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          23|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_13    |   9|          2|   10|         20|
    |out422_blk_n             |   9|          2|    1|          2|
    |outYuv_blk_n             |   9|          2|    1|          2|
    |x_fu_40                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |x_fu_40                  |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_673_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_673_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_673_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_673_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_673_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_673_2|  return value|
|outYuv_dout            |   in|   24|     ap_fifo|                                             outYuv|       pointer|
|outYuv_num_data_valid  |   in|    2|     ap_fifo|                                             outYuv|       pointer|
|outYuv_fifo_cap        |   in|    2|     ap_fifo|                                             outYuv|       pointer|
|outYuv_empty_n         |   in|    1|     ap_fifo|                                             outYuv|       pointer|
|outYuv_read            |  out|    1|     ap_fifo|                                             outYuv|       pointer|
|out422_din             |  out|   24|     ap_fifo|                                             out422|       pointer|
|out422_num_data_valid  |   in|    2|     ap_fifo|                                             out422|       pointer|
|out422_fifo_cap        |   in|    2|     ap_fifo|                                             out422|       pointer|
|out422_full_n          |   in|    1|     ap_fifo|                                             out422|       pointer|
|out422_write           |  out|    1|     ap_fifo|                                             out422|       pointer|
|width_load             |   in|   10|     ap_none|                                         width_load|        scalar|
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+

