
TimerInterruptLed.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000001f2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000017e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000001  00800100  00800100  000001f2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000001f2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000224  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c0  00000000  00000000  00000268  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000e4e  00000000  00000000  00000328  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a01  00000000  00000000  00001176  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000005be  00000000  00000000  00001b77  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000e0  00000000  00000000  00002138  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005c2  00000000  00000000  00002218  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000001c3  00000000  00000000  000027da  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000060  00000000  00000000  0000299d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 36 00 	jmp	0x6c	; 0x6c <__ctors_end>
   4:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
   8:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
   c:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  10:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  14:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  18:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  1c:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  20:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  24:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  28:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  2c:	0c 94 4d 00 	jmp	0x9a	; 0x9a <__vector_11>
  30:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  34:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  38:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  3c:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  40:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  44:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  48:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  4c:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  50:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  54:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  58:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  5c:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  60:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  64:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>
  68:	0c 94 48 00 	jmp	0x90	; 0x90 <__bad_interrupt>

0000006c <__ctors_end>:
  6c:	11 24       	eor	r1, r1
  6e:	1f be       	out	0x3f, r1	; 63
  70:	cf ef       	ldi	r28, 0xFF	; 255
  72:	d4 e0       	ldi	r29, 0x04	; 4
  74:	de bf       	out	0x3e, r29	; 62
  76:	cd bf       	out	0x3d, r28	; 61

00000078 <__do_clear_bss>:
  78:	21 e0       	ldi	r18, 0x01	; 1
  7a:	a0 e0       	ldi	r26, 0x00	; 0
  7c:	b1 e0       	ldi	r27, 0x01	; 1
  7e:	01 c0       	rjmp	.+2      	; 0x82 <.do_clear_bss_start>

00000080 <.do_clear_bss_loop>:
  80:	1d 92       	st	X+, r1

00000082 <.do_clear_bss_start>:
  82:	a1 30       	cpi	r26, 0x01	; 1
  84:	b2 07       	cpc	r27, r18
  86:	e1 f7       	brne	.-8      	; 0x80 <.do_clear_bss_loop>
  88:	0e 94 78 00 	call	0xf0	; 0xf0 <main>
  8c:	0c 94 bd 00 	jmp	0x17a	; 0x17a <_exit>

00000090 <__bad_interrupt>:
  90:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000094 <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
**/
void atmel_start_init(void)
{
	system_init();
  94:	0e 94 7d 00 	call	0xfa	; 0xfa <system_init>
  98:	08 95       	ret

0000009a <__vector_11>:
		DoOtherStuff_task();
	}
}

ISR (TIMER1_COMPA_vect)    // Timer1 ISR
{
  9a:	1f 92       	push	r1
  9c:	0f 92       	push	r0
  9e:	0f b6       	in	r0, 0x3f	; 63
  a0:	0f 92       	push	r0
  a2:	11 24       	eor	r1, r1
  a4:	8f 93       	push	r24
 *
 * \param[in] pin       The pin number for device
 */
static inline void PORTB_toggle_pin_level(const uint8_t pin)
{
	PINB = 1 << pin;
  a6:	80 e2       	ldi	r24, 0x20	; 32
  a8:	83 b9       	out	0x03, r24	; 3
	LED_toggle_level();
}
  aa:	8f 91       	pop	r24
  ac:	0f 90       	pop	r0
  ae:	0f be       	out	0x3f, r0	; 63
  b0:	0f 90       	pop	r0
  b2:	1f 90       	pop	r1
  b4:	18 95       	reti

000000b6 <delay_ms>:
	delay_ms(1 + (randomNumber % 3));
}

// delay function
void delay_ms(uint8_t count) {
	while(count--) {
  b6:	88 23       	and	r24, r24
  b8:	41 f0       	breq	.+16     	; 0xca <delay_ms+0x14>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  ba:	e9 ef       	ldi	r30, 0xF9	; 249
  bc:	f0 e0       	ldi	r31, 0x00	; 0
  be:	31 97       	sbiw	r30, 0x01	; 1
  c0:	f1 f7       	brne	.-4      	; 0xbe <delay_ms+0x8>
  c2:	00 c0       	rjmp	.+0      	; 0xc4 <delay_ms+0xe>
  c4:	00 00       	nop
  c6:	81 50       	subi	r24, 0x01	; 1
  c8:	c1 f7       	brne	.-16     	; 0xba <delay_ms+0x4>
  ca:	08 95       	ret

000000cc <DoOtherStuff_task>:


// task duration is between 1 ms and 3 ms
void DoOtherStuff_task(void) {
	static uint8_t randomNumber = 0;
	randomNumber++;
  cc:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <_edata>
  d0:	8f 5f       	subi	r24, 0xFF	; 255
  d2:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
	delay_ms(1 + (randomNumber % 3));
  d6:	9b ea       	ldi	r25, 0xAB	; 171
  d8:	89 9f       	mul	r24, r25
  da:	91 2d       	mov	r25, r1
  dc:	11 24       	eor	r1, r1
  de:	96 95       	lsr	r25
  e0:	29 2f       	mov	r18, r25
  e2:	22 0f       	add	r18, r18
  e4:	92 0f       	add	r25, r18
  e6:	89 1b       	sub	r24, r25
  e8:	8f 5f       	subi	r24, 0xFF	; 255
  ea:	0e 94 5b 00 	call	0xb6	; 0xb6 <delay_ms>
  ee:	08 95       	ret

000000f0 <main>:
void delay_ms(uint8_t count);

int main(void)
{
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  f0:	0e 94 4a 00 	call	0x94	; 0x94 <atmel_start_init>

	/* Replace with your application code */
	while (1) {
		DoOtherStuff_task();
  f4:	0e 94 66 00 	call	0xcc	; 0xcc <DoOtherStuff_task>
  f8:	fd cf       	rjmp	.-6      	; 0xf4 <main+0x4>

000000fa <system_init>:
{
	/* On AVR devices all peripherals are enabled from power on reset, this
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	PRR = (1 << PRSPI) | (1 << PRTIM2) | (1 << PRTIM0) | (1 << PRTIM1) | (1 << PRTWI) | (1 << PRUSART0) | (1 << PRADC);
  fa:	8f ee       	ldi	r24, 0xEF	; 239
  fc:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
		break;
	case PORT_DIR_OUT:
		DDRB |= mask;
		break;
	case PORT_DIR_OFF:
		DDRB &= ~mask;
 100:	84 b1       	in	r24, 0x04	; 4
 102:	14 b8       	out	0x04, r1	; 4

		PORTB |= mask;
 104:	85 b1       	in	r24, 0x05	; 5
 106:	9f ef       	ldi	r25, 0xFF	; 255
 108:	95 b9       	out	0x05, r25	; 5
		break;
	case PORT_DIR_OUT:
		DDRC |= mask;
		break;
	case PORT_DIR_OFF:
		DDRC &= ~mask;
 10a:	87 b1       	in	r24, 0x07	; 7
 10c:	80 78       	andi	r24, 0x80	; 128
 10e:	87 b9       	out	0x07, r24	; 7

		PORTC |= mask;
 110:	88 b1       	in	r24, 0x08	; 8
 112:	8f 67       	ori	r24, 0x7F	; 127
 114:	88 b9       	out	0x08, r24	; 8
		break;
	case PORT_DIR_OUT:
		DDRD |= mask;
		break;
	case PORT_DIR_OFF:
		DDRD &= ~mask;
 116:	8a b1       	in	r24, 0x0a	; 10
 118:	1a b8       	out	0x0a, r1	; 10

		PORTD |= mask;
 11a:	8b b1       	in	r24, 0x0b	; 11
 11c:	9b b9       	out	0x0b, r25	; 11
		break;
	case PORT_DIR_OUT:
		DDRE |= mask;
		break;
	case PORT_DIR_OFF:
		DDRE &= ~mask;
 11e:	8d b1       	in	r24, 0x0d	; 13
 120:	80 7f       	andi	r24, 0xF0	; 240
 122:	8d b9       	out	0x0d, r24	; 13

		PORTE |= mask;
 124:	8e b1       	in	r24, 0x0e	; 14
 126:	8f 60       	ori	r24, 0x0F	; 15
 128:	8e b9       	out	0x0e, r24	; 14
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
 12a:	25 9a       	sbi	0x04, 5	; 4
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
 12c:	2d 98       	cbi	0x05, 5	; 5
 * \return Initialization status.
 */
static inline int8_t sysctrl_init()
{
	/* Set up system clock prescaler according to configuration */
	protected_write_io((void *)&CLKPR, 1 << CLKPCE, (0 << CLKPS3) | (1 << CLKPS2) | (0 << CLKPS1) | (0 << CLKPS0));
 12e:	44 e0       	ldi	r20, 0x04	; 4
 130:	60 e8       	ldi	r22, 0x80	; 128
 132:	81 e6       	ldi	r24, 0x61	; 97
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	0e 94 a3 00 	call	0x146	; 0x146 <protected_write_io>

	SMCR = (0 << SM2) | (0 << SM1) | (0 << SM0) | // Idle
 13a:	13 be       	out	0x33, r1	; 51
	       (0 << SE);

	MCUCR = (0 << PUD);
 13c:	15 be       	out	0x35, r1	; 53

	ENABLE_INTERRUPTS();
 13e:	78 94       	sei
#include <system.h>

void TIMER_0_initialization(void)
{

	TIMER_0_init();
 140:	0e 94 aa 00 	call	0x154	; 0x154 <TIMER_0_init>
 144:	08 95       	ret

00000146 <protected_write_io>:
#if defined(__GNUC__)
	/*
	 * We need to disable interrupts globally before the protected
	 * sequence. In order to do that we must save SREG first.
	 */
	in      r18,    _SFR_IO_ADDR(SREG)
 146:	2f b7       	in	r18, 0x3f	; 63
	cli
 148:	f8 94       	cli
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
#endif
	movw    r30, r24                // Load addr into Z
 14a:	fc 01       	movw	r30, r24
	st      Z, r22                  // Write protection bit to I/O register
 14c:	60 83       	st	Z, r22
	st      Z, r20                  // Write value to I/O register
 14e:	40 83       	st	Z, r20
	out     _SFR_IO_ADDR(SREG), r18
 150:	2f bf       	out	0x3f, r18	; 63

	ret                             // Return to caller
 152:	08 95       	ret

00000154 <TIMER_0_init>:
 */
int8_t TIMER_0_init()
{

	/* Enable TC1 */
	PRR &= ~(1 << PRTIM1);
 154:	e4 e6       	ldi	r30, 0x64	; 100
 156:	f0 e0       	ldi	r31, 0x00	; 0
 158:	80 81       	ld	r24, Z
 15a:	87 7f       	andi	r24, 0xF7	; 247
 15c:	80 83       	st	Z, r24

	// TCCR1A = (0 << COM1A1) | (0 << COM1A0) /* Normal port operation, OCA disconnected */
	//		 | (0 << COM1B1) | (0 << COM1B0) /* Normal port operation, OCB disconnected */
	//		 | (0 << WGM11) | (0 << WGM10); /* TC16 Mode 4 CTC */

	TCCR1B = (0 << WGM13) | (1 << WGM12)                /* TC16 Mode 4 CTC */
 15e:	89 e0       	ldi	r24, 0x09	; 9
 160:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
	         | 0 << ICES1                               /* Input Capture Edge Select: disabled */
	         | (0 << CS12) | (0 << CS11) | (1 << CS10); /* No prescaling */

	// ICR1 = 0x0; /* Input capture value, used as top counter value in some modes: 0x0 */

	OCR1A = 0x2710; /* Output compare A: 0x2710 */
 164:	80 e1       	ldi	r24, 0x10	; 16
 166:	97 e2       	ldi	r25, 0x27	; 39
 168:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
 16c:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>

	// GTCCR = 0 << TSM /* Timer/Counter Synchronization Mode: disabled */
	//		 | 0 << PSRASY /* Prescaler Reset Timer/Counter2: disabled */
	//		 | 0 << PSRSYNC; /* Prescaler Reset: disabled */

	TIMSK1 = 0 << OCIE1B   /* Output Compare B Match Interrupt Enable: disabled */
 170:	82 e0       	ldi	r24, 0x02	; 2
 172:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
	         | 1 << OCIE1A /* Output Compare A Match Interrupt Enable: enabled */
	         | 0 << ICIE1  /* Input Capture Interrupt Enable: disabled */
	         | 0 << TOIE1; /* Overflow Interrupt Enable: disabled */

	return 0;
}
 176:	80 e0       	ldi	r24, 0x00	; 0
 178:	08 95       	ret

0000017a <_exit>:
 17a:	f8 94       	cli

0000017c <__stop_program>:
 17c:	ff cf       	rjmp	.-2      	; 0x17c <__stop_program>
