{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627465780769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627465780773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 28 02:49:40 2021 " "Processing started: Wed Jul 28 02:49:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627465780773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627465780773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627465780773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1627465781229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "narrator_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file narrator_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 narrator_ctrl " "Found entity 1: narrator_ctrl" {  } { { "narrator_ctrl.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/narrator_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_8b10b " "Found entity 1: encoder_8b10b" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/encoder_8b10b.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_audio_intensity.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_audio_intensity.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_audio_intensity " "Found entity 1: display_audio_intensity" {  } { { "display_audio_intensity.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/display_audio_intensity.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h H decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"h\" differs only in case from object \"H\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627465787193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_8b10b " "Found entity 1: decoder_8b10b" {  } { { "decoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/decoder_8b10b.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacoblaze_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file pacoblaze_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze_instruction_memory " "Found entity 1: pacoblaze_instruction_memory" {  } { { "pacoblaze_instruction_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze_instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787194 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picoblaze_template.v(145) " "Verilog HDL warning at picoblaze_template.v(145): extended using \"x\" or \"z\"" {  } { { "picoblaze_template.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/picoblaze_template.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1627465787195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picoblaze_template.v 1 1 " "Found 1 design units, including 1 entities, in source file picoblaze_template.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoblaze_template " "Found entity 1: picoblaze_template" {  } { { "picoblaze_template.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/picoblaze_template.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sseg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sseg_controller " "Found entity 1: sseg_controller" {  } { { "sseg_controller.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/sseg_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file speed_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speed_controller " "Found entity 1: speed_controller" {  } { { "speed_controller.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/speed_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_flash.sv 1 1 " "Found 1 design units, including 1 entities, in source file read_flash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_flash " "Found entity 1: read_flash" {  } { { "read_flash.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/read_flash.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_fsm " "Found entity 1: address_fsm" {  } { { "address_fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/address_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ipod_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ipod_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ipod_solution " "Found entity 1: simple_ipod_solution" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465787844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ipod_solution " "Elaborating entity \"simple_ipod_solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627465787884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:CLOCK1Hz " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:CLOCK1Hz\"" {  } { { "simple_ipod_solution.v" "CLOCK1Hz" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465787894 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync.v 1 1 " "Using design file doublesync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627465787908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:SYNC_CLOCK1Hz " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:SYNC_CLOCK1Hz\"" {  } { { "simple_ipod_solution.v" "SYNC_CLOCK1Hz" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465787908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_controller speed_controller:CONTROL_SPEED " "Elaborating entity \"speed_controller\" for hierarchy \"speed_controller:CONTROL_SPEED\"" {  } { { "simple_ipod_solution.v" "CONTROL_SPEED" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465787912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_player.sv 1 1 " "Using design file audio_player.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_player " "Found entity 1: audio_player" {  } { { "audio_player.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/audio_player.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465787927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627465787927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_player audio_player:AUDIO " "Elaborating entity \"audio_player\" for hierarchy \"audio_player:AUDIO\"" {  } { { "simple_ipod_solution.v" "AUDIO" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465787928 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "audio_player.sv(57) " "Verilog HDL Case Statement information at audio_player.sv(57): all case item expressions in this case statement are onehot" {  } { { "audio_player.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/audio_player.sv" 57 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1627465787928 "|simple_ipod_solution|audio_player:AUDIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_flash read_flash:FLASH_READER " "Elaborating entity \"read_flash\" for hierarchy \"read_flash:FLASH_READER\"" {  } { { "simple_ipod_solution.v" "FLASH_READER" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465787933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "narrator_ctrl narrator_ctrl:NARRATOR " "Elaborating entity \"narrator_ctrl\" for hierarchy \"narrator_ctrl:NARRATOR\"" {  } { { "simple_ipod_solution.v" "NARRATOR" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465787938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_fsm address_fsm:ADDRESS " "Elaborating entity \"address_fsm\" for hierarchy \"address_fsm:ADDRESS\"" {  } { { "simple_ipod_solution.v" "ADDRESS" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465787953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash flash:flash_inst " "Elaborating entity \"flash\" for hierarchy \"flash:flash_inst\"" {  } { { "simple_ipod_solution.v" "flash_inst" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465787961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_controller sseg_controller:SSEG0 " "Elaborating entity \"sseg_controller\" for hierarchy \"sseg_controller:SSEG0\"" {  } { { "simple_ipod_solution.v" "SSEG0" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465787986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoblaze_template picoblaze_template:PICO_INST " "Elaborating entity \"picoblaze_template\" for hierarchy \"picoblaze_template:PICO_INST\"" {  } { { "simple_ipod_solution.v" "PICO_INST" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465787991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 picoblaze_template.v(166) " "Verilog HDL assignment warning at picoblaze_template.v(166): truncated value with size 8 to match size of target (1)" {  } { { "picoblaze_template.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/picoblaze_template.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627465787992 "|simple_ipod_solution|picoblaze_template:PICO_INST"}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "operation_is pacoblaze_alu.v 44 pacoblaze.v(56) " "Verilog HDL macro warning at pacoblaze.v(56): overriding existing definition for macro \"operation_is\", which was defined in \"pacoblaze_alu.v\", line 44" {  } { { "pacoblaze.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze.v" 56 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1627465788011 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pacoblaze/pacoblaze3.v 6 6 " "Using design file pacoblaze/pacoblaze3.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze3_idu " "Found entity 1: pacoblaze3_idu" {  } { { "pacoblaze_idu.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze_idu.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465788012 ""} { "Info" "ISGN_ENTITY_NAME" "2 pacoblaze3_alu " "Found entity 2: pacoblaze3_alu" {  } { { "pacoblaze_alu.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze_alu.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465788012 ""} { "Info" "ISGN_ENTITY_NAME" "3 pacoblaze3_stack " "Found entity 3: pacoblaze3_stack" {  } { { "pacoblaze_stack.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze_stack.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465788012 ""} { "Info" "ISGN_ENTITY_NAME" "4 pacoblaze3_register " "Found entity 4: pacoblaze3_register" {  } { { "pacoblaze_register.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze_register.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465788012 ""} { "Info" "ISGN_ENTITY_NAME" "5 pacoblaze3_scratch " "Found entity 5: pacoblaze3_scratch" {  } { { "pacoblaze_scratch.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze_scratch.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465788012 ""} { "Info" "ISGN_ENTITY_NAME" "6 pacoblaze3 " "Found entity 6: pacoblaze3" {  } { { "pacoblaze.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465788012 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627465788012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3 picoblaze_template:PICO_INST\|pacoblaze3:led_8seg_kcpsm " "Elaborating entity \"pacoblaze3\" for hierarchy \"picoblaze_template:PICO_INST\|pacoblaze3:led_8seg_kcpsm\"" {  } { { "picoblaze_template.v" "led_8seg_kcpsm" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/picoblaze_template.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465788018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_alu pacoblaze.v(195) " "Verilog HDL or VHDL warning at pacoblaze.v(195): object \"is_alu\" assigned a value but never read" {  } { { "pacoblaze.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627465788019 "|simple_ipod_solution|picoblaze_template:PICO_INST|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze.v(251) " "Verilog HDL assignment warning at pacoblaze.v(251): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627465788020 "|simple_ipod_solution|picoblaze_template:PICO_INST|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(268) " "Verilog HDL assignment warning at pacoblaze.v(268): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627465788020 "|simple_ipod_solution|picoblaze_template:PICO_INST|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(274) " "Verilog HDL assignment warning at pacoblaze.v(274): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627465788020 "|simple_ipod_solution|picoblaze_template:PICO_INST|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze.v(322) " "Verilog HDL Synthesis Attribute warning at pacoblaze.v(322): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze.v" 322 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1627465788021 "|simple_ipod_solution|picoblaze_template:PICO_INST|pacoblaze3:led_8seg_kcpsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_idu picoblaze_template:PICO_INST\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu " "Elaborating entity \"pacoblaze3_idu\" for hierarchy \"picoblaze_template:PICO_INST\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu\"" {  } { { "pacoblaze.v" "idu" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465788030 ""}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "pacoblaze_idu.v(169) " "Verilog HDL Case Statement warning at pacoblaze_idu.v(169): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "pacoblaze_idu.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze_idu.v" 169 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1627465788030 "|simple_ipod_solution|picoblaze_template:PICO_INST|pacoblaze3:led_8seg_kcpsm|pacoblaze3_idu:idu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_alu picoblaze_template:PICO_INST\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu " "Elaborating entity \"pacoblaze3_alu\" for hierarchy \"picoblaze_template:PICO_INST\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu\"" {  } { { "pacoblaze.v" "alu" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465788035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze_alu.v(96) " "Verilog HDL assignment warning at pacoblaze_alu.v(96): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze_alu.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze_alu.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627465788036 "|simple_ipod_solution|picoblaze_template:PICO_INST|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze_alu.v(180) " "Verilog HDL Synthesis Attribute warning at pacoblaze_alu.v(180): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze_alu.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze_alu.v" 180 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1627465788036 "|simple_ipod_solution|picoblaze_template:PICO_INST|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_register picoblaze_template:PICO_INST\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register " "Elaborating entity \"pacoblaze3_register\" for hierarchy \"picoblaze_template:PICO_INST\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\"" {  } { { "pacoblaze.v" "register" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465788042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_stack picoblaze_template:PICO_INST\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack " "Elaborating entity \"pacoblaze3_stack\" for hierarchy \"picoblaze_template:PICO_INST\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\"" {  } { { "pacoblaze.v" "stack" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465788054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pacoblaze_stack.v(51) " "Verilog HDL assignment warning at pacoblaze_stack.v(51): truncated value with size 32 to match size of target (5)" {  } { { "pacoblaze_stack.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze_stack.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627465788055 "|simple_ipod_solution|picoblaze_template:PICO_INST|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_scratch picoblaze_template:PICO_INST\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch " "Elaborating entity \"pacoblaze3_scratch\" for hierarchy \"picoblaze_template:PICO_INST\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch\"" {  } { { "pacoblaze.v" "scratch" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze/pacoblaze.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465788082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze_instruction_memory picoblaze_template:PICO_INST\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst " "Elaborating entity \"pacoblaze_instruction_memory\" for hierarchy \"picoblaze_template:PICO_INST\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst\"" {  } { { "picoblaze_template.v" "pacoblaze_instruction_memory_inst" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/picoblaze_template.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465788113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 pacoblaze_instruction_memory.v(14) " "Verilog HDL assignment warning at pacoblaze_instruction_memory.v(14): truncated value with size 20 to match size of target (18)" {  } { { "pacoblaze_instruction_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/pacoblaze_instruction_memory.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627465788127 "|simple_ipod_solution|picoblaze_template:PICO_INST|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_8b10b encoder_8b10b:ENCODE " "Elaborating entity \"encoder_8b10b\" for hierarchy \"encoder_8b10b:ENCODE\"" {  } { { "simple_ipod_solution.v" "ENCODE" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465788291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegalk encoder_8b10b.v(93) " "Verilog HDL or VHDL warning at encoder_8b10b.v(93): object \"illegalk\" assigned a value but never read" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/encoder_8b10b.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627465788291 "|simple_ipod_solution|encoder_8b10b:ENCODE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tst encoder_8b10b.v(112) " "Verilog HDL or VHDL warning at encoder_8b10b.v(112): object \"tst\" assigned a value but never read" {  } { { "encoder_8b10b.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/encoder_8b10b.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627465788291 "|simple_ipod_solution|encoder_8b10b:ENCODE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_8b10b decoder_8b10b:DECODE " "Elaborating entity \"decoder_8b10b\" for hierarchy \"decoder_8b10b:DECODE\"" {  } { { "simple_ipod_solution.v" "DECODE" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465788298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_audio_intensity display_audio_intensity:DISPLAY_AUDIO " "Elaborating entity \"display_audio_intensity\" for hierarchy \"display_audio_intensity:DISPLAY_AUDIO\"" {  } { { "simple_ipod_solution.v" "DISPLAY_AUDIO" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465788307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j display_audio_intensity.sv(21) " "Verilog HDL or VHDL warning at display_audio_intensity.sv(21): object \"j\" assigned a value but never read" {  } { { "display_audio_intensity.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/display_audio_intensity.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627465788307 "|simple_ipod_solution|display_audio_intensity:DISPLAY_AUDIO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k display_audio_intensity.sv(22) " "Verilog HDL or VHDL warning at display_audio_intensity.sv(22): object \"k\" assigned a value but never read" {  } { { "display_audio_intensity.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/display_audio_intensity.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627465788307 "|simple_ipod_solution|display_audio_intensity:DISPLAY_AUDIO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 display_audio_intensity.sv(44) " "Verilog HDL assignment warning at display_audio_intensity.sv(44): truncated value with size 32 to match size of target (9)" {  } { { "display_audio_intensity.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/display_audio_intensity.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627465788308 "|simple_ipod_solution|display_audio_intensity:DISPLAY_AUDIO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 display_audio_intensity.sv(50) " "Verilog HDL assignment warning at display_audio_intensity.sv(50): truncated value with size 32 to match size of target (9)" {  } { { "display_audio_intensity.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/display_audio_intensity.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627465788308 "|simple_ipod_solution|display_audio_intensity:DISPLAY_AUDIO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_audio_intensity.sv(68) " "Verilog HDL assignment warning at display_audio_intensity.sv(68): truncated value with size 32 to match size of target (8)" {  } { { "display_audio_intensity.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/display_audio_intensity.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627465788308 "|simple_ipod_solution|display_audio_intensity:DISPLAY_AUDIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "simple_ipod_solution.v" "interface_actual_audio_data_right" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465788321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "simple_ipod_solution.v" "audio_control" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627465788345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88e4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88e4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88e4 " "Found entity 1: altsyncram_88e4" {  } { { "db/altsyncram_88e4.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/altsyncram_88e4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465790141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465790141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465790327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465790327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465790390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465790390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qai " "Found entity 1: cntr_qai" {  } { { "db/cntr_qai.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/cntr_qai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465790479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465790479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465790514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465790514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465790560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465790560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465790629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465790629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465790664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465790664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465790710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465790710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465790743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465790743 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465791072 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1627465791144 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.28.02:49:53 Progress: Loading sldcdeaedfc/alt_sld_fab_wrapper_hw.tcl " "2021.07.28.02:49:53 Progress: Loading sldcdeaedfc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627465793849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627465795666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627465795780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627465797555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627465797568 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627465797580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627465797609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627465797614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627465797615 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1627465798285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcdeaedfc/alt_sld_fab.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/ip/sldcdeaedfc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465798364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465798364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465798384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465798384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465798386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465798386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465798391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465798391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465798414 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465798414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465798414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627465798421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627465798421 ""}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_FAST_SYNTHESIS" "" "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" {  } {  } 0 286029 "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" 0 0 "Quartus II" 0 -1 1627465798834 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Quartus II" 0 -1 1627465798997 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1627465799981 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465800192 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465800192 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465800192 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465800192 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1627465800192 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627465800193 "|simple_ipod_solution|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1627465800193 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1627465800365 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.map.smsg " "Generated suppressed messages file C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1627465800491 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 32 613 0 0 581 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 32 of its 613 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 581 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1627465801168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 0 0 0 " "Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1627465801306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801306 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "122 " "Optimize away 122 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|flash_csr_waitrequest " "Node: \"flash:flash_inst\|flash_csr_waitrequest\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801579 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1627465801579 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Speech Synthesizer/simple_ipod_solution.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627465801844 "|simple_ipod_solution|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1627465801844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7480 " "Implemented 7480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1627465801857 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1627465801857 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1627465801857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7101 " "Implemented 7101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1627465801857 ""} { "Info" "ICUT_CUT_TM_RAMS" "298 " "Implemented 298 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1627465801857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1627465801857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5032 " "Peak virtual memory: 5032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627465801944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 28 02:50:01 2021 " "Processing ended: Wed Jul 28 02:50:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627465801944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627465801944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627465801944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627465801944 ""}
