# Compile of DataHazardCtrl.sv failed with 9 errors.
# Compile of DataHazardCtrl.sv failed with 5 errors.
# Compile of DataHazardCtrl.sv failed with 15 errors.
# Compile of DataHazardCtrl.sv was successful.
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# vsim risc-v-processor-sv.Driver 
# Start time: 11:21:59 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 11:33:15 on Dec 16,2020, Elapsed time: 0:11:16
# Errors: 0, Warnings: 7
# vsim risc-v-processor-sv.Driver 
# Start time: 11:33:15 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 11:35:36 on Dec 16,2020, Elapsed time: 0:02:21
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 11:35:36 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 11:37:24 on Dec 16,2020, Elapsed time: 0:01:48
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 11:37:24 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 11:38:30 on Dec 16,2020, Elapsed time: 0:01:06
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 11:38:30 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 11:39:27 on Dec 16,2020, Elapsed time: 0:00:57
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 11:39:27 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 11:41:25 on Dec 16,2020, Elapsed time: 0:01:58
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 11:41:25 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 11:42:50 on Dec 16,2020, Elapsed time: 0:01:25
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 11:42:50 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 11:44:43 on Dec 16,2020, Elapsed time: 0:01:53
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 11:44:43 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 11:48:45 on Dec 16,2020, Elapsed time: 0:04:02
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 11:48:45 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 11:50:21 on Dec 16,2020, Elapsed time: 0:01:36
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 11:50:21 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 11:51:37 on Dec 16,2020, Elapsed time: 0:01:16
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 11:51:37 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Interface.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Decoder.sv was successful.
# Compile of DataHazardCtrl.sv was successful.
# Compile of Processor.sv was successful.
# Compile of Driver.sv was successful.
# Compile of Mux.sv was successful.
# Compile of Memory.sv was successful.
# Compile of PipelineReg.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim risc-v-processor-sv.Driver
# End time: 11:53:17 on Dec 16,2020, Elapsed time: 0:01:40
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 11:53:17 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of PipelineReg.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 11:55:18 on Dec 16,2020, Elapsed time: 0:02:01
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 11:55:18 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Decoder.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 14:23:44 on Dec 16,2020, Elapsed time: 2:28:26
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 14:23:44 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Decoder.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 14:26:20 on Dec 16,2020, Elapsed time: 0:02:36
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 14:26:20 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Decoder.sv failed with 6 errors.
# Compile of Decoder.sv failed with 1 errors.
# Compile of Decoder.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 14:36:35 on Dec 16,2020, Elapsed time: 0:10:15
# Errors: 0, Warnings: 4
# vsim risc-v-processor-sv.Driver 
# Start time: 14:36:35 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Decoder.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 14:39:39 on Dec 16,2020, Elapsed time: 0:03:04
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 14:39:39 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Decoder.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 14:43:55 on Dec 16,2020, Elapsed time: 0:04:16
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 14:43:55 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Decoder.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 14:46:32 on Dec 16,2020, Elapsed time: 0:02:37
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 14:46:32 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Decoder.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 14:48:02 on Dec 16,2020, Elapsed time: 0:01:30
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 14:48:02 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Decoder.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 14:52:03 on Dec 16,2020, Elapsed time: 0:04:01
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 14:52:03 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of ALU.sv failed with 3 errors.
# Compile of Decoder.sv was successful.
# Compile of Driver.sv was successful.
# Compile of Mux.sv failed with 6 errors.
# 4 compiles, 2 failed with 9 errors.
# Compile of ALU.sv failed with 3 errors.
# Compile of Interface.sv was successful.
# Compile of ALU.sv failed with 3 errors.
# Compile of Mux.sv failed with 6 errors.
# 2 compiles, 2 failed with 9 errors.
# Compile of def.sv was successful.
# Compile of Interface.sv was successful.
# Compile of ALU.sv failed with 2 errors.
# Compile of Decoder.sv was successful.
# Compile of DataHazardCtrl.sv was successful.
# Compile of Processor.sv was successful.
# Compile of Driver.sv was successful.
# Compile of Mux.sv failed with 2 errors.
# Compile of Memory.sv was successful.
# Compile of PipelineReg.sv was successful.
# 10 compiles, 2 failed with 4 errors.
# Compile of ALU.sv failed with 3 errors.
# Compile of Mux.sv failed with 6 errors.
# 2 compiles, 2 failed with 9 errors.
# Compile of ALU.sv was successful.
# Compile of Mux.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of Driver.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 16:10:31 on Dec 16,2020, Elapsed time: 1:18:28
# Errors: 0, Warnings: 12
# vsim risc-v-processor-sv.Driver 
# Start time: 16:10:31 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Interface.sv was successful.
# Compile of ALU.sv failed with 3 errors.
# Compile of Decoder.sv was successful.
# Compile of DataHazardCtrl.sv was successful.
# Compile of Processor.sv was successful.
# Compile of Driver.sv was successful.
# Compile of Mux.sv failed with 8 errors.
# Compile of Memory.sv failed with 3 errors.
# Compile of PipelineReg.sv was successful.
# 9 compiles, 3 failed with 14 errors.
# Compile of def.sv was successful.
# Compile of Interface.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Decoder.sv was successful.
# Compile of DataHazardCtrl.sv was successful.
# Compile of Processor.sv was successful.
# Compile of Driver.sv was successful.
# Compile of Mux.sv was successful.
# Compile of Memory.sv failed with 1 errors.
# Compile of PipelineReg.sv was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of Memory.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 16:16:31 on Dec 16,2020, Elapsed time: 0:06:00
# Errors: 0, Warnings: 6
# vsim risc-v-processor-sv.Driver 
# Start time: 16:16:31 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Memory.sv failed with 1 errors.
# Compile of Memory.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 16:20:03 on Dec 16,2020, Elapsed time: 0:03:32
# Errors: 0, Warnings: 3
# vsim risc-v-processor-sv.Driver 
# Start time: 16:20:03 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of def.svh was successful.
# Compile of Interface.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Decoder.sv was successful.
# Compile of DataHazardCtrl.sv was successful.
# Compile of Processor.sv was successful.
# Compile of Driver.sv was successful.
# Compile of Mux.sv was successful.
# Compile of Memory.sv was successful.
# Compile of PipelineReg.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim risc-v-processor-sv.Driver
# End time: 16:25:30 on Dec 16,2020, Elapsed time: 0:05:27
# Errors: 0, Warnings: 5
# vsim risc-v-processor-sv.Driver 
# Start time: 16:25:31 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of def.svh was successful.
# Compile of Interface.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim risc-v-processor-sv.Driver
# End time: 16:42:08 on Dec 16,2020, Elapsed time: 0:16:37
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 16:42:08 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Interface.sv was successful.
# Compile of Processor.sv was successful.
# Compile of PipelineReg.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim risc-v-processor-sv.Driver
# End time: 16:46:48 on Dec 16,2020, Elapsed time: 0:04:40
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 16:46:48 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Def.svh was successful.
# Compile of Interface.sv was successful.
# Compile of Mux.sv was successful.
# Compile of Alu.sv was successful.
# Compile of Memory.sv was successful.
# Compile of DataHazardCtrl.sv was successful.
# Compile of Decoder.sv was successful.
# Compile of PipelineReg.sv was successful.
# Compile of Processor.sv was successful.
# Compile of Driver.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim risc-v-processor-sv.Driver
# End time: 16:53:19 on Dec 16,2020, Elapsed time: 0:06:31
# Errors: 0, Warnings: 7
# vsim risc-v-processor-sv.Driver 
# Start time: 16:53:19 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Def.svh was successful.
# Compile of Interface.sv was successful.
# Compile of Mux.sv was successful.
# Compile of Alu.sv was successful.
# Compile of Memory.sv was successful.
# Compile of DataHazardCtrl.sv was successful.
# Compile of Decoder.sv was successful.
# Compile of PipelineReg.sv was successful.
# Compile of Processor.sv failed with 4 errors.
# Compile of Driver.sv was successful.
# 10 compiles, 1 failed with 4 errors.
# Compile of Processor.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 17:07:39 on Dec 16,2020, Elapsed time: 0:14:20
# Errors: 0, Warnings: 3
# vsim risc-v-processor-sv.Driver 
# Start time: 17:07:39 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (5) for port 'mem_reg_write_addr'. The port definition is at: C:/Users/33160/Desktop/risc-v-processor-sv/DataHazardCtrl.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /Driver/processor/data_hazard_ctrl File: C:/Users/33160/Desktop/risc-v-processor-sv/Processor.sv Line: 165
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (5) for port 'wb_reg_write_addr'. The port definition is at: C:/Users/33160/Desktop/risc-v-processor-sv/DataHazardCtrl.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /Driver/processor/data_hazard_ctrl File: C:/Users/33160/Desktop/risc-v-processor-sv/Processor.sv Line: 165
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (5) for port 'id_reg_read_addr_1'. The port definition is at: C:/Users/33160/Desktop/risc-v-processor-sv/DataHazardCtrl.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /Driver/processor/data_hazard_ctrl File: C:/Users/33160/Desktop/risc-v-processor-sv/Processor.sv Line: 165
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (5) for port 'id_reg_read_addr_2'. The port definition is at: C:/Users/33160/Desktop/risc-v-processor-sv/DataHazardCtrl.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /Driver/processor/data_hazard_ctrl File: C:/Users/33160/Desktop/risc-v-processor-sv/Processor.sv Line: 165
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (5) for port 'id_reg_write_addr'. The port definition is at: C:/Users/33160/Desktop/risc-v-processor-sv/DataHazardCtrl.sv(15).
#    Time: 0 ns  Iteration: 0  Instance: /Driver/processor/data_hazard_ctrl File: C:/Users/33160/Desktop/risc-v-processor-sv/Processor.sv Line: 165
# Compile of DataHazardCtrl.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 17:08:49 on Dec 16,2020, Elapsed time: 0:01:10
# Errors: 0, Warnings: 7
# vsim risc-v-processor-sv.Driver 
# Start time: 17:08:49 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Decoder.sv was successful.
# Compile of Processor.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of Processor.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 17:28:16 on Dec 16,2020, Elapsed time: 0:19:27
# Errors: 0, Warnings: 3
# vsim risc-v-processor-sv.Driver 
# Start time: 17:28:16 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Processor.sv was successful.
vsim risc-v-processor-sv.Driver
# End time: 19:16:02 on Dec 16,2020, Elapsed time: 1:47:46
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 19:16:02 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Def.svh failed with 1 errors.
# Compile of Def.svh was successful.
# Compile of Decoder.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim risc-v-processor-sv.Driver
# End time: 19:27:17 on Dec 16,2020, Elapsed time: 0:11:15
# Errors: 0, Warnings: 3
# vsim risc-v-processor-sv.Driver 
# Start time: 19:27:17 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Def.svh was successful.
# Compile of Interface.sv was successful.
# Compile of Mux.sv was successful.
# Compile of Alu.sv was successful.
# Compile of Memory.sv was successful.
# Compile of DataHazardCtrl.sv was successful.
# Compile of Decoder.sv was successful.
# Compile of PipelineReg.sv was successful.
# Compile of Processor.sv was successful.
# Compile of Driver.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim risc-v-processor-sv.Driver
# End time: 19:30:30 on Dec 16,2020, Elapsed time: 0:03:13
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 19:30:30 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# Compile of Def.svh was successful.
vsim risc-v-processor-sv.Driver
# End time: 19:33:17 on Dec 16,2020, Elapsed time: 0:02:47
# Errors: 0, Warnings: 2
# vsim risc-v-processor-sv.Driver 
# Start time: 19:33:17 on Dec 16,2020
# Loading sv_std.std
# Loading risc-v-processor-sv.Driver
# Loading risc-v-processor-sv.Processor
# Loading risc-v-processor-sv.InstMemIntf
# Loading risc-v-processor-sv.InstMem
# Loading risc-v-processor-sv.IfRegIntf
# Loading risc-v-processor-sv.IfReg
# Loading risc-v-processor-sv.DecoderIntf
# Loading risc-v-processor-sv.Decoder
# Loading risc-v-processor-sv.RegMemIntf
# Loading risc-v-processor-sv.RegMem
# Loading risc-v-processor-sv.IdRegIntf
# Loading risc-v-processor-sv.IdReg
# Loading risc-v-processor-sv.Mux4
# Loading risc-v-processor-sv.ALU
# Loading risc-v-processor-sv.ExRegIntf
# Loading risc-v-processor-sv.ExReg
# Loading risc-v-processor-sv.DataMemIntf
# Loading risc-v-processor-sv.DataMem
# Loading risc-v-processor-sv.MemRegIntf
# Loading risc-v-processor-sv.MemReg
# Loading risc-v-processor-sv.Mux2
# Loading risc-v-processor-sv.WbRegIntf
# Loading risc-v-processor-sv.WbReg
# Loading risc-v-processor-sv.DataHazardCtrl
run -all
# End time: 19:33:48 on Dec 16,2020, Elapsed time: 0:00:31
# Errors: 0, Warnings: 1
# Closing project C:/Users/33160/Desktop/risc-v-processor-sv/risc-v-processor-sv.mpf
