<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta charset="UTF-8">
<title>Course Catalogue - Digital Systems Laboratory A (MSc) (PGEE10017)</title>
<meta name="type" content="DPT"></meta>
<meta name="modcode" content="PGEE10017"></meta>
<meta name="modname" content="Digital Systems Laboratory A (MSc)"></meta>
<meta name="modkeywords" content="Digital Circuits,Sequential circuits,combinatorial circuits,synchronous circuits,Verilog,HDL"></meta>
<meta name="modschool" content=""></meta>
<meta name="modsubj" content=""></meta>
<meta name="modsubj" content=""></meta>
<!-- use stylesheets from DRPS -->
<link rel="stylesheet" type="text/css" href="http://www.ed.ac.uk/other/styles.css">
<link rel="stylesheet" type="text/css" href="../css/dp.css">
<link rel="stylesheet" type="text/css" href="../24-25/dpts/dpt.css">

<!-- add SITS styles -->
<style type="text/css">

.rowhead1 { font-family: 'Trebuchet MS', 'Lucida Grande', Verdana, Arial, Helvetica, sans-serif; 
font-size: 75%;  color: #555555; /* replaces 25476C */
background-color: #EEEEFF; /* replaces EAEEF5 */
font-weight: bold;
}

.data1nobg { font-family: 'Trebuchet MS', 'Lucida Grande', Verdana, Arial, Helvetica, sans-serif;  
color: #333; /* replaces 666 */
font-weight: normal }

.sitstablegrid {
	width:100%; /* overall default table width */
	margin-bottom:20px; /* separator space below each table */
}

.sitstablegrid caption {	
	font-family: 'Trebuchet MS', 'Lucida Grande', Verdana, Arial, Helvetica, sans-serif;
	font-size:75%;	
	color: #FFFFFF;
	padding:6px;
	font-weight: bold;
	text-align: left;
	background:#232B5A; /* replaces 25476c */
}

.sitstablegrid caption,
.sitstablegrid th, 
.sitstablegrid td {
	font-family: 'Trebuchet MS', 'Lucida Grande', Verdana, Arial, Helvetica, sans-serif;
	font-size:75%;
	padding: 4px;
	vertical-align:top;
}

.sitstablegrid th {
	background-color:#232B5A; /* replaces 36a7e9 */
	padding-right: 5px; /* required to keep right aligned TH row headings from edge of cell */
	color:#FFFFFF;
	border:1px solid #CCCCCC;
	border-collapse:collapse;
}

.sitstablegrid {
	background-color: #FFFFFF; /* background shade applied to all cells */
	border: 1px solid #cccccc; /* table outline box */
	border-collapse: collapse;
}

.sitstablegrid th, 
.sitstablegrid td {
	border: 1px solid #cccccc; /* draws grid lines for sitstablegrid style class */
	}

#sitspagetitle {
} 
  
h1.sitspagetitle {
	font-family: 'Trebuchet MS', 'Lucida Grande', Verdana, Arial, Helvetica, sans-serif;
	font-size: 80%;
	color: #232B5A; /* replaces 25476c */
	font-weight: bold;
	border-bottom:1px solid #232B5A; /* replaces 25476c */
}

</style>
</head>

<body>
<!-- header from DRPS -->
<table width="100%" border="0" cellspacing="0" cellpadding="0" style="background-color: #232B5A;">
<tr>
<td width="84" align="left" valign="top">
<a href="http://www.ed.ac.uk" class="headertext"><img src="http://www.drps.ed.ac.uk/images/logo.jpg" alt="The University of Edinburgh" name="logo" width="84" height="84" border="0" id="logo"></a>
</td>

<td align="left" width="100%">
<h3 class="page_title">THE UNIVERSITY of EDINBURGH</h3>
<h1 class="page_title">DEGREE REGULATIONS & PROGRAMMES OF STUDY 2024/2025</h1>
<!-- <h3 style ="color:red" class="page_title">Draft Edition - Due to be published Thursday 11th April 2024</h3> -->
<h3 style ="color:red" class="page_title">Timetable information in the Course Catalogue may be subject to change.</h3>
</td>

<td align="left">

<table border="0" cellpadding="0" cellspacing="0" style="margin-right:20px;"><tr>
<td style="white-space:nowrap">
<a href="http://www.ed.ac.uk" class="headertext"><img src="../images/arrow.gif" width="16" height="11" border="0" alt=""></a><a href="http://www.ed.ac.uk" class="headertext">University&nbsp;Homepage</a>
<br />
<a href="../index.php" class="headertext"><img src="../images/arrow.gif" width="16" height="11" border="0" alt=""></a><a href="../index.php" class="headertext">DRPS Homepage</a>
<br />
<a href="cx_search.htm" class="headertext"><img src="../images/arrow.gif" width="16" height="11" border="0" alt=""></a><a href="cx_search.htm" class="headertext">DRPS Search</a>
<br />
<a href="../contact.php" class="headertext"><img src="../images/arrow.gif" width="16" height="11" border="0" alt=""></a><a href="../contact.php" class="headertext">DRPS Contact</a>
</td></tr>
</table>

</td></tr>
</table>

<div class="college"><a href="../index.php">DRPS</a>&nbsp;:&nbsp;Course Catalogue&nbsp;:&nbsp;<a href="cx_s_su748.htm">School of Engineering</a>&nbsp;:&nbsp;<a href="cx_sb_pgee.htm">Postgrad (School of Engineering)</a></div>

<table width="100%" border="0" cellpadding="6" cellspacing="0" class="content">
<tr valign="top"><td>
<!-- IMPORTANT Any changes to this SRL should be tested as follows:
- via 'View Course' and 'Amend Course' in Curriculum Management -> CCAM containter, 
- on linking from within OCSS/OCE 
- the course catalogue (post March '10.
If any additional SITS classes are used  (eg sitstablenogrid) then these must be added
to SLPs CX_CRSHDR1 and CX_CRSHDR2 for the course catalogue. The course catalogue SRL cannot include sits.css as this overwrites
University website styles -->

<!-- temp variables passed in to determine various display options as follows -->
<!-- GSL_TMP1: blank or not CCAM: limited details displayed (link from OCSS, course catalogue); "CCAM" = all details; CCAMSUM = called from CCAM input/Amend course task (CCAM1_A4) so don't need instance data, no pre-requisites etc (because editable on on task screen ) -->
<!-- GSL_TMP2: Academic Year: if not null then a MAV(s) in single year is/are displayed for delivery; if null then SRL uses SLP CURRENT_AYR_CODE to display all MAV from current year forwards -->
<!-- GSL_TMP3: Display Portal links: Y or null - display links; N - don't display links (could link to external web server) -->
<!-- GSL_TMP4:passed in and passed through to CLASSES_TAB SRL. If set to Y then First class and additional info displayed-->
<!-- GSL_TMP5.GSL=DRPS if this is called via DRPS publish, else null-->
<!-- GSL_TMP6.GSL=visiting students from slp sma_vs_r which calls task sma_vs_r -->
<!-- GSL_TMP6 and in syp: siw_mod_001 -->

<!--
START IN MOD.COURSE_DETS </br>
gsl_tmp6: </br>
gsl_tmp1:NULL </br>

-->



<style type="text/css">
<!--
#sitspagetabs-vert { 
display: none;
}
-->
</style>
<!-- Course name, code, credits, subject area, brief description -->
<br />
<h1 id="sitspagetitle" class="sitspagetitle" style="font-size:150%;">Postgraduate Course: Digital Systems Laboratory A (MSc) (PGEE10017)</h1>
<table class="sitstablegrid">

<!--FB 2/1/11 is course marked as closed? -->


<caption>Course Outline</caption>
<tr>
<td class="rowhead1" width="15%">School</td><td width="35%">School of Engineering</td>
<td class="rowhead1" width="15%">College</td><td width="35%">College of Science and Engineering</td>
</tr>
<tr>
<td class="rowhead1" width="15%">Credit level (Normal year taken)</td><td width="35%">SCQF Level 10 (Postgraduate)</td>

<td class="rowhead1" width="15%">Availability</td><td width="35%">Not available to visiting students</td>
</tr>
<tr>
<td class="rowhead1" width="15%">SCQF Credits</td><td width="35%">10</td>
<td class="rowhead1" width="15%">ECTS Credits</td><td width="35%">5</td>
</tr>
<tr>

</tr>
<tr>
<td class="rowhead1" width ="15%">Summary</td><td width="85%" colspan="99">The aim of this lab course is to produce students who are capable of developing synchronous digital circuits from high level functional specifications and prototyping them on to FPGA hardware using a standard hardware description language.</td>
</tr>
<tr>
<td class="rowhead1" width ="15%">Course description</td><td width="85%" colspan="99">
    
    Lab 1 - Week 2: &quot;HelloWorld&quot; and &quot;HelloLotsofWorlds&quot; modules<br />
<br />
Lab 2 - Week 3: &quot;HelloSynchronousWorld&quot;, &quot;ShiftingTheWorld&quot; and &quot;ShiftingManyWorlds&quot; modules<br />
<br />
Lab 3 - Week 4: &quot;CountingTheWorld&quot; and &quot;TimingTheWorld&quot; modules<br />
<br />
Lab 4 - Week 5: &quot;DecodingTheWorld&quot; module<br />
<br />
Lab 5 - Week 6: &quot;TimingTheWorldInDecimalNow&quot; module<br />
<br />
Lab 6 - Week 7: &quot;ColouringTheWorld&quot; module<br />
<br />
Lab 7 - Week 8: &quot;TheWorldofStateMachines&quot; and &quot;TheWorldofLinkedStateMachine&quot; modules<br />
<br />
Serial Communications Systems: <br />
Lab 8 - Week 9: Video Game module 1<br />
<br />
Lab 9 - Week 10: Video Game module 2<br />
<br />
Lab 10 - Week 11: Final Assessment
    
    
</td>
</tr>
</table>

<!-- Entry requirements (including additional costs ) -->
<!-- don't show pre-reqs, co-reqs and prohibited combinations if called from CCAM1_A4 amend task -->
<!-- Show Pre-requisites etc for CCAM VIEW/OCE/Course catalogue but not CCAM Amend  -->

<table class="sitstablegrid">
<caption>Entry Requirements (not applicable to Visiting Students)</caption>
<tr>
<td class="rowhead1" width="15%">Pre-requisites</td>

<td width="35%"></td>
<td class="rowhead1" width="15%">Co-requisites</td><td width="35%"></td>
</tr>
<tr>
<td class="rowhead1" width="15%">Prohibited Combinations</td><td width="35%"></td>


<td class="rowhead1" width="15%">Other requirements</td><td width="35%"> Courses passed equivalent to Digital Systems Design 3 (ELEE09024). Knowledge and understanding of the basics of combinational and synchronous digital circuits.</td>
</tr>

<!-- show add costs for portal View Course, course catalogue and from OCE, but only if there are some -->

<tr>
<td class="rowhead1" width="15%">Additional Costs</td><td width="85%" colspan="4"> Purchase of a Lab Book</td>
</tr>

</table>

<!-- visting students information -FB 20110426 added High Demand Course-->


<!-- Delivery information -FB 14/1/11 added GSL_TMP5.GSL=DRPS-->
<!-- Class times -->





<table class="sitstablegrid">
<caption>Course Delivery Information</caption>










<tr><td width="100%">Not being delivered</td></tr></table>

<!-- Learning outcomes, FB 1/4/11 add other learning outcomes for ECA -->
<table class="sitstablegrid">
<caption>Learning Outcomes</caption> 
<tr>
<td>    1. Knowledge and understanding of:<br />
<br />
I. Combinatorial and sequential circuits and number of ways of designing them;<br />
II. Basic and linked state machines and a number of ways of designing them;<br />
III. The importance of modular design, and design for reuse;<br />
IV. The importance of a structured circuit development flow including functional specification, design, simulation, synthesis, implementation and testing;<br />
V. A standard hardware description language and how it can be used to capture digital circuit designs at different levels of abstraction.<br />
<br />
2. Intellectual<br />
<br />
I. Ability to use and choose between different techniques for digital circuit design and capture;<br />
II. Ability to evaluate synthesis results and correlate them with the corresponding high level design and capture.<br />
<br />
3. Practical<br />
<br />
I. Ability to use a commercial digital circuit development tool suite to develop synchronous digital circuits and prototype them on to FPGA hardware.<br />

</td>
</tr>
</table>

<table class="sitstablegrid">
<caption>Reading List</caption> 
<tr><td>Digital Design, An Embedded Systems Approach Using Verilog<br />
By Peter J Ashenden, Morgan Kaufmann, 2007, ISBN-13: 978-0123695277</td></tr> 
</table>

<!-- CG 14/10/09 changed to show additional costs here only for CCAM amend function -->


<table class="sitstablegrid">
<caption>Additional Information</caption>

<tr>
<td class="rowhead1" width="15%">Graduate Attributes and Skills</td>
<td width="85%">Institution of Engineering and Technology Benchmarks:<br />
<br />
Outcome E1, Theme F:<br />
<br />
- Ability to use combinatorial and sequential logic circuits (Extensive)<br />
There are dedicated lab sessions for combinatorial circuit design e.g. decoders, and sequential logic design e.g. registers and memories. These are demonstrated on real FPGA hardware in the labs through the generation of light patterns on LEDs, seven-segment LED displays etc.<br />
<br />
- Ability to use VLSI systems and techniques (Moderate)<br />
The lab is entirely FPGA based whereby students apply VLSI design techniques such as task scheduling and mapping onto FPGA fabric.<br />
<br />
-  Apply number systems as appropriateness in hardware systems (Extensive)<br />
Fixed point arithmetic is used in the labsÂ¿ FPGA designs with the minimum necessary word lengths calculated by students in order to meet data range requirements and minimise the resulting implementation logic area. - Analyse VLSI circuits to determine speed, area, power consumption, etc. (Moderate)<br />
In the labs, the resulting FPGA implementations e.g. of a 7-segment display decoder, are analysed in terms of speed and area, and basic correlations between Verilog design capture and corresponding implementations are made.<br />
<br />
Outcome E1,  Theme G<br />
<br />
-  Demonstrate an understanding of Architecture and organisation (Moderate)<br />
Introductory short lectures cover the basics of FPGA architectures. All labs target an FPGA platform.<br />
<br />
-  Demonstrate an understanding of fundamentals of programming and programming languages (Extensive)<br />
Verilog is used in the labs for FPGA programming. The fundamentals of the Verilog language (lexicon, syntax and semantics) are covered in the labs.<br />
<br />
Outcome E3,  Theme F<br />
<br />
-  Use hierarchy, hardware description, and finite state design tools to represent a complex digital design (Extensive)<br />
The labs culminate in the development of a Â¿SnakeÂ¿ game on FPGA hardware. The latter consists of a hierarchy of reusable modules e.g. counters and decoders, controlled by linked state machine. Xilinx ISE tool is used for design capture in Verilog.<br />
<br />
-  Simulate at the functional and timing level to verify the correct working of a digital design (Extensive) <br />
Xilinx ISE tool suite is used for functional simulation, mapping and routing, before FPGA bitstreams are downloaded on to FPGA boards for testing.<br />
<br />
Outcome E4,  Theme F<br />
<br />
-  Demonstrate an understanding of and an ability to apply top-down digital design methods in the synthesis of a digital system (Extensive)<br />
In the labs, students are presented with a problem e.g. design of a 7-segment decoder, and asked to use Xilinx ISE tool to design an FPGA architecture for it, capture it in Verilog, simulate it functionally, synthesise it, and test it on real FPGA hardware. <br />
NB. Students are given design and coding hints throughout.</td>
</tr>

<tr>
<td class="rowhead1" width="15%">Special Arrangements</td>
<td width="85%">n/a</td>
</tr>



<tr>
<td class="rowhead1" width="15%">Keywords</td><td width="85%">Digital Circuits,Sequential circuits,combinatorial circuits,synchronous circuits,Verilog,HDL</td>
</tr>
</table>

<!-- Contact information -->
<table class="sitstablegrid">
<caption>Contacts</caption> 
<tr>
<td class="rowhead1"  width="15%">Course organiser</td><td width="35%">Dr Alister Hamilton<br>
<b>Tel:</b> (0131 6)50 5597<br>
<b>Email:</b> Alister.Hamilton@ed.ac.uk</td>
<td class="rowhead1" width="15%">Course secretary</td><td width="35%">Mrs Megan Inch-Kellingray<br>
<b>Tel:</b> (0131 6)51 7079<br>
<b>Email:</b> M.Inch@ed.ac.uk</td>
</tr>  
</table>

<!-- if called from CCAM then show extra course details -->


</td>
<td><table width="100%" border="0" cellspacing="0" cellpadding="0">
<tr><td bgcolor="#999999">

<table width="100%" border="0" cellspacing="1" cellpadding="3">
<tr><td bgcolor="#FFFFFF" class="subboxtitle">Navigation</td></tr>
<tr><td bgcolor="#FFFFFF" class="subboxsection" style="white-space:nowrap">Help &amp; Information</td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="../index.php">Home</a></td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="../regulations/main_intro.php">Introduction</a></td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="../whole_glossary.php">Glossary</a></td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="cx_search.htm">Search DPTs and Courses</a></td></tr>
<tr><td bgcolor="#FFFFFF" class="subboxsection" style="white-space:nowrap">Regulations</td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="../regulations/index.php">Regulations</a></td></tr>
<tr><td bgcolor="#FFFFFF" class="subboxsection"  style="white-space:nowrap">Degree Programmes</td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="../regulations/dpt_intro.php">Introduction</a></td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="drpsindex.htm">Browse&nbsp;DPTs</a></td></tr>
<tr><td bgcolor="#FFFFFF" class="subboxsection">Courses</td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="../regulations/course_intro.php">Introduction</a></td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="cx_colhss.htm" style="white-space:nowrap">Humanities and Social Science</a></td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="cx_colsce.htm" style="white-space:nowrap">Science and Engineering</a></td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="cx_colmvm.htm" style="white-space:nowrap">Medicine and Veterinary Medicine</a></td></tr>
<tr><td bgcolor="#FFFFFF" class="subboxsection" style="white-space:nowrap">Other Information</td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="https://browser.ted.is.ed.ac.uk" target="_blank">Combined Course Timetable </a></td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="http://www.ed.ac.uk/studying/" title="Prospectuses">Prospectuses</a></td></tr>
<tr><td bgcolor="#FFFFFF"><a class="subboxitem" href="../regulations/important.php">Important&nbsp;Information</a></td></tr>
<tr><td bgcolor="#FFFFFF" class="subboxtitle" style="height:5px;font-size:1px;">&nbsp;</td></tr>
</table>

</td></tr>
</table></td>   
</tr>
</table>

<div class="footer">
  <div style="float:right">
    <a href="http://www.ed.ac.uk/about/website/privacy">Privacy &amp; cookies</a>
  </div>
  <em>&copy; Copyright 2024 The University of Edinburgh -  15 January 2025 9:30 pm</em>
</div>
<script async src="https://www.googletagmanager.com/gtag/js?id=trackingCode">
  var trackingCode = window.location.hostname.substr(0, 4) === 'www.' ? 'G-9VG3160DSR' : 'G-J3QFR7R34Z';
  </script>
  
  <script>
  var key = window.location.hostname.substr(0, 4) === 'www.' ? 'G-9VG3160DSR' : 'G-J3QFR7R34Z';
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());
  
    gtag('config', key);
  </script>
  
  <script>
  var key = window.location.hostname.substr(0, 4) === 'www.' ? 'GTM-M38Z4T4' : 'GTM-KC9RP53';
  (function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
  new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
  j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
  'https://www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
  })(window,document,'script','dataLayer',key);</script>
</body>
</html>