-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_CONV_BUS_AWVALID : OUT STD_LOGIC;
    m_axi_CONV_BUS_AWREADY : IN STD_LOGIC;
    m_axi_CONV_BUS_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_CONV_BUS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_CONV_BUS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_CONV_BUS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_CONV_BUS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_CONV_BUS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_CONV_BUS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_CONV_BUS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_CONV_BUS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_CONV_BUS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_CONV_BUS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_CONV_BUS_WVALID : OUT STD_LOGIC;
    m_axi_CONV_BUS_WREADY : IN STD_LOGIC;
    m_axi_CONV_BUS_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_CONV_BUS_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_CONV_BUS_WLAST : OUT STD_LOGIC;
    m_axi_CONV_BUS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_CONV_BUS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_CONV_BUS_ARVALID : OUT STD_LOGIC;
    m_axi_CONV_BUS_ARREADY : IN STD_LOGIC;
    m_axi_CONV_BUS_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_CONV_BUS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_CONV_BUS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_CONV_BUS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_CONV_BUS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_CONV_BUS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_CONV_BUS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_CONV_BUS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_CONV_BUS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_CONV_BUS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_CONV_BUS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_CONV_BUS_RVALID : IN STD_LOGIC;
    m_axi_CONV_BUS_RREADY : OUT STD_LOGIC;
    m_axi_CONV_BUS_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_CONV_BUS_RLAST : IN STD_LOGIC;
    m_axi_CONV_BUS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_CONV_BUS_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_CONV_BUS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_CONV_BUS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_CONV_BUS_BVALID : IN STD_LOGIC;
    m_axi_CONV_BUS_BREADY : OUT STD_LOGIC;
    m_axi_CONV_BUS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_CONV_BUS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_CONV_BUS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    fifo_conv_w_2_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    fifo_conv_w_2_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_conv_w_2_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_conv_w_2_full_n : IN STD_LOGIC;
    fifo_conv_w_2_write : OUT STD_LOGIC;
    fifo_conv_w_1_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    fifo_conv_w_1_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_conv_w_1_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_conv_w_1_full_n : IN STD_LOGIC;
    fifo_conv_w_1_write : OUT STD_LOGIC;
    fifo_conv_w_0_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    fifo_conv_w_0_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_conv_w_0_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_conv_w_0_full_n : IN STD_LOGIC;
    fifo_conv_w_0_write : OUT STD_LOGIC;
    fifo_conv_w_3_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    fifo_conv_w_3_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_conv_w_3_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_conv_w_3_full_n : IN STD_LOGIC;
    fifo_conv_w_3_write : OUT STD_LOGIC;
    bound17 : IN STD_LOGIC_VECTOR (91 downto 0);
    zext_ln229 : IN STD_LOGIC_VECTOR (29 downto 0);
    bound4 : IN STD_LOGIC_VECTOR (63 downto 0);
    and_ln : IN STD_LOGIC_VECTOR (29 downto 0);
    bound : IN STD_LOGIC_VECTOR (61 downto 0);
    mul14 : IN STD_LOGIC_VECTOR (31 downto 0);
    Conv_Weight : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of top_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv62_0 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv65_0 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv92_0 : STD_LOGIC_VECTOR (91 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv92_1 : STD_LOGIC_VECTOR (91 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv28_1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv62_1 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv65_1 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal or_ln234_reg_694 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal trunc_ln232_reg_698 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln232_reg_698_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln229_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal fifo_conv_w_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal CONV_BUS_blk_n_R : STD_LOGIC;
    signal CONV_BUS_blk_n_AR : STD_LOGIC;
    signal fifo_conv_w_1_blk_n : STD_LOGIC;
    signal fifo_conv_w_2_blk_n : STD_LOGIC;
    signal fifo_conv_w_3_blk_n : STD_LOGIC;
    signal first_iter_0_reg_233 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bound4_cast_fu_249_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal bound4_cast_reg_680 : STD_LOGIC_VECTOR (64 downto 0);
    signal zext_ln229_cast_fu_253_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln229_cast_reg_685 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln229_reg_690 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln234_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln232_fu_442_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln232_reg_698_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln232_reg_698_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln232_reg_698_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln232_reg_698_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln232_reg_698_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln232_reg_698_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln232_reg_698_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln232_reg_698_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln8_reg_702 : STD_LOGIC_VECTOR (57 downto 0);
    signal CONV_BUS_addr_read_reg_713 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_phi_mux_first_iter_0_phi_fu_237_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal sext_ln237_fu_600_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_128 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    signal select_ln237_fu_528_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal indvar_flatten_fu_132 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000000";
    signal select_ln234_fu_548_p3 : STD_LOGIC_VECTOR (61 downto 0);
    signal i_fu_136 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal select_ln232_1_fu_405_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten12_fu_140 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000";
    signal select_ln232_2_fu_562_p3 : STD_LOGIC_VECTOR (64 downto 0);
    signal m_fu_144 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    signal select_ln229_3_fu_377_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal indvar_flatten34_fu_148 : STD_LOGIC_VECTOR (91 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal add_ln229_fu_304_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal empty_1052_fu_245_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln232_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln237_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln237_1_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln234_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln234_1_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_2_fu_316_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal select_ln229_fu_327_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln229_2_fu_369_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln229_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln229_1_fu_351_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln232_2_fu_385_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln232_fu_397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_fu_391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_1052_fu_245_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_424_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln232_fu_450_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln232_fu_450_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_455_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal and_ln1_fu_465_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_1_fu_434_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln232_1_fu_473_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln232_fu_477_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_483_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln232_2_fu_491_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln232_1_fu_495_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln237_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln237_1_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln237_fu_510_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal or_ln234_1_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln234_fu_536_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln232_3_fu_556_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal empty_1052_fu_245_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln232_fu_450_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_mul_32s_28ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_mul_32s_2ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32s_28ns_32_1_1_U724 : component top_mul_32s_28ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 28,
        dout_WIDTH => 32)
    port map (
        din0 => mul14,
        din1 => empty_1052_fu_245_p1,
        dout => empty_1052_fu_245_p2);

    mul_32s_2ns_32_1_1_U725 : component top_mul_32s_2ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => mul14,
        din1 => mul_ln232_fu_450_p1,
        dout => mul_ln232_fu_450_p2);

    flow_control_loop_pipe_sequential_init_U : component top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    first_iter_0_reg_233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln229_reg_690 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                first_iter_0_reg_233 <= ap_const_lv1_0;
            elsif (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                first_iter_0_reg_233 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    i_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_136 <= ap_const_lv3_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln229_fu_299_p2 = ap_const_lv1_0))) then 
                    i_fu_136 <= select_ln232_1_fu_405_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten12_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten12_fu_140 <= ap_const_lv65_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln229_fu_299_p2 = ap_const_lv1_0))) then 
                    indvar_flatten12_fu_140 <= select_ln232_2_fu_562_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten34_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten34_fu_148 <= ap_const_lv92_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln229_fu_299_p2 = ap_const_lv1_0))) then 
                    indvar_flatten34_fu_148 <= add_ln229_fu_304_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_132 <= ap_const_lv62_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln229_fu_299_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_132 <= select_ln234_fu_548_p3;
                end if;
            end if; 
        end if;
    end process;

    j_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_128 <= ap_const_lv30_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln229_fu_299_p2 = ap_const_lv1_0))) then 
                    j_fu_128 <= select_ln237_fu_528_p3;
                end if;
            end if; 
        end if;
    end process;

    m_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    m_fu_144 <= ap_const_lv28_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln229_fu_299_p2 = ap_const_lv1_0))) then 
                    m_fu_144 <= select_ln229_3_fu_377_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                CONV_BUS_addr_read_reg_713 <= m_axi_CONV_BUS_RDATA;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                trunc_ln232_reg_698_pp0_iter10_reg <= trunc_ln232_reg_698_pp0_iter9_reg;
                trunc_ln232_reg_698_pp0_iter2_reg <= trunc_ln232_reg_698;
                trunc_ln232_reg_698_pp0_iter3_reg <= trunc_ln232_reg_698_pp0_iter2_reg;
                trunc_ln232_reg_698_pp0_iter4_reg <= trunc_ln232_reg_698_pp0_iter3_reg;
                trunc_ln232_reg_698_pp0_iter5_reg <= trunc_ln232_reg_698_pp0_iter4_reg;
                trunc_ln232_reg_698_pp0_iter6_reg <= trunc_ln232_reg_698_pp0_iter5_reg;
                trunc_ln232_reg_698_pp0_iter7_reg <= trunc_ln232_reg_698_pp0_iter6_reg;
                trunc_ln232_reg_698_pp0_iter8_reg <= trunc_ln232_reg_698_pp0_iter7_reg;
                trunc_ln232_reg_698_pp0_iter9_reg <= trunc_ln232_reg_698_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                    bound4_cast_reg_680(63 downto 0) <= bound4_cast_fu_249_p1(63 downto 0);
                icmp_ln229_reg_690 <= icmp_ln229_fu_299_p2;
                or_ln234_reg_694 <= or_ln234_fu_413_p2;
                trunc_ln232_reg_698 <= trunc_ln232_fu_442_p1;
                trunc_ln8_reg_702 <= add_ln232_1_fu_495_p2(63 downto 6);
                    zext_ln229_cast_reg_685(29 downto 0) <= zext_ln229_cast_fu_253_p1(29 downto 0);
            end if;
        end if;
    end process;
    bound4_cast_reg_680(64) <= '0';
    zext_ln229_cast_reg_685(31 downto 30) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    CONV_BUS_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_CONV_BUS_ARREADY, or_ln234_reg_694, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln234_reg_694 = ap_const_lv1_1))) then 
            CONV_BUS_blk_n_AR <= m_axi_CONV_BUS_ARREADY;
        else 
            CONV_BUS_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    CONV_BUS_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter10, m_axi_CONV_BUS_RVALID, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            CONV_BUS_blk_n_R <= m_axi_CONV_BUS_RVALID;
        else 
            CONV_BUS_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    add_ln229_fu_304_p2 <= std_logic_vector(unsigned(indvar_flatten34_fu_148) + unsigned(ap_const_lv92_1));
    add_ln232_1_fu_495_p2 <= std_logic_vector(unsigned(zext_ln232_2_fu_491_p1) + unsigned(Conv_Weight));
    add_ln232_2_fu_385_p2 <= std_logic_vector(unsigned(select_ln229_fu_327_p3) + unsigned(ap_const_lv3_1));
    add_ln232_3_fu_556_p2 <= std_logic_vector(unsigned(indvar_flatten12_fu_140) + unsigned(ap_const_lv65_1));
    add_ln232_fu_477_p2 <= std_logic_vector(unsigned(tmp_1_fu_434_p3) + unsigned(zext_ln232_1_fu_473_p1));
    add_ln234_fu_536_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_132) + unsigned(ap_const_lv62_1));
    add_ln237_fu_510_p2 <= std_logic_vector(unsigned(j_fu_128) + unsigned(ap_const_lv30_1));
    and_ln1_fu_465_p3 <= (tmp_2_fu_455_p4 & ap_const_lv2_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_block_state11_pp0_stage0_iter10, ap_block_state12_pp0_stage0_iter11)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage0_iter11)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_block_state3_io, ap_block_state11_pp0_stage0_iter10, ap_block_state12_pp0_stage0_iter11)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage0_iter11)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_block_state3_io, ap_block_state11_pp0_stage0_iter10, ap_block_state12_pp0_stage0_iter11)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage0_iter11)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)));
    end process;


    ap_block_state11_pp0_stage0_iter10_assign_proc : process(m_axi_CONV_BUS_RVALID)
    begin
                ap_block_state11_pp0_stage0_iter10 <= (m_axi_CONV_BUS_RVALID = ap_const_logic_0);
    end process;


    ap_block_state12_pp0_stage0_iter11_assign_proc : process(fifo_conv_w_2_full_n, trunc_ln232_reg_698_pp0_iter10_reg, fifo_conv_w_1_full_n, fifo_conv_w_0_full_n, fifo_conv_w_3_full_n)
    begin
                ap_block_state12_pp0_stage0_iter11 <= (((fifo_conv_w_3_full_n = ap_const_logic_0) and (trunc_ln232_reg_698_pp0_iter10_reg = ap_const_lv2_3)) or ((fifo_conv_w_0_full_n = ap_const_logic_0) and (trunc_ln232_reg_698_pp0_iter10_reg = ap_const_lv2_0)) or ((fifo_conv_w_1_full_n = ap_const_logic_0) and (trunc_ln232_reg_698_pp0_iter10_reg = ap_const_lv2_1)) or ((trunc_ln232_reg_698_pp0_iter10_reg = ap_const_lv2_2) and (fifo_conv_w_2_full_n = ap_const_logic_0)));
    end process;


    ap_block_state3_io_assign_proc : process(m_axi_CONV_BUS_ARREADY, or_ln234_reg_694)
    begin
                ap_block_state3_io <= ((m_axi_CONV_BUS_ARREADY = ap_const_logic_0) and (or_ln234_reg_694 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln229_fu_299_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln229_fu_299_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_phi_mux_first_iter_0_phi_fu_237_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, first_iter_0_reg_233, icmp_ln229_reg_690)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln229_reg_690 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_first_iter_0_phi_fu_237_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_first_iter_0_phi_fu_237_p4 <= first_iter_0_reg_233;
        end if; 
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bound4_cast_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound4),65));
    empty_1052_fu_245_p1 <= empty_1052_fu_245_p10(28 - 1 downto 0);
    empty_1052_fu_245_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln229_3_fu_377_p3),32));

    fifo_conv_w_0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter11, trunc_ln232_reg_698_pp0_iter10_reg, fifo_conv_w_0_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln232_reg_698_pp0_iter10_reg = ap_const_lv2_0))) then 
            fifo_conv_w_0_blk_n <= fifo_conv_w_0_full_n;
        else 
            fifo_conv_w_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_conv_w_0_din <= CONV_BUS_addr_read_reg_713;

    fifo_conv_w_0_write_assign_proc : process(ap_enable_reg_pp0_iter11, trunc_ln232_reg_698_pp0_iter10_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln232_reg_698_pp0_iter10_reg = ap_const_lv2_0))) then 
            fifo_conv_w_0_write <= ap_const_logic_1;
        else 
            fifo_conv_w_0_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_conv_w_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter11, trunc_ln232_reg_698_pp0_iter10_reg, fifo_conv_w_1_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln232_reg_698_pp0_iter10_reg = ap_const_lv2_1))) then 
            fifo_conv_w_1_blk_n <= fifo_conv_w_1_full_n;
        else 
            fifo_conv_w_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_conv_w_1_din <= CONV_BUS_addr_read_reg_713;

    fifo_conv_w_1_write_assign_proc : process(ap_enable_reg_pp0_iter11, trunc_ln232_reg_698_pp0_iter10_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln232_reg_698_pp0_iter10_reg = ap_const_lv2_1))) then 
            fifo_conv_w_1_write <= ap_const_logic_1;
        else 
            fifo_conv_w_1_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_conv_w_2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter11, fifo_conv_w_2_full_n, trunc_ln232_reg_698_pp0_iter10_reg, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln232_reg_698_pp0_iter10_reg = ap_const_lv2_2))) then 
            fifo_conv_w_2_blk_n <= fifo_conv_w_2_full_n;
        else 
            fifo_conv_w_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_conv_w_2_din <= CONV_BUS_addr_read_reg_713;

    fifo_conv_w_2_write_assign_proc : process(ap_enable_reg_pp0_iter11, trunc_ln232_reg_698_pp0_iter10_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln232_reg_698_pp0_iter10_reg = ap_const_lv2_2))) then 
            fifo_conv_w_2_write <= ap_const_logic_1;
        else 
            fifo_conv_w_2_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_conv_w_3_blk_n_assign_proc : process(ap_enable_reg_pp0_iter11, trunc_ln232_reg_698_pp0_iter10_reg, fifo_conv_w_3_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln232_reg_698_pp0_iter10_reg = ap_const_lv2_3))) then 
            fifo_conv_w_3_blk_n <= fifo_conv_w_3_full_n;
        else 
            fifo_conv_w_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_conv_w_3_din <= CONV_BUS_addr_read_reg_713;

    fifo_conv_w_3_write_assign_proc : process(ap_enable_reg_pp0_iter11, trunc_ln232_reg_698_pp0_iter10_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln232_reg_698_pp0_iter10_reg = ap_const_lv2_3))) then 
            fifo_conv_w_3_write <= ap_const_logic_1;
        else 
            fifo_conv_w_3_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln229_fu_299_p2 <= "1" when (indvar_flatten34_fu_148 = bound17) else "0";
    icmp_ln232_fu_322_p2 <= "1" when (indvar_flatten12_fu_140 = bound4_cast_reg_680) else "0";
    icmp_ln234_1_fu_364_p2 <= "1" when (indvar_flatten_fu_132 = bound) else "0";
    icmp_ln234_fu_359_p2 <= "1" when (bound = ap_const_lv62_0) else "0";
    icmp_ln237_1_fu_346_p2 <= "1" when (j_fu_128 = and_ln) else "0";
    icmp_ln237_fu_341_p2 <= "1" when (and_ln = ap_const_lv30_0) else "0";
    m_2_fu_316_p2 <= std_logic_vector(unsigned(m_fu_144) + unsigned(ap_const_lv28_1));
    m_axi_CONV_BUS_ARADDR <= sext_ln237_fu_600_p1;
    m_axi_CONV_BUS_ARBURST <= ap_const_lv2_0;
    m_axi_CONV_BUS_ARCACHE <= ap_const_lv4_0;
    m_axi_CONV_BUS_ARID <= ap_const_lv1_0;
    m_axi_CONV_BUS_ARLEN <= zext_ln229_cast_reg_685;
    m_axi_CONV_BUS_ARLOCK <= ap_const_lv2_0;
    m_axi_CONV_BUS_ARPROT <= ap_const_lv3_0;
    m_axi_CONV_BUS_ARQOS <= ap_const_lv4_0;
    m_axi_CONV_BUS_ARREGION <= ap_const_lv4_0;
    m_axi_CONV_BUS_ARSIZE <= ap_const_lv3_0;
    m_axi_CONV_BUS_ARUSER <= ap_const_lv1_0;

    m_axi_CONV_BUS_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln234_reg_694, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln234_reg_694 = ap_const_lv1_1))) then 
            m_axi_CONV_BUS_ARVALID <= ap_const_logic_1;
        else 
            m_axi_CONV_BUS_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_CONV_BUS_AWADDR <= ap_const_lv64_0;
    m_axi_CONV_BUS_AWBURST <= ap_const_lv2_0;
    m_axi_CONV_BUS_AWCACHE <= ap_const_lv4_0;
    m_axi_CONV_BUS_AWID <= ap_const_lv1_0;
    m_axi_CONV_BUS_AWLEN <= ap_const_lv32_0;
    m_axi_CONV_BUS_AWLOCK <= ap_const_lv2_0;
    m_axi_CONV_BUS_AWPROT <= ap_const_lv3_0;
    m_axi_CONV_BUS_AWQOS <= ap_const_lv4_0;
    m_axi_CONV_BUS_AWREGION <= ap_const_lv4_0;
    m_axi_CONV_BUS_AWSIZE <= ap_const_lv3_0;
    m_axi_CONV_BUS_AWUSER <= ap_const_lv1_0;
    m_axi_CONV_BUS_AWVALID <= ap_const_logic_0;
    m_axi_CONV_BUS_BREADY <= ap_const_logic_0;

    m_axi_CONV_BUS_RREADY_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_CONV_BUS_RREADY <= ap_const_logic_1;
        else 
            m_axi_CONV_BUS_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_CONV_BUS_WDATA <= ap_const_lv512_lc_1;
    m_axi_CONV_BUS_WID <= ap_const_lv1_0;
    m_axi_CONV_BUS_WLAST <= ap_const_logic_0;
    m_axi_CONV_BUS_WSTRB <= ap_const_lv64_0;
    m_axi_CONV_BUS_WUSER <= ap_const_lv1_0;
    m_axi_CONV_BUS_WVALID <= ap_const_logic_0;
    mul_ln232_fu_450_p1 <= mul_ln232_fu_450_p10(2 - 1 downto 0);
    mul_ln232_fu_450_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln232_fu_442_p1),32));
    or_ln229_fu_335_p2 <= (icmp_ln232_fu_322_p2 or ap_phi_mux_first_iter_0_phi_fu_237_p4);
    or_ln232_fu_391_p2 <= (select_ln229_2_fu_369_p3 or or_ln229_fu_335_p2);
    or_ln234_1_fu_542_p2 <= (select_ln229_2_fu_369_p3 or icmp_ln232_fu_322_p2);
    or_ln234_fu_413_p2 <= (select_ln232_fu_397_p3 or or_ln232_fu_391_p2);
    or_ln237_1_fu_522_p2 <= (or_ln237_fu_516_p2 or icmp_ln232_fu_322_p2);
    or_ln237_fu_516_p2 <= (select_ln232_fu_397_p3 or select_ln229_2_fu_369_p3);
    select_ln229_1_fu_351_p3 <= 
        icmp_ln237_fu_341_p2 when (icmp_ln232_fu_322_p2(0) = '1') else 
        icmp_ln237_1_fu_346_p2;
    select_ln229_2_fu_369_p3 <= 
        icmp_ln234_fu_359_p2 when (icmp_ln232_fu_322_p2(0) = '1') else 
        icmp_ln234_1_fu_364_p2;
    select_ln229_3_fu_377_p3 <= 
        m_2_fu_316_p2 when (icmp_ln232_fu_322_p2(0) = '1') else 
        m_fu_144;
    select_ln229_fu_327_p3 <= 
        ap_const_lv3_0 when (icmp_ln232_fu_322_p2(0) = '1') else 
        i_fu_136;
    select_ln232_1_fu_405_p3 <= 
        add_ln232_2_fu_385_p2 when (select_ln229_2_fu_369_p3(0) = '1') else 
        select_ln229_fu_327_p3;
    select_ln232_2_fu_562_p3 <= 
        ap_const_lv65_1 when (icmp_ln232_fu_322_p2(0) = '1') else 
        add_ln232_3_fu_556_p2;
    select_ln232_fu_397_p3 <= 
        icmp_ln237_fu_341_p2 when (select_ln229_2_fu_369_p3(0) = '1') else 
        select_ln229_1_fu_351_p3;
    select_ln234_fu_548_p3 <= 
        ap_const_lv62_1 when (or_ln234_1_fu_542_p2(0) = '1') else 
        add_ln234_fu_536_p2;
    select_ln237_fu_528_p3 <= 
        ap_const_lv30_1 when (or_ln237_1_fu_522_p2(0) = '1') else 
        add_ln237_fu_510_p2;
        sext_ln237_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln8_reg_702),64));

    shl_ln_fu_483_p3 <= (add_ln232_fu_477_p2 & ap_const_lv6_0);
    tmp_1_fu_434_p3 <= (tmp_s_fu_424_p4 & ap_const_lv4_0);
    tmp_2_fu_455_p4 <= mul_ln232_fu_450_p2(31 downto 4);
    tmp_s_fu_424_p4 <= empty_1052_fu_245_p2(31 downto 4);
    trunc_ln232_fu_442_p1 <= select_ln232_1_fu_405_p3(2 - 1 downto 0);
    zext_ln229_cast_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln229),32));
    zext_ln232_1_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1_fu_465_p3),32));
    zext_ln232_2_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_483_p3),64));
end behav;
