// Seed: 2585153682
module module_0 (
    input  wand id_0,
    output tri1 id_1,
    input  tri1 id_2
    , id_5,
    output tri0 id_3
);
  assign id_1 = 1;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_1 (
    input  wire  id_0,
    input  wand  id_1,
    input  wand  id_2,
    output logic id_3,
    output wor   id_4
);
  always id_3 = #1 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
