ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"ShiftReg_2.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	ShiftReg_2_initVar
  19              		.bss
  20              		.type	ShiftReg_2_initVar, %object
  21              		.size	ShiftReg_2_initVar, 1
  22              	ShiftReg_2_initVar:
  23 0000 00       		.space	1
  24              		.section	.text.ShiftReg_2_Start,"ax",%progbits
  25              		.align	2
  26              		.global	ShiftReg_2_Start
  27              		.thumb
  28              		.thumb_func
  29              		.type	ShiftReg_2_Start, %function
  30              	ShiftReg_2_Start:
  31              	.LFB0:
  32              		.file 1 ".\\Generated_Source\\PSoC5\\ShiftReg_2.c"
   1:.\Generated_Source\PSoC5/ShiftReg_2.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ShiftReg_2.c **** * File Name: ShiftReg_2.c
   3:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Version 2.30
   4:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
   5:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Description:
   6:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  This file provides the API source code for the Shift Register component.
   7:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
   8:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Note: none
   9:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  10:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Copyright 2008-2013, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/ShiftReg_2.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:.\Generated_Source\PSoC5/ShiftReg_2.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:.\Generated_Source\PSoC5/ShiftReg_2.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************/
  16:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
  17:.\Generated_Source\PSoC5/ShiftReg_2.c **** #include "ShiftReg_2.h"
  18:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
  19:.\Generated_Source\PSoC5/ShiftReg_2.c **** uint8 ShiftReg_2_initVar = 0u;
  20:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
  21:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
  22:.\Generated_Source\PSoC5/ShiftReg_2.c **** /*******************************************************************************
  23:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Function Name: ShiftReg_2_Start
  24:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************
  25:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 2


  26:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Summary:
  27:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Starts the Shift Register.
  28:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  29:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Parameters:
  30:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  None.
  31:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  32:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Return:
  33:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  None.
  34:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  35:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Global Variables:
  36:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  ShiftReg_2_initVar - used to check initial configuration, modified on
  37:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  first function call.
  38:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  39:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Reentrant:
  40:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  No.
  41:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  42:.\Generated_Source\PSoC5/ShiftReg_2.c **** *******************************************************************************/
  43:.\Generated_Source\PSoC5/ShiftReg_2.c **** void ShiftReg_2_Start(void) 
  44:.\Generated_Source\PSoC5/ShiftReg_2.c **** {
  33              		.loc 1 44 0
  34              		.cfi_startproc
  35              		@ args = 0, pretend = 0, frame = 0
  36              		@ frame_needed = 1, uses_anonymous_args = 0
  37 0000 80B5     		push	{r7, lr}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 8
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42 0002 00AF     		add	r7, sp, #0
  43              	.LCFI1:
  44              		.cfi_def_cfa_register 7
  45:.\Generated_Source\PSoC5/ShiftReg_2.c ****     if(0u == ShiftReg_2_initVar)
  45              		.loc 1 45 0
  46 0004 40F20003 		movw	r3, #:lower16:ShiftReg_2_initVar
  47 0008 C0F20003 		movt	r3, #:upper16:ShiftReg_2_initVar
  48 000c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
  49 000e 002B     		cmp	r3, #0
  50 0010 08D1     		bne	.L2
  46:.\Generated_Source\PSoC5/ShiftReg_2.c ****     {
  47:.\Generated_Source\PSoC5/ShiftReg_2.c ****         ShiftReg_2_Init();
  51              		.loc 1 47 0
  52 0012 FFF7FEFF 		bl	ShiftReg_2_Init
  48:.\Generated_Source\PSoC5/ShiftReg_2.c ****         ShiftReg_2_initVar = 1u; /* Component initialized */
  53              		.loc 1 48 0
  54 0016 40F20003 		movw	r3, #:lower16:ShiftReg_2_initVar
  55 001a C0F20003 		movt	r3, #:upper16:ShiftReg_2_initVar
  56 001e 4FF00102 		mov	r2, #1
  57 0022 1A70     		strb	r2, [r3, #0]
  58              	.L2:
  49:.\Generated_Source\PSoC5/ShiftReg_2.c ****     }
  50:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
  51:.\Generated_Source\PSoC5/ShiftReg_2.c ****     ShiftReg_2_Enable();
  59              		.loc 1 51 0
  60 0024 FFF7FEFF 		bl	ShiftReg_2_Enable
  52:.\Generated_Source\PSoC5/ShiftReg_2.c **** }
  61              		.loc 1 52 0
  62 0028 80BD     		pop	{r7, pc}
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 3


  63              		.cfi_endproc
  64              	.LFE0:
  65              		.size	ShiftReg_2_Start, .-ShiftReg_2_Start
  66 002a 00BF     		.section	.text.ShiftReg_2_Enable,"ax",%progbits
  67              		.align	2
  68              		.global	ShiftReg_2_Enable
  69              		.thumb
  70              		.thumb_func
  71              		.type	ShiftReg_2_Enable, %function
  72              	ShiftReg_2_Enable:
  73              	.LFB1:
  53:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
  54:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
  55:.\Generated_Source\PSoC5/ShiftReg_2.c **** /*******************************************************************************
  56:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Function Name: ShiftReg_2_Enable
  57:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************
  58:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  59:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Summary:
  60:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Enables the Shift Register.
  61:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  62:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Parameters:
  63:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  void.
  64:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  65:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Return:
  66:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  void.
  67:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  68:.\Generated_Source\PSoC5/ShiftReg_2.c **** *******************************************************************************/
  69:.\Generated_Source\PSoC5/ShiftReg_2.c **** void ShiftReg_2_Enable(void) 
  70:.\Generated_Source\PSoC5/ShiftReg_2.c **** {
  74              		.loc 1 70 0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 1, uses_anonymous_args = 0
  78 0000 80B5     		push	{r7, lr}
  79              	.LCFI2:
  80              		.cfi_def_cfa_offset 8
  81              		.cfi_offset 7, -8
  82              		.cfi_offset 14, -4
  83 0002 00AF     		add	r7, sp, #0
  84              	.LCFI3:
  85              		.cfi_def_cfa_register 7
  71:.\Generated_Source\PSoC5/ShiftReg_2.c ****     /* Changing address in Datapath Control Store
  72:.\Generated_Source\PSoC5/ShiftReg_2.c ****        from NOP to component state machine commands space */
  73:.\Generated_Source\PSoC5/ShiftReg_2.c ****     ShiftReg_2_SR_CONTROL |= ShiftReg_2_CLK_EN;
  86              		.loc 1 73 0
  87 0004 46F27753 		movw	r3, #25975
  88 0008 C4F20003 		movt	r3, 16384
  89 000c 46F27752 		movw	r2, #25975
  90 0010 C4F20002 		movt	r2, 16384
  91 0014 1278     		ldrb	r2, [r2, #0]
  92 0016 D2B2     		uxtb	r2, r2
  93 0018 42F00102 		orr	r2, r2, #1
  94 001c D2B2     		uxtb	r2, r2
  95 001e 1A70     		strb	r2, [r3, #0]
  74:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
  75:.\Generated_Source\PSoC5/ShiftReg_2.c ****     ShiftReg_2_EnableInt();
  96              		.loc 1 75 0
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 4


  97 0020 FFF7FEFF 		bl	ShiftReg_2_EnableInt
  76:.\Generated_Source\PSoC5/ShiftReg_2.c **** }
  98              		.loc 1 76 0
  99 0024 80BD     		pop	{r7, pc}
 100              		.cfi_endproc
 101              	.LFE1:
 102              		.size	ShiftReg_2_Enable, .-ShiftReg_2_Enable
 103 0026 00BF     		.section	.text.ShiftReg_2_Init,"ax",%progbits
 104              		.align	2
 105              		.global	ShiftReg_2_Init
 106              		.thumb
 107              		.thumb_func
 108              		.type	ShiftReg_2_Init, %function
 109              	ShiftReg_2_Init:
 110              	.LFB2:
  77:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
  78:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
  79:.\Generated_Source\PSoC5/ShiftReg_2.c **** /*******************************************************************************
  80:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Function Name: ShiftReg_2_Init
  81:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************
  82:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  83:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Summary:
  84:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Initializes Tx and/or Rx interrupt sources with initial values.
  85:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  86:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Parameters:
  87:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  void.
  88:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  89:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Return:
  90:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  void.
  91:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
  92:.\Generated_Source\PSoC5/ShiftReg_2.c **** *******************************************************************************/
  93:.\Generated_Source\PSoC5/ShiftReg_2.c **** void ShiftReg_2_Init(void) 
  94:.\Generated_Source\PSoC5/ShiftReg_2.c **** {
 111              		.loc 1 94 0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 1, uses_anonymous_args = 0
 115 0000 80B5     		push	{r7, lr}
 116              	.LCFI4:
 117              		.cfi_def_cfa_offset 8
 118              		.cfi_offset 7, -8
 119              		.cfi_offset 14, -4
 120 0002 00AF     		add	r7, sp, #0
 121              	.LCFI5:
 122              		.cfi_def_cfa_register 7
  95:.\Generated_Source\PSoC5/ShiftReg_2.c ****     ShiftReg_2_SetIntMode(ShiftReg_2_INT_SRC);
 123              		.loc 1 95 0
 124 0004 4FF00000 		mov	r0, #0
 125 0008 FFF7FEFF 		bl	ShiftReg_2_SetIntMode
  96:.\Generated_Source\PSoC5/ShiftReg_2.c **** }
 126              		.loc 1 96 0
 127 000c 80BD     		pop	{r7, pc}
 128              		.cfi_endproc
 129              	.LFE2:
 130              		.size	ShiftReg_2_Init, .-ShiftReg_2_Init
 131 000e 00BF     		.section	.text.ShiftReg_2_Stop,"ax",%progbits
 132              		.align	2
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 5


 133              		.global	ShiftReg_2_Stop
 134              		.thumb
 135              		.thumb_func
 136              		.type	ShiftReg_2_Stop, %function
 137              	ShiftReg_2_Stop:
 138              	.LFB3:
  97:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
  98:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
  99:.\Generated_Source\PSoC5/ShiftReg_2.c **** /*******************************************************************************
 100:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Function Name: ShiftReg_2_Stop
 101:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************
 102:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 103:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Summary:
 104:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Disables the Shift Register
 105:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 106:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Parameters:
 107:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  None.
 108:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 109:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Return:
 110:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  None.
 111:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 112:.\Generated_Source\PSoC5/ShiftReg_2.c **** *******************************************************************************/
 113:.\Generated_Source\PSoC5/ShiftReg_2.c **** void ShiftReg_2_Stop(void) 
 114:.\Generated_Source\PSoC5/ShiftReg_2.c **** {
 139              		.loc 1 114 0
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 1, uses_anonymous_args = 0
 143 0000 80B5     		push	{r7, lr}
 144              	.LCFI6:
 145              		.cfi_def_cfa_offset 8
 146              		.cfi_offset 7, -8
 147              		.cfi_offset 14, -4
 148 0002 00AF     		add	r7, sp, #0
 149              	.LCFI7:
 150              		.cfi_def_cfa_register 7
 115:.\Generated_Source\PSoC5/ShiftReg_2.c ****     /*changing Datapath Control Store address to NOP space*/
 116:.\Generated_Source\PSoC5/ShiftReg_2.c ****     ShiftReg_2_SR_CONTROL &= ((uint8) ~ShiftReg_2_CLK_EN);
 151              		.loc 1 116 0
 152 0004 46F27753 		movw	r3, #25975
 153 0008 C4F20003 		movt	r3, 16384
 154 000c 46F27752 		movw	r2, #25975
 155 0010 C4F20002 		movt	r2, 16384
 156 0014 1278     		ldrb	r2, [r2, #0]
 157 0016 D2B2     		uxtb	r2, r2
 158 0018 22F00102 		bic	r2, r2, #1
 159 001c D2B2     		uxtb	r2, r2
 160 001e 1A70     		strb	r2, [r3, #0]
 117:.\Generated_Source\PSoC5/ShiftReg_2.c ****     ShiftReg_2_DisableInt();
 161              		.loc 1 117 0
 162 0020 FFF7FEFF 		bl	ShiftReg_2_DisableInt
 118:.\Generated_Source\PSoC5/ShiftReg_2.c **** }
 163              		.loc 1 118 0
 164 0024 80BD     		pop	{r7, pc}
 165              		.cfi_endproc
 166              	.LFE3:
 167              		.size	ShiftReg_2_Stop, .-ShiftReg_2_Stop
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 6


 168 0026 00BF     		.section	.text.ShiftReg_2_EnableInt,"ax",%progbits
 169              		.align	2
 170              		.global	ShiftReg_2_EnableInt
 171              		.thumb
 172              		.thumb_func
 173              		.type	ShiftReg_2_EnableInt, %function
 174              	ShiftReg_2_EnableInt:
 175              	.LFB4:
 119:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 120:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 121:.\Generated_Source\PSoC5/ShiftReg_2.c **** /*******************************************************************************
 122:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Function Name: ShiftReg_2_EnableInt
 123:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************
 124:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 125:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Summary:
 126:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Enables the Shift Register interrupt.
 127:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 128:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Parameters:
 129:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  None.
 130:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 131:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Return:
 132:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  None.
 133:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 134:.\Generated_Source\PSoC5/ShiftReg_2.c **** *******************************************************************************/
 135:.\Generated_Source\PSoC5/ShiftReg_2.c **** void ShiftReg_2_EnableInt(void) 
 136:.\Generated_Source\PSoC5/ShiftReg_2.c **** {
 176              		.loc 1 136 0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 8
 179              		@ frame_needed = 1, uses_anonymous_args = 0
 180 0000 80B5     		push	{r7, lr}
 181              	.LCFI8:
 182              		.cfi_def_cfa_offset 8
 183              		.cfi_offset 7, -8
 184              		.cfi_offset 14, -4
 185 0002 82B0     		sub	sp, sp, #8
 186              	.LCFI9:
 187              		.cfi_def_cfa_offset 16
 188 0004 00AF     		add	r7, sp, #0
 189              	.LCFI10:
 190              		.cfi_def_cfa_register 7
 137:.\Generated_Source\PSoC5/ShiftReg_2.c ****     uint8 interruptState;
 138:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 139:.\Generated_Source\PSoC5/ShiftReg_2.c ****     interruptState = CyEnterCriticalSection();
 191              		.loc 1 139 0
 192 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 193 000a 0346     		mov	r3, r0
 194 000c FB71     		strb	r3, [r7, #7]
 140:.\Generated_Source\PSoC5/ShiftReg_2.c ****     ShiftReg_2_SR_AUX_CONTROL |= ShiftReg_2_INTERRUPTS_ENABLE;
 195              		.loc 1 140 0
 196 000e 46F29753 		movw	r3, #26007
 197 0012 C4F20003 		movt	r3, 16384
 198 0016 46F29752 		movw	r2, #26007
 199 001a C4F20002 		movt	r2, 16384
 200 001e 1278     		ldrb	r2, [r2, #0]
 201 0020 D2B2     		uxtb	r2, r2
 202 0022 42F01002 		orr	r2, r2, #16
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 7


 203 0026 D2B2     		uxtb	r2, r2
 204 0028 1A70     		strb	r2, [r3, #0]
 141:.\Generated_Source\PSoC5/ShiftReg_2.c ****     CyExitCriticalSection(interruptState);
 205              		.loc 1 141 0
 206 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 207 002c 1846     		mov	r0, r3
 208 002e FFF7FEFF 		bl	CyExitCriticalSection
 142:.\Generated_Source\PSoC5/ShiftReg_2.c **** }
 209              		.loc 1 142 0
 210 0032 07F10807 		add	r7, r7, #8
 211 0036 BD46     		mov	sp, r7
 212 0038 80BD     		pop	{r7, pc}
 213              		.cfi_endproc
 214              	.LFE4:
 215              		.size	ShiftReg_2_EnableInt, .-ShiftReg_2_EnableInt
 216 003a 00BF     		.section	.text.ShiftReg_2_DisableInt,"ax",%progbits
 217              		.align	2
 218              		.global	ShiftReg_2_DisableInt
 219              		.thumb
 220              		.thumb_func
 221              		.type	ShiftReg_2_DisableInt, %function
 222              	ShiftReg_2_DisableInt:
 223              	.LFB5:
 143:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 144:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 145:.\Generated_Source\PSoC5/ShiftReg_2.c **** /*******************************************************************************
 146:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Function Name: ShiftReg_2_DisableInt
 147:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************
 148:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 149:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Summary:
 150:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Disables the Shift Register interrupt.
 151:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 152:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Parameters:
 153:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  None.
 154:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 155:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Return:
 156:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  None.
 157:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 158:.\Generated_Source\PSoC5/ShiftReg_2.c **** *******************************************************************************/
 159:.\Generated_Source\PSoC5/ShiftReg_2.c **** void ShiftReg_2_DisableInt(void) 
 160:.\Generated_Source\PSoC5/ShiftReg_2.c **** {
 224              		.loc 1 160 0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 8
 227              		@ frame_needed = 1, uses_anonymous_args = 0
 228 0000 80B5     		push	{r7, lr}
 229              	.LCFI11:
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 7, -8
 232              		.cfi_offset 14, -4
 233 0002 82B0     		sub	sp, sp, #8
 234              	.LCFI12:
 235              		.cfi_def_cfa_offset 16
 236 0004 00AF     		add	r7, sp, #0
 237              	.LCFI13:
 238              		.cfi_def_cfa_register 7
 161:.\Generated_Source\PSoC5/ShiftReg_2.c ****     uint8 interruptState;
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 8


 162:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 163:.\Generated_Source\PSoC5/ShiftReg_2.c ****     interruptState = CyEnterCriticalSection();
 239              		.loc 1 163 0
 240 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 241 000a 0346     		mov	r3, r0
 242 000c FB71     		strb	r3, [r7, #7]
 164:.\Generated_Source\PSoC5/ShiftReg_2.c ****     ShiftReg_2_SR_AUX_CONTROL &= ((uint8) ~ShiftReg_2_INTERRUPTS_ENABLE);
 243              		.loc 1 164 0
 244 000e 46F29753 		movw	r3, #26007
 245 0012 C4F20003 		movt	r3, 16384
 246 0016 46F29752 		movw	r2, #26007
 247 001a C4F20002 		movt	r2, 16384
 248 001e 1278     		ldrb	r2, [r2, #0]
 249 0020 D2B2     		uxtb	r2, r2
 250 0022 22F01002 		bic	r2, r2, #16
 251 0026 D2B2     		uxtb	r2, r2
 252 0028 1A70     		strb	r2, [r3, #0]
 165:.\Generated_Source\PSoC5/ShiftReg_2.c ****     CyExitCriticalSection(interruptState);
 253              		.loc 1 165 0
 254 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 255 002c 1846     		mov	r0, r3
 256 002e FFF7FEFF 		bl	CyExitCriticalSection
 166:.\Generated_Source\PSoC5/ShiftReg_2.c **** }
 257              		.loc 1 166 0
 258 0032 07F10807 		add	r7, r7, #8
 259 0036 BD46     		mov	sp, r7
 260 0038 80BD     		pop	{r7, pc}
 261              		.cfi_endproc
 262              	.LFE5:
 263              		.size	ShiftReg_2_DisableInt, .-ShiftReg_2_DisableInt
 264 003a 00BF     		.section	.text.ShiftReg_2_GetFIFOStatus,"ax",%progbits
 265              		.align	2
 266              		.global	ShiftReg_2_GetFIFOStatus
 267              		.thumb
 268              		.thumb_func
 269              		.type	ShiftReg_2_GetFIFOStatus, %function
 270              	ShiftReg_2_GetFIFOStatus:
 271              	.LFB6:
 167:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 168:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 169:.\Generated_Source\PSoC5/ShiftReg_2.c **** /*******************************************************************************
 170:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Function Name: ShiftReg_2_GetFIFOStatus
 171:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************
 172:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 173:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Summary:
 174:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Returns current status of input or output FIFO.
 175:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 176:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Parameters:
 177:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  fifoId.
 178:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 179:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Return:
 180:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  FIFO status.
 181:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 182:.\Generated_Source\PSoC5/ShiftReg_2.c **** *******************************************************************************/
 183:.\Generated_Source\PSoC5/ShiftReg_2.c **** uint8 ShiftReg_2_GetFIFOStatus(uint8 fifoId) 
 184:.\Generated_Source\PSoC5/ShiftReg_2.c **** {
 272              		.loc 1 184 0
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 9


 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 16
 275              		@ frame_needed = 1, uses_anonymous_args = 0
 276              		@ link register save eliminated.
 277 0000 80B4     		push	{r7}
 278              	.LCFI14:
 279              		.cfi_def_cfa_offset 4
 280              		.cfi_offset 7, -4
 281 0002 85B0     		sub	sp, sp, #20
 282              	.LCFI15:
 283              		.cfi_def_cfa_offset 24
 284 0004 00AF     		add	r7, sp, #0
 285              	.LCFI16:
 286              		.cfi_def_cfa_register 7
 287 0006 0346     		mov	r3, r0
 288 0008 FB71     		strb	r3, [r7, #7]
 185:.\Generated_Source\PSoC5/ShiftReg_2.c ****     uint8 result;
 186:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 187:.\Generated_Source\PSoC5/ShiftReg_2.c ****     result = ShiftReg_2_RET_FIFO_NOT_DEFINED;
 289              		.loc 1 187 0
 290 000a 4FF0FE03 		mov	r3, #254
 291 000e FB73     		strb	r3, [r7, #15]
 188:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 189:.\Generated_Source\PSoC5/ShiftReg_2.c ****     #if(0u != ShiftReg_2_USE_INPUT_FIFO)
 190:.\Generated_Source\PSoC5/ShiftReg_2.c ****         if(ShiftReg_2_IN_FIFO == fifoId)
 191:.\Generated_Source\PSoC5/ShiftReg_2.c ****         {
 192:.\Generated_Source\PSoC5/ShiftReg_2.c ****             switch(ShiftReg_2_GET_IN_FIFO_STS)
 193:.\Generated_Source\PSoC5/ShiftReg_2.c ****             {
 194:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 case ShiftReg_2_IN_FIFO_FULL :
 195:.\Generated_Source\PSoC5/ShiftReg_2.c ****                     result = ShiftReg_2_RET_FIFO_FULL;
 196:.\Generated_Source\PSoC5/ShiftReg_2.c ****                     break;
 197:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 198:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 case ShiftReg_2_IN_FIFO_EMPTY :
 199:.\Generated_Source\PSoC5/ShiftReg_2.c ****                     result = ShiftReg_2_RET_FIFO_EMPTY;
 200:.\Generated_Source\PSoC5/ShiftReg_2.c ****                     break;
 201:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 202:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 case ShiftReg_2_IN_FIFO_PARTIAL:
 203:.\Generated_Source\PSoC5/ShiftReg_2.c ****                     result = ShiftReg_2_RET_FIFO_PARTIAL;
 204:.\Generated_Source\PSoC5/ShiftReg_2.c ****                     break;
 205:.\Generated_Source\PSoC5/ShiftReg_2.c ****                     
 206:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 default:
 207:.\Generated_Source\PSoC5/ShiftReg_2.c ****                     /* Initial result value, while 
 208:.\Generated_Source\PSoC5/ShiftReg_2.c ****                        IN_FIFO_EMPTY case is false 
 209:.\Generated_Source\PSoC5/ShiftReg_2.c ****                      */
 210:.\Generated_Source\PSoC5/ShiftReg_2.c ****                     result = ShiftReg_2_RET_FIFO_EMPTY;
 211:.\Generated_Source\PSoC5/ShiftReg_2.c ****                     break;
 212:.\Generated_Source\PSoC5/ShiftReg_2.c ****             }   
 213:.\Generated_Source\PSoC5/ShiftReg_2.c ****         }
 214:.\Generated_Source\PSoC5/ShiftReg_2.c ****     #endif /* (0u != ShiftReg_2_USE_INPUT_FIFO) */
 215:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 216:.\Generated_Source\PSoC5/ShiftReg_2.c ****     if(ShiftReg_2_OUT_FIFO == fifoId)
 292              		.loc 1 216 0
 293 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 294 0012 022B     		cmp	r3, #2
 295 0014 20D1     		bne	.L9
 217:.\Generated_Source\PSoC5/ShiftReg_2.c ****     {
 218:.\Generated_Source\PSoC5/ShiftReg_2.c ****         switch(ShiftReg_2_GET_OUT_FIFO_STS)
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 10


 296              		.loc 1 218 0
 297 0016 46F26753 		movw	r3, #25959
 298 001a C4F20003 		movt	r3, 16384
 299 001e 1B78     		ldrb	r3, [r3, #0]
 300 0020 DBB2     		uxtb	r3, r3
 301 0022 03F06003 		and	r3, r3, #96
 302 0026 4FEA5313 		lsr	r3, r3, #5
 303 002a 012B     		cmp	r3, #1
 304 002c 04D0     		beq	.L12
 305 002e 012B     		cmp	r3, #1
 306 0030 06D3     		bcc	.L11
 307 0032 022B     		cmp	r3, #2
 308 0034 08D0     		beq	.L13
 309 0036 0BE0     		b	.L15
 310              	.L12:
 219:.\Generated_Source\PSoC5/ShiftReg_2.c ****         {
 220:.\Generated_Source\PSoC5/ShiftReg_2.c ****             case ShiftReg_2_OUT_FIFO_FULL :
 221:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 result = ShiftReg_2_RET_FIFO_FULL;
 311              		.loc 1 221 0
 312 0038 4FF00003 		mov	r3, #0
 313 003c FB73     		strb	r3, [r7, #15]
 222:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 break;
 314              		.loc 1 222 0
 315 003e 0BE0     		b	.L9
 316              	.L11:
 223:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 224:.\Generated_Source\PSoC5/ShiftReg_2.c ****             case ShiftReg_2_OUT_FIFO_EMPTY :
 225:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 result = ShiftReg_2_RET_FIFO_EMPTY;
 317              		.loc 1 225 0
 318 0040 4FF00203 		mov	r3, #2
 319 0044 FB73     		strb	r3, [r7, #15]
 226:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 break;
 320              		.loc 1 226 0
 321 0046 07E0     		b	.L9
 322              	.L13:
 227:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 228:.\Generated_Source\PSoC5/ShiftReg_2.c ****             case ShiftReg_2_OUT_FIFO_PARTIAL :
 229:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 result = ShiftReg_2_RET_FIFO_PARTIAL;
 323              		.loc 1 229 0
 324 0048 4FF00103 		mov	r3, #1
 325 004c FB73     		strb	r3, [r7, #15]
 230:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 break;
 326              		.loc 1 230 0
 327 004e 03E0     		b	.L9
 328              	.L15:
 231:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 232:.\Generated_Source\PSoC5/ShiftReg_2.c ****             default:
 233:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 /* Initial result value, while 
 234:.\Generated_Source\PSoC5/ShiftReg_2.c ****                    OUT_FIFO_FULL case is false 
 235:.\Generated_Source\PSoC5/ShiftReg_2.c ****                  */
 236:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 result = ShiftReg_2_RET_FIFO_FULL;
 329              		.loc 1 236 0
 330 0050 4FF00003 		mov	r3, #0
 331 0054 FB73     		strb	r3, [r7, #15]
 237:.\Generated_Source\PSoC5/ShiftReg_2.c ****                 break;
 332              		.loc 1 237 0
 333 0056 00BF     		nop
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 11


 334              	.L9:
 238:.\Generated_Source\PSoC5/ShiftReg_2.c ****         }
 239:.\Generated_Source\PSoC5/ShiftReg_2.c ****     }
 240:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 241:.\Generated_Source\PSoC5/ShiftReg_2.c ****     return(result);
 335              		.loc 1 241 0
 336 0058 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 242:.\Generated_Source\PSoC5/ShiftReg_2.c **** }
 337              		.loc 1 242 0
 338 005a 1846     		mov	r0, r3
 339 005c 07F11407 		add	r7, r7, #20
 340 0060 BD46     		mov	sp, r7
 341 0062 80BC     		pop	{r7}
 342 0064 7047     		bx	lr
 343              		.cfi_endproc
 344              	.LFE6:
 345              		.size	ShiftReg_2_GetFIFOStatus, .-ShiftReg_2_GetFIFOStatus
 346 0066 00BF     		.section	.text.ShiftReg_2_SetIntMode,"ax",%progbits
 347              		.align	2
 348              		.global	ShiftReg_2_SetIntMode
 349              		.thumb
 350              		.thumb_func
 351              		.type	ShiftReg_2_SetIntMode, %function
 352              	ShiftReg_2_SetIntMode:
 353              	.LFB7:
 243:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 244:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 245:.\Generated_Source\PSoC5/ShiftReg_2.c **** /*******************************************************************************
 246:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Function Name: ShiftReg_2_SetIntMode
 247:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************
 248:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 249:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Summary:
 250:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Sets the Interrupt Source for the Shift Register interrupt. Multiple
 251:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  sources may be ORed together
 252:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 253:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Parameters:
 254:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  interruptSource: Byte containing the constant for the selected interrupt
 255:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  source/s.
 256:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 257:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Return:
 258:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  None.
 259:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 260:.\Generated_Source\PSoC5/ShiftReg_2.c **** *******************************************************************************/
 261:.\Generated_Source\PSoC5/ShiftReg_2.c **** void ShiftReg_2_SetIntMode(uint8 interruptSource) 
 262:.\Generated_Source\PSoC5/ShiftReg_2.c **** {
 354              		.loc 1 262 0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 8
 357              		@ frame_needed = 1, uses_anonymous_args = 0
 358              		@ link register save eliminated.
 359 0000 80B4     		push	{r7}
 360              	.LCFI17:
 361              		.cfi_def_cfa_offset 4
 362              		.cfi_offset 7, -4
 363 0002 83B0     		sub	sp, sp, #12
 364              	.LCFI18:
 365              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 12


 366 0004 00AF     		add	r7, sp, #0
 367              	.LCFI19:
 368              		.cfi_def_cfa_register 7
 369 0006 0346     		mov	r3, r0
 370 0008 FB71     		strb	r3, [r7, #7]
 263:.\Generated_Source\PSoC5/ShiftReg_2.c ****     ShiftReg_2_SR_STATUS_MASK &= ((uint8) ~ShiftReg_2_INTS_EN_MASK);          /* Clear existing int
 371              		.loc 1 263 0
 372 000a 46F28753 		movw	r3, #25991
 373 000e C4F20003 		movt	r3, 16384
 374 0012 46F28752 		movw	r2, #25991
 375 0016 C4F20002 		movt	r2, 16384
 376 001a 1278     		ldrb	r2, [r2, #0]
 377 001c D2B2     		uxtb	r2, r2
 378 001e 22F00702 		bic	r2, r2, #7
 379 0022 D2B2     		uxtb	r2, r2
 380 0024 1A70     		strb	r2, [r3, #0]
 264:.\Generated_Source\PSoC5/ShiftReg_2.c ****     ShiftReg_2_SR_STATUS_MASK |= (interruptSource & ShiftReg_2_INTS_EN_MASK); /* Set int */
 381              		.loc 1 264 0
 382 0026 46F28753 		movw	r3, #25991
 383 002a C4F20003 		movt	r3, 16384
 384 002e 46F28752 		movw	r2, #25991
 385 0032 C4F20002 		movt	r2, 16384
 386 0036 1278     		ldrb	r2, [r2, #0]
 387 0038 D1B2     		uxtb	r1, r2
 388 003a FA79     		ldrb	r2, [r7, #7]
 389 003c 02F00702 		and	r2, r2, #7
 390 0040 D2B2     		uxtb	r2, r2
 391 0042 0A43     		orrs	r2, r2, r1
 392 0044 D2B2     		uxtb	r2, r2
 393 0046 1A70     		strb	r2, [r3, #0]
 265:.\Generated_Source\PSoC5/ShiftReg_2.c **** }
 394              		.loc 1 265 0
 395 0048 07F10C07 		add	r7, r7, #12
 396 004c BD46     		mov	sp, r7
 397 004e 80BC     		pop	{r7}
 398 0050 7047     		bx	lr
 399              		.cfi_endproc
 400              	.LFE7:
 401              		.size	ShiftReg_2_SetIntMode, .-ShiftReg_2_SetIntMode
 402 0052 00BF     		.section	.text.ShiftReg_2_GetIntStatus,"ax",%progbits
 403              		.align	2
 404              		.global	ShiftReg_2_GetIntStatus
 405              		.thumb
 406              		.thumb_func
 407              		.type	ShiftReg_2_GetIntStatus, %function
 408              	ShiftReg_2_GetIntStatus:
 409              	.LFB8:
 266:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 267:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 268:.\Generated_Source\PSoC5/ShiftReg_2.c **** /*******************************************************************************
 269:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Function Name: ShiftReg_2_GetIntStatus
 270:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************
 271:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 272:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Summary:
 273:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Gets the Shift Register Interrupt status.
 274:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 275:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Parameters:
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 13


 276:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  None.
 277:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 278:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Return:
 279:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Byte containing the constant for the selected interrupt source/s.
 280:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 281:.\Generated_Source\PSoC5/ShiftReg_2.c **** *******************************************************************************/
 282:.\Generated_Source\PSoC5/ShiftReg_2.c **** uint8 ShiftReg_2_GetIntStatus(void) 
 283:.\Generated_Source\PSoC5/ShiftReg_2.c **** {
 410              		.loc 1 283 0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 0
 413              		@ frame_needed = 1, uses_anonymous_args = 0
 414              		@ link register save eliminated.
 415 0000 80B4     		push	{r7}
 416              	.LCFI20:
 417              		.cfi_def_cfa_offset 4
 418              		.cfi_offset 7, -4
 419 0002 00AF     		add	r7, sp, #0
 420              	.LCFI21:
 421              		.cfi_def_cfa_register 7
 284:.\Generated_Source\PSoC5/ShiftReg_2.c ****     return(ShiftReg_2_SR_STATUS & ShiftReg_2_INTS_EN_MASK);
 422              		.loc 1 284 0
 423 0004 46F26753 		movw	r3, #25959
 424 0008 C4F20003 		movt	r3, 16384
 425 000c 1B78     		ldrb	r3, [r3, #0]
 426 000e DBB2     		uxtb	r3, r3
 427 0010 03F00703 		and	r3, r3, #7
 428 0014 DBB2     		uxtb	r3, r3
 285:.\Generated_Source\PSoC5/ShiftReg_2.c **** }
 429              		.loc 1 285 0
 430 0016 1846     		mov	r0, r3
 431 0018 BD46     		mov	sp, r7
 432 001a 80BC     		pop	{r7}
 433 001c 7047     		bx	lr
 434              		.cfi_endproc
 435              	.LFE8:
 436              		.size	ShiftReg_2_GetIntStatus, .-ShiftReg_2_GetIntStatus
 437 001e 00BF     		.section	.text.ShiftReg_2_WriteRegValue,"ax",%progbits
 438              		.align	2
 439              		.global	ShiftReg_2_WriteRegValue
 440              		.thumb
 441              		.thumb_func
 442              		.type	ShiftReg_2_WriteRegValue, %function
 443              	ShiftReg_2_WriteRegValue:
 444              	.LFB9:
 286:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 287:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 288:.\Generated_Source\PSoC5/ShiftReg_2.c **** /*******************************************************************************
 289:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Function Name: ShiftReg_2_WriteRegValue
 290:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************
 291:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 292:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Summary:
 293:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Send state directly to shift register
 294:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 295:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Parameters:
 296:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  shiftData: containing shift register state.
 297:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 14


 298:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Return:
 299:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  None.
 300:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 301:.\Generated_Source\PSoC5/ShiftReg_2.c **** *******************************************************************************/
 302:.\Generated_Source\PSoC5/ShiftReg_2.c **** void ShiftReg_2_WriteRegValue(uint16 shiftData)
 303:.\Generated_Source\PSoC5/ShiftReg_2.c ****                                                                      
 304:.\Generated_Source\PSoC5/ShiftReg_2.c **** {
 445              		.loc 1 304 0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 8
 448              		@ frame_needed = 1, uses_anonymous_args = 0
 449              		@ link register save eliminated.
 450 0000 80B4     		push	{r7}
 451              	.LCFI22:
 452              		.cfi_def_cfa_offset 4
 453              		.cfi_offset 7, -4
 454 0002 83B0     		sub	sp, sp, #12
 455              	.LCFI23:
 456              		.cfi_def_cfa_offset 16
 457 0004 00AF     		add	r7, sp, #0
 458              	.LCFI24:
 459              		.cfi_def_cfa_register 7
 460 0006 0346     		mov	r3, r0
 461 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 305:.\Generated_Source\PSoC5/ShiftReg_2.c ****     CY_SET_REG16(ShiftReg_2_SHIFT_REG_LSB_PTR, shiftData);
 462              		.loc 1 305 0
 463 000a 46F20653 		movw	r3, #25862
 464 000e C4F20003 		movt	r3, 16384
 465 0012 FA88     		ldrh	r2, [r7, #6]	@ movhi
 466 0014 1A80     		strh	r2, [r3, #0]	@ movhi
 306:.\Generated_Source\PSoC5/ShiftReg_2.c **** }
 467              		.loc 1 306 0
 468 0016 07F10C07 		add	r7, r7, #12
 469 001a BD46     		mov	sp, r7
 470 001c 80BC     		pop	{r7}
 471 001e 7047     		bx	lr
 472              		.cfi_endproc
 473              	.LFE9:
 474              		.size	ShiftReg_2_WriteRegValue, .-ShiftReg_2_WriteRegValue
 475              		.section	.text.ShiftReg_2_ReadRegValue,"ax",%progbits
 476              		.align	2
 477              		.global	ShiftReg_2_ReadRegValue
 478              		.thumb
 479              		.thumb_func
 480              		.type	ShiftReg_2_ReadRegValue, %function
 481              	ShiftReg_2_ReadRegValue:
 482              	.LFB10:
 307:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 308:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 309:.\Generated_Source\PSoC5/ShiftReg_2.c **** #if(0u != ShiftReg_2_USE_INPUT_FIFO)
 310:.\Generated_Source\PSoC5/ShiftReg_2.c ****     /*******************************************************************************
 311:.\Generated_Source\PSoC5/ShiftReg_2.c ****     * Function Name: ShiftReg_2_WriteData
 312:.\Generated_Source\PSoC5/ShiftReg_2.c ****     ********************************************************************************
 313:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *
 314:.\Generated_Source\PSoC5/ShiftReg_2.c ****     * Summary:
 315:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *  Send state to FIFO for later transfer to shift register based on the Load
 316:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *  input
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 15


 317:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *
 318:.\Generated_Source\PSoC5/ShiftReg_2.c ****     * Parameters:
 319:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *  shiftData: containing shift register state.
 320:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *
 321:.\Generated_Source\PSoC5/ShiftReg_2.c ****     * Return:
 322:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *  Indicates: successful execution of function
 323:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *  when FIFO is empty; and error when FIFO is full.
 324:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *
 325:.\Generated_Source\PSoC5/ShiftReg_2.c ****     * Reentrant:
 326:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *  No.
 327:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *
 328:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *******************************************************************************/
 329:.\Generated_Source\PSoC5/ShiftReg_2.c ****     cystatus ShiftReg_2_WriteData(uint16 shiftData)
 330:.\Generated_Source\PSoC5/ShiftReg_2.c ****                                                                          
 331:.\Generated_Source\PSoC5/ShiftReg_2.c ****     {
 332:.\Generated_Source\PSoC5/ShiftReg_2.c ****         cystatus result;
 333:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 334:.\Generated_Source\PSoC5/ShiftReg_2.c ****         result = CYRET_INVALID_STATE;
 335:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 336:.\Generated_Source\PSoC5/ShiftReg_2.c ****         /* Writes data into the input FIFO if it is not FULL */
 337:.\Generated_Source\PSoC5/ShiftReg_2.c ****         if(ShiftReg_2_RET_FIFO_FULL != (ShiftReg_2_GetFIFOStatus(ShiftReg_2_IN_FIFO)))
 338:.\Generated_Source\PSoC5/ShiftReg_2.c ****         {
 339:.\Generated_Source\PSoC5/ShiftReg_2.c ****             CY_SET_REG16(ShiftReg_2_IN_FIFO_VAL_LSB_PTR, shiftData);
 340:.\Generated_Source\PSoC5/ShiftReg_2.c ****             result = CYRET_SUCCESS;
 341:.\Generated_Source\PSoC5/ShiftReg_2.c ****         }
 342:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 343:.\Generated_Source\PSoC5/ShiftReg_2.c ****         return(result);
 344:.\Generated_Source\PSoC5/ShiftReg_2.c ****     }
 345:.\Generated_Source\PSoC5/ShiftReg_2.c **** #endif /* (0u != ShiftReg_2_USE_INPUT_FIFO) */
 346:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 347:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 348:.\Generated_Source\PSoC5/ShiftReg_2.c **** #if(0u != ShiftReg_2_USE_OUTPUT_FIFO)
 349:.\Generated_Source\PSoC5/ShiftReg_2.c ****     /*******************************************************************************
 350:.\Generated_Source\PSoC5/ShiftReg_2.c ****     * Function Name: ShiftReg_2_ReadData
 351:.\Generated_Source\PSoC5/ShiftReg_2.c ****     ********************************************************************************
 352:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *
 353:.\Generated_Source\PSoC5/ShiftReg_2.c ****     * Summary:
 354:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *  Returns state in FIFO due to Store input.
 355:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *
 356:.\Generated_Source\PSoC5/ShiftReg_2.c ****     * Parameters:
 357:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *  None.
 358:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *
 359:.\Generated_Source\PSoC5/ShiftReg_2.c ****     * Return:
 360:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *  Shift Register state
 361:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *
 362:.\Generated_Source\PSoC5/ShiftReg_2.c ****     * Reentrant:
 363:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *  No.
 364:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *
 365:.\Generated_Source\PSoC5/ShiftReg_2.c ****     *******************************************************************************/
 366:.\Generated_Source\PSoC5/ShiftReg_2.c ****     uint16 ShiftReg_2_ReadData(void) 
 367:.\Generated_Source\PSoC5/ShiftReg_2.c ****     {
 368:.\Generated_Source\PSoC5/ShiftReg_2.c ****         return(CY_GET_REG16(ShiftReg_2_OUT_FIFO_VAL_LSB_PTR));
 369:.\Generated_Source\PSoC5/ShiftReg_2.c ****     }
 370:.\Generated_Source\PSoC5/ShiftReg_2.c **** #endif /* (0u != ShiftReg_2_USE_OUTPUT_FIFO) */
 371:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 372:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 373:.\Generated_Source\PSoC5/ShiftReg_2.c **** /*******************************************************************************
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 16


 374:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Function Name: ShiftReg_2_ReadRegValue
 375:.\Generated_Source\PSoC5/ShiftReg_2.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 377:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Summary:
 378:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Directly returns current state in shift register, not data in FIFO due
 379:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  to Store input.
 380:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 381:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Parameters:
 382:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  None.
 383:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 384:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Return:
 385:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  Shift Register state. Clears output FIFO.
 386:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 387:.\Generated_Source\PSoC5/ShiftReg_2.c **** * Reentrant:
 388:.\Generated_Source\PSoC5/ShiftReg_2.c **** *  No.
 389:.\Generated_Source\PSoC5/ShiftReg_2.c **** *
 390:.\Generated_Source\PSoC5/ShiftReg_2.c **** *******************************************************************************/
 391:.\Generated_Source\PSoC5/ShiftReg_2.c **** uint16 ShiftReg_2_ReadRegValue(void) 
 392:.\Generated_Source\PSoC5/ShiftReg_2.c **** {
 483              		.loc 1 392 0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 8
 486              		@ frame_needed = 1, uses_anonymous_args = 0
 487 0000 80B5     		push	{r7, lr}
 488              	.LCFI25:
 489              		.cfi_def_cfa_offset 8
 490              		.cfi_offset 7, -8
 491              		.cfi_offset 14, -4
 492 0002 82B0     		sub	sp, sp, #8
 493              	.LCFI26:
 494              		.cfi_def_cfa_offset 16
 495 0004 00AF     		add	r7, sp, #0
 496              	.LCFI27:
 497              		.cfi_def_cfa_register 7
 393:.\Generated_Source\PSoC5/ShiftReg_2.c ****     uint16 result;
 394:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 395:.\Generated_Source\PSoC5/ShiftReg_2.c ****     /* Clear FIFO before software capture */
 396:.\Generated_Source\PSoC5/ShiftReg_2.c ****     while(ShiftReg_2_RET_FIFO_EMPTY != ShiftReg_2_GetFIFOStatus(ShiftReg_2_OUT_FIFO))
 498              		.loc 1 396 0
 499 0006 04E0     		b	.L21
 500              	.L22:
 397:.\Generated_Source\PSoC5/ShiftReg_2.c ****     {
 398:.\Generated_Source\PSoC5/ShiftReg_2.c ****         (void) CY_GET_REG16(ShiftReg_2_OUT_FIFO_VAL_LSB_PTR);
 501              		.loc 1 398 0
 502 0008 46F25653 		movw	r3, #25942
 503 000c C4F20003 		movt	r3, 16384
 504 0010 1B88     		ldrh	r3, [r3, #0]	@ movhi
 505              	.L21:
 396:.\Generated_Source\PSoC5/ShiftReg_2.c ****     while(ShiftReg_2_RET_FIFO_EMPTY != ShiftReg_2_GetFIFOStatus(ShiftReg_2_OUT_FIFO))
 506              		.loc 1 396 0 discriminator 1
 507 0012 4FF00200 		mov	r0, #2
 508 0016 FFF7FEFF 		bl	ShiftReg_2_GetFIFOStatus
 509 001a 0346     		mov	r3, r0
 510 001c 022B     		cmp	r3, #2
 511 001e F3D1     		bne	.L22
 399:.\Generated_Source\PSoC5/ShiftReg_2.c ****     }
 400:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 17


 401:.\Generated_Source\PSoC5/ShiftReg_2.c ****     /* Read of 8 bits from A1 causes capture to output FIFO */
 402:.\Generated_Source\PSoC5/ShiftReg_2.c ****     (void) CY_GET_REG8(ShiftReg_2_SHIFT_REG_CAPTURE_PTR);
 512              		.loc 1 402 0
 513 0020 46F21653 		movw	r3, #25878
 514 0024 C4F20003 		movt	r3, 16384
 515 0028 1B78     		ldrb	r3, [r3, #0]
 403:.\Generated_Source\PSoC5/ShiftReg_2.c **** 
 404:.\Generated_Source\PSoC5/ShiftReg_2.c ****     /* Read output FIFO */
 405:.\Generated_Source\PSoC5/ShiftReg_2.c ****     result  = CY_GET_REG16(ShiftReg_2_OUT_FIFO_VAL_LSB_PTR);
 516              		.loc 1 405 0
 517 002a 46F25653 		movw	r3, #25942
 518 002e C4F20003 		movt	r3, 16384
 519 0032 1B88     		ldrh	r3, [r3, #0]	@ movhi
 520 0034 FB80     		strh	r3, [r7, #6]	@ movhi
 406:.\Generated_Source\PSoC5/ShiftReg_2.c ****     
 407:.\Generated_Source\PSoC5/ShiftReg_2.c ****     #if(0u != (ShiftReg_2_SR_SIZE % 8u))
 408:.\Generated_Source\PSoC5/ShiftReg_2.c ****         result &= ((uint16) ShiftReg_2_SR_MASK);
 521              		.loc 1 408 0
 522 0036 FB88     		ldrh	r3, [r7, #6]	@ movhi
 523 0038 4FEA4343 		lsl	r3, r3, #17
 524 003c 4FEA5343 		lsr	r3, r3, #17
 525 0040 FB80     		strh	r3, [r7, #6]	@ movhi
 409:.\Generated_Source\PSoC5/ShiftReg_2.c ****     #endif /* (0u != (ShiftReg_2_SR_SIZE % 8u)) */
 410:.\Generated_Source\PSoC5/ShiftReg_2.c ****     
 411:.\Generated_Source\PSoC5/ShiftReg_2.c ****     return(result);
 526              		.loc 1 411 0
 527 0042 FB88     		ldrh	r3, [r7, #6]
 412:.\Generated_Source\PSoC5/ShiftReg_2.c **** }
 528              		.loc 1 412 0
 529 0044 1846     		mov	r0, r3
 530 0046 07F10807 		add	r7, r7, #8
 531 004a BD46     		mov	sp, r7
 532 004c 80BD     		pop	{r7, pc}
 533              		.cfi_endproc
 534              	.LFE10:
 535              		.size	ShiftReg_2_ReadRegValue, .-ShiftReg_2_ReadRegValue
 536 004e 00BF     		.text
 537              	.Letext0:
 538              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 539              		.section	.debug_info,"",%progbits
 540              	.Ldebug_info0:
 541 0000 55020000 		.4byte	0x255
 542 0004 0200     		.2byte	0x2
 543 0006 00000000 		.4byte	.Ldebug_abbrev0
 544 000a 04       		.byte	0x4
 545 000b 01       		.uleb128 0x1
 546 000c AE010000 		.4byte	.LASF32
 547 0010 01       		.byte	0x1
 548 0011 3D020000 		.4byte	.LASF33
 549 0015 06000000 		.4byte	.LASF34
 550 0019 00000000 		.4byte	.Ldebug_ranges0+0
 551 001d 00000000 		.4byte	0
 552 0021 00000000 		.4byte	0
 553 0025 00000000 		.4byte	.Ldebug_line0
 554 0029 02       		.uleb128 0x2
 555 002a 01       		.byte	0x1
 556 002b 06       		.byte	0x6
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 18


 557 002c 31020000 		.4byte	.LASF0
 558 0030 02       		.uleb128 0x2
 559 0031 01       		.byte	0x1
 560 0032 08       		.byte	0x8
 561 0033 66000000 		.4byte	.LASF1
 562 0037 02       		.uleb128 0x2
 563 0038 02       		.byte	0x2
 564 0039 05       		.byte	0x5
 565 003a A4010000 		.4byte	.LASF2
 566 003e 02       		.uleb128 0x2
 567 003f 02       		.byte	0x2
 568 0040 07       		.byte	0x7
 569 0041 3D000000 		.4byte	.LASF3
 570 0045 02       		.uleb128 0x2
 571 0046 04       		.byte	0x4
 572 0047 05       		.byte	0x5
 573 0048 F7010000 		.4byte	.LASF4
 574 004c 02       		.uleb128 0x2
 575 004d 04       		.byte	0x4
 576 004e 07       		.byte	0x7
 577 004f 88000000 		.4byte	.LASF5
 578 0053 02       		.uleb128 0x2
 579 0054 08       		.byte	0x8
 580 0055 05       		.byte	0x5
 581 0056 78010000 		.4byte	.LASF6
 582 005a 02       		.uleb128 0x2
 583 005b 08       		.byte	0x8
 584 005c 07       		.byte	0x7
 585 005d 16010000 		.4byte	.LASF7
 586 0061 03       		.uleb128 0x3
 587 0062 04       		.byte	0x4
 588 0063 05       		.byte	0x5
 589 0064 696E7400 		.ascii	"int\000"
 590 0068 02       		.uleb128 0x2
 591 0069 04       		.byte	0x4
 592 006a 07       		.byte	0x7
 593 006b 09010000 		.4byte	.LASF8
 594 006f 04       		.uleb128 0x4
 595 0070 9A000000 		.4byte	.LASF9
 596 0074 02       		.byte	0x2
 597 0075 5B       		.byte	0x5b
 598 0076 30000000 		.4byte	0x30
 599 007a 04       		.uleb128 0x4
 600 007b E5000000 		.4byte	.LASF10
 601 007f 02       		.byte	0x2
 602 0080 5C       		.byte	0x5c
 603 0081 3E000000 		.4byte	0x3e
 604 0085 02       		.uleb128 0x2
 605 0086 04       		.byte	0x4
 606 0087 04       		.byte	0x4
 607 0088 60000000 		.4byte	.LASF11
 608 008c 02       		.uleb128 0x2
 609 008d 08       		.byte	0x8
 610 008e 04       		.byte	0x4
 611 008f BD000000 		.4byte	.LASF12
 612 0093 02       		.uleb128 0x2
 613 0094 01       		.byte	0x1
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 19


 614 0095 08       		.byte	0x8
 615 0096 86010000 		.4byte	.LASF13
 616 009a 04       		.uleb128 0x4
 617 009b 74000000 		.4byte	.LASF14
 618 009f 02       		.byte	0x2
 619 00a0 F0       		.byte	0xf0
 620 00a1 A5000000 		.4byte	0xa5
 621 00a5 05       		.uleb128 0x5
 622 00a6 6F000000 		.4byte	0x6f
 623 00aa 04       		.uleb128 0x4
 624 00ab 00000000 		.4byte	.LASF15
 625 00af 02       		.byte	0x2
 626 00b0 F1       		.byte	0xf1
 627 00b1 B5000000 		.4byte	0xb5
 628 00b5 05       		.uleb128 0x5
 629 00b6 7A000000 		.4byte	0x7a
 630 00ba 02       		.uleb128 0x2
 631 00bb 04       		.byte	0x4
 632 00bc 07       		.byte	0x7
 633 00bd 6F010000 		.4byte	.LASF16
 634 00c1 06       		.uleb128 0x6
 635 00c2 01       		.byte	0x1
 636 00c3 C4000000 		.4byte	.LASF17
 637 00c7 01       		.byte	0x1
 638 00c8 2B       		.byte	0x2b
 639 00c9 01       		.byte	0x1
 640 00ca 00000000 		.4byte	.LFB0
 641 00ce 2A000000 		.4byte	.LFE0
 642 00d2 00000000 		.4byte	.LLST0
 643 00d6 01       		.byte	0x1
 644 00d7 06       		.uleb128 0x6
 645 00d8 01       		.byte	0x1
 646 00d9 7B020000 		.4byte	.LASF18
 647 00dd 01       		.byte	0x1
 648 00de 45       		.byte	0x45
 649 00df 01       		.byte	0x1
 650 00e0 00000000 		.4byte	.LFB1
 651 00e4 26000000 		.4byte	.LFE1
 652 00e8 2C000000 		.4byte	.LLST1
 653 00ec 01       		.byte	0x1
 654 00ed 06       		.uleb128 0x6
 655 00ee 01       		.byte	0x1
 656 00ef 42010000 		.4byte	.LASF19
 657 00f3 01       		.byte	0x1
 658 00f4 5D       		.byte	0x5d
 659 00f5 01       		.byte	0x1
 660 00f6 00000000 		.4byte	.LFB2
 661 00fa 0E000000 		.4byte	.LFE2
 662 00fe 58000000 		.4byte	.LLST2
 663 0102 01       		.byte	0x1
 664 0103 06       		.uleb128 0x6
 665 0104 01       		.byte	0x1
 666 0105 50000000 		.4byte	.LASF20
 667 0109 01       		.byte	0x1
 668 010a 71       		.byte	0x71
 669 010b 01       		.byte	0x1
 670 010c 00000000 		.4byte	.LFB3
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 20


 671 0110 26000000 		.4byte	.LFE3
 672 0114 84000000 		.4byte	.LLST3
 673 0118 01       		.byte	0x1
 674 0119 07       		.uleb128 0x7
 675 011a 01       		.byte	0x1
 676 011b 2D010000 		.4byte	.LASF21
 677 011f 01       		.byte	0x1
 678 0120 87       		.byte	0x87
 679 0121 01       		.byte	0x1
 680 0122 00000000 		.4byte	.LFB4
 681 0126 3A000000 		.4byte	.LFE4
 682 012a B0000000 		.4byte	.LLST4
 683 012e 01       		.byte	0x1
 684 012f 42010000 		.4byte	0x142
 685 0133 08       		.uleb128 0x8
 686 0134 79000000 		.4byte	.LASF23
 687 0138 01       		.byte	0x1
 688 0139 89       		.byte	0x89
 689 013a 6F000000 		.4byte	0x6f
 690 013e 02       		.byte	0x2
 691 013f 91       		.byte	0x91
 692 0140 77       		.sleb128 -9
 693 0141 00       		.byte	0
 694 0142 07       		.uleb128 0x7
 695 0143 01       		.byte	0x1
 696 0144 59010000 		.4byte	.LASF22
 697 0148 01       		.byte	0x1
 698 0149 9F       		.byte	0x9f
 699 014a 01       		.byte	0x1
 700 014b 00000000 		.4byte	.LFB5
 701 014f 3A000000 		.4byte	.LFE5
 702 0153 E8000000 		.4byte	.LLST5
 703 0157 01       		.byte	0x1
 704 0158 6B010000 		.4byte	0x16b
 705 015c 08       		.uleb128 0x8
 706 015d 79000000 		.4byte	.LASF23
 707 0161 01       		.byte	0x1
 708 0162 A1       		.byte	0xa1
 709 0163 6F000000 		.4byte	0x6f
 710 0167 02       		.byte	0x2
 711 0168 91       		.byte	0x91
 712 0169 77       		.sleb128 -9
 713 016a 00       		.byte	0
 714 016b 09       		.uleb128 0x9
 715 016c 01       		.byte	0x1
 716 016d 8B010000 		.4byte	.LASF30
 717 0171 01       		.byte	0x1
 718 0172 B7       		.byte	0xb7
 719 0173 01       		.byte	0x1
 720 0174 6F000000 		.4byte	0x6f
 721 0178 00000000 		.4byte	.LFB6
 722 017c 66000000 		.4byte	.LFE6
 723 0180 20010000 		.4byte	.LLST6
 724 0184 01       		.byte	0x1
 725 0185 A6010000 		.4byte	0x1a6
 726 0189 0A       		.uleb128 0xa
 727 018a A0000000 		.4byte	.LASF26
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 21


 728 018e 01       		.byte	0x1
 729 018f B7       		.byte	0xb7
 730 0190 6F000000 		.4byte	0x6f
 731 0194 02       		.byte	0x2
 732 0195 91       		.byte	0x91
 733 0196 6F       		.sleb128 -17
 734 0197 08       		.uleb128 0x8
 735 0198 52010000 		.4byte	.LASF24
 736 019c 01       		.byte	0x1
 737 019d B9       		.byte	0xb9
 738 019e 6F000000 		.4byte	0x6f
 739 01a2 02       		.byte	0x2
 740 01a3 91       		.byte	0x91
 741 01a4 77       		.sleb128 -9
 742 01a5 00       		.byte	0
 743 01a6 0B       		.uleb128 0xb
 744 01a7 01       		.byte	0x1
 745 01a8 A7000000 		.4byte	.LASF25
 746 01ac 01       		.byte	0x1
 747 01ad 0501     		.2byte	0x105
 748 01af 01       		.byte	0x1
 749 01b0 00000000 		.4byte	.LFB7
 750 01b4 52000000 		.4byte	.LFE7
 751 01b8 58010000 		.4byte	.LLST7
 752 01bc 01       		.byte	0x1
 753 01bd D1010000 		.4byte	0x1d1
 754 01c1 0C       		.uleb128 0xc
 755 01c2 D5000000 		.4byte	.LASF27
 756 01c6 01       		.byte	0x1
 757 01c7 0501     		.2byte	0x105
 758 01c9 6F000000 		.4byte	0x6f
 759 01cd 02       		.byte	0x2
 760 01ce 91       		.byte	0x91
 761 01cf 77       		.sleb128 -9
 762 01d0 00       		.byte	0
 763 01d1 0D       		.uleb128 0xd
 764 01d2 01       		.byte	0x1
 765 01d3 00020000 		.4byte	.LASF35
 766 01d7 01       		.byte	0x1
 767 01d8 1A01     		.2byte	0x11a
 768 01da 01       		.byte	0x1
 769 01db 6F000000 		.4byte	0x6f
 770 01df 00000000 		.4byte	.LFB8
 771 01e3 1E000000 		.4byte	.LFE8
 772 01e7 90010000 		.4byte	.LLST8
 773 01eb 01       		.byte	0x1
 774 01ec 0B       		.uleb128 0xb
 775 01ed 01       		.byte	0x1
 776 01ee 18020000 		.4byte	.LASF28
 777 01f2 01       		.byte	0x1
 778 01f3 2E01     		.2byte	0x12e
 779 01f5 01       		.byte	0x1
 780 01f6 00000000 		.4byte	.LFB9
 781 01fa 20000000 		.4byte	.LFE9
 782 01fe BC010000 		.4byte	.LLST9
 783 0202 01       		.byte	0x1
 784 0203 17020000 		.4byte	0x217
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 22


 785 0207 0C       		.uleb128 0xc
 786 0208 FF000000 		.4byte	.LASF29
 787 020c 01       		.byte	0x1
 788 020d 2E01     		.2byte	0x12e
 789 020f 7A000000 		.4byte	0x7a
 790 0213 02       		.byte	0x2
 791 0214 91       		.byte	0x91
 792 0215 76       		.sleb128 -10
 793 0216 00       		.byte	0
 794 0217 0E       		.uleb128 0xe
 795 0218 01       		.byte	0x1
 796 0219 63020000 		.4byte	.LASF31
 797 021d 01       		.byte	0x1
 798 021e 8701     		.2byte	0x187
 799 0220 01       		.byte	0x1
 800 0221 7A000000 		.4byte	0x7a
 801 0225 00000000 		.4byte	.LFB10
 802 0229 4E000000 		.4byte	.LFE10
 803 022d F4010000 		.4byte	.LLST10
 804 0231 01       		.byte	0x1
 805 0232 46020000 		.4byte	0x246
 806 0236 0F       		.uleb128 0xf
 807 0237 52010000 		.4byte	.LASF24
 808 023b 01       		.byte	0x1
 809 023c 8901     		.2byte	0x189
 810 023e 7A000000 		.4byte	0x7a
 811 0242 02       		.byte	0x2
 812 0243 91       		.byte	0x91
 813 0244 76       		.sleb128 -10
 814 0245 00       		.byte	0
 815 0246 10       		.uleb128 0x10
 816 0247 EC000000 		.4byte	.LASF36
 817 024b 01       		.byte	0x1
 818 024c 13       		.byte	0x13
 819 024d 6F000000 		.4byte	0x6f
 820 0251 01       		.byte	0x1
 821 0252 05       		.byte	0x5
 822 0253 03       		.byte	0x3
 823 0254 00000000 		.4byte	ShiftReg_2_initVar
 824 0258 00       		.byte	0
 825              		.section	.debug_abbrev,"",%progbits
 826              	.Ldebug_abbrev0:
 827 0000 01       		.uleb128 0x1
 828 0001 11       		.uleb128 0x11
 829 0002 01       		.byte	0x1
 830 0003 25       		.uleb128 0x25
 831 0004 0E       		.uleb128 0xe
 832 0005 13       		.uleb128 0x13
 833 0006 0B       		.uleb128 0xb
 834 0007 03       		.uleb128 0x3
 835 0008 0E       		.uleb128 0xe
 836 0009 1B       		.uleb128 0x1b
 837 000a 0E       		.uleb128 0xe
 838 000b 55       		.uleb128 0x55
 839 000c 06       		.uleb128 0x6
 840 000d 11       		.uleb128 0x11
 841 000e 01       		.uleb128 0x1
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 23


 842 000f 52       		.uleb128 0x52
 843 0010 01       		.uleb128 0x1
 844 0011 10       		.uleb128 0x10
 845 0012 06       		.uleb128 0x6
 846 0013 00       		.byte	0
 847 0014 00       		.byte	0
 848 0015 02       		.uleb128 0x2
 849 0016 24       		.uleb128 0x24
 850 0017 00       		.byte	0
 851 0018 0B       		.uleb128 0xb
 852 0019 0B       		.uleb128 0xb
 853 001a 3E       		.uleb128 0x3e
 854 001b 0B       		.uleb128 0xb
 855 001c 03       		.uleb128 0x3
 856 001d 0E       		.uleb128 0xe
 857 001e 00       		.byte	0
 858 001f 00       		.byte	0
 859 0020 03       		.uleb128 0x3
 860 0021 24       		.uleb128 0x24
 861 0022 00       		.byte	0
 862 0023 0B       		.uleb128 0xb
 863 0024 0B       		.uleb128 0xb
 864 0025 3E       		.uleb128 0x3e
 865 0026 0B       		.uleb128 0xb
 866 0027 03       		.uleb128 0x3
 867 0028 08       		.uleb128 0x8
 868 0029 00       		.byte	0
 869 002a 00       		.byte	0
 870 002b 04       		.uleb128 0x4
 871 002c 16       		.uleb128 0x16
 872 002d 00       		.byte	0
 873 002e 03       		.uleb128 0x3
 874 002f 0E       		.uleb128 0xe
 875 0030 3A       		.uleb128 0x3a
 876 0031 0B       		.uleb128 0xb
 877 0032 3B       		.uleb128 0x3b
 878 0033 0B       		.uleb128 0xb
 879 0034 49       		.uleb128 0x49
 880 0035 13       		.uleb128 0x13
 881 0036 00       		.byte	0
 882 0037 00       		.byte	0
 883 0038 05       		.uleb128 0x5
 884 0039 35       		.uleb128 0x35
 885 003a 00       		.byte	0
 886 003b 49       		.uleb128 0x49
 887 003c 13       		.uleb128 0x13
 888 003d 00       		.byte	0
 889 003e 00       		.byte	0
 890 003f 06       		.uleb128 0x6
 891 0040 2E       		.uleb128 0x2e
 892 0041 00       		.byte	0
 893 0042 3F       		.uleb128 0x3f
 894 0043 0C       		.uleb128 0xc
 895 0044 03       		.uleb128 0x3
 896 0045 0E       		.uleb128 0xe
 897 0046 3A       		.uleb128 0x3a
 898 0047 0B       		.uleb128 0xb
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 24


 899 0048 3B       		.uleb128 0x3b
 900 0049 0B       		.uleb128 0xb
 901 004a 27       		.uleb128 0x27
 902 004b 0C       		.uleb128 0xc
 903 004c 11       		.uleb128 0x11
 904 004d 01       		.uleb128 0x1
 905 004e 12       		.uleb128 0x12
 906 004f 01       		.uleb128 0x1
 907 0050 40       		.uleb128 0x40
 908 0051 06       		.uleb128 0x6
 909 0052 9642     		.uleb128 0x2116
 910 0054 0C       		.uleb128 0xc
 911 0055 00       		.byte	0
 912 0056 00       		.byte	0
 913 0057 07       		.uleb128 0x7
 914 0058 2E       		.uleb128 0x2e
 915 0059 01       		.byte	0x1
 916 005a 3F       		.uleb128 0x3f
 917 005b 0C       		.uleb128 0xc
 918 005c 03       		.uleb128 0x3
 919 005d 0E       		.uleb128 0xe
 920 005e 3A       		.uleb128 0x3a
 921 005f 0B       		.uleb128 0xb
 922 0060 3B       		.uleb128 0x3b
 923 0061 0B       		.uleb128 0xb
 924 0062 27       		.uleb128 0x27
 925 0063 0C       		.uleb128 0xc
 926 0064 11       		.uleb128 0x11
 927 0065 01       		.uleb128 0x1
 928 0066 12       		.uleb128 0x12
 929 0067 01       		.uleb128 0x1
 930 0068 40       		.uleb128 0x40
 931 0069 06       		.uleb128 0x6
 932 006a 9642     		.uleb128 0x2116
 933 006c 0C       		.uleb128 0xc
 934 006d 01       		.uleb128 0x1
 935 006e 13       		.uleb128 0x13
 936 006f 00       		.byte	0
 937 0070 00       		.byte	0
 938 0071 08       		.uleb128 0x8
 939 0072 34       		.uleb128 0x34
 940 0073 00       		.byte	0
 941 0074 03       		.uleb128 0x3
 942 0075 0E       		.uleb128 0xe
 943 0076 3A       		.uleb128 0x3a
 944 0077 0B       		.uleb128 0xb
 945 0078 3B       		.uleb128 0x3b
 946 0079 0B       		.uleb128 0xb
 947 007a 49       		.uleb128 0x49
 948 007b 13       		.uleb128 0x13
 949 007c 02       		.uleb128 0x2
 950 007d 0A       		.uleb128 0xa
 951 007e 00       		.byte	0
 952 007f 00       		.byte	0
 953 0080 09       		.uleb128 0x9
 954 0081 2E       		.uleb128 0x2e
 955 0082 01       		.byte	0x1
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 25


 956 0083 3F       		.uleb128 0x3f
 957 0084 0C       		.uleb128 0xc
 958 0085 03       		.uleb128 0x3
 959 0086 0E       		.uleb128 0xe
 960 0087 3A       		.uleb128 0x3a
 961 0088 0B       		.uleb128 0xb
 962 0089 3B       		.uleb128 0x3b
 963 008a 0B       		.uleb128 0xb
 964 008b 27       		.uleb128 0x27
 965 008c 0C       		.uleb128 0xc
 966 008d 49       		.uleb128 0x49
 967 008e 13       		.uleb128 0x13
 968 008f 11       		.uleb128 0x11
 969 0090 01       		.uleb128 0x1
 970 0091 12       		.uleb128 0x12
 971 0092 01       		.uleb128 0x1
 972 0093 40       		.uleb128 0x40
 973 0094 06       		.uleb128 0x6
 974 0095 9742     		.uleb128 0x2117
 975 0097 0C       		.uleb128 0xc
 976 0098 01       		.uleb128 0x1
 977 0099 13       		.uleb128 0x13
 978 009a 00       		.byte	0
 979 009b 00       		.byte	0
 980 009c 0A       		.uleb128 0xa
 981 009d 05       		.uleb128 0x5
 982 009e 00       		.byte	0
 983 009f 03       		.uleb128 0x3
 984 00a0 0E       		.uleb128 0xe
 985 00a1 3A       		.uleb128 0x3a
 986 00a2 0B       		.uleb128 0xb
 987 00a3 3B       		.uleb128 0x3b
 988 00a4 0B       		.uleb128 0xb
 989 00a5 49       		.uleb128 0x49
 990 00a6 13       		.uleb128 0x13
 991 00a7 02       		.uleb128 0x2
 992 00a8 0A       		.uleb128 0xa
 993 00a9 00       		.byte	0
 994 00aa 00       		.byte	0
 995 00ab 0B       		.uleb128 0xb
 996 00ac 2E       		.uleb128 0x2e
 997 00ad 01       		.byte	0x1
 998 00ae 3F       		.uleb128 0x3f
 999 00af 0C       		.uleb128 0xc
 1000 00b0 03       		.uleb128 0x3
 1001 00b1 0E       		.uleb128 0xe
 1002 00b2 3A       		.uleb128 0x3a
 1003 00b3 0B       		.uleb128 0xb
 1004 00b4 3B       		.uleb128 0x3b
 1005 00b5 05       		.uleb128 0x5
 1006 00b6 27       		.uleb128 0x27
 1007 00b7 0C       		.uleb128 0xc
 1008 00b8 11       		.uleb128 0x11
 1009 00b9 01       		.uleb128 0x1
 1010 00ba 12       		.uleb128 0x12
 1011 00bb 01       		.uleb128 0x1
 1012 00bc 40       		.uleb128 0x40
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 26


 1013 00bd 06       		.uleb128 0x6
 1014 00be 9742     		.uleb128 0x2117
 1015 00c0 0C       		.uleb128 0xc
 1016 00c1 01       		.uleb128 0x1
 1017 00c2 13       		.uleb128 0x13
 1018 00c3 00       		.byte	0
 1019 00c4 00       		.byte	0
 1020 00c5 0C       		.uleb128 0xc
 1021 00c6 05       		.uleb128 0x5
 1022 00c7 00       		.byte	0
 1023 00c8 03       		.uleb128 0x3
 1024 00c9 0E       		.uleb128 0xe
 1025 00ca 3A       		.uleb128 0x3a
 1026 00cb 0B       		.uleb128 0xb
 1027 00cc 3B       		.uleb128 0x3b
 1028 00cd 05       		.uleb128 0x5
 1029 00ce 49       		.uleb128 0x49
 1030 00cf 13       		.uleb128 0x13
 1031 00d0 02       		.uleb128 0x2
 1032 00d1 0A       		.uleb128 0xa
 1033 00d2 00       		.byte	0
 1034 00d3 00       		.byte	0
 1035 00d4 0D       		.uleb128 0xd
 1036 00d5 2E       		.uleb128 0x2e
 1037 00d6 00       		.byte	0
 1038 00d7 3F       		.uleb128 0x3f
 1039 00d8 0C       		.uleb128 0xc
 1040 00d9 03       		.uleb128 0x3
 1041 00da 0E       		.uleb128 0xe
 1042 00db 3A       		.uleb128 0x3a
 1043 00dc 0B       		.uleb128 0xb
 1044 00dd 3B       		.uleb128 0x3b
 1045 00de 05       		.uleb128 0x5
 1046 00df 27       		.uleb128 0x27
 1047 00e0 0C       		.uleb128 0xc
 1048 00e1 49       		.uleb128 0x49
 1049 00e2 13       		.uleb128 0x13
 1050 00e3 11       		.uleb128 0x11
 1051 00e4 01       		.uleb128 0x1
 1052 00e5 12       		.uleb128 0x12
 1053 00e6 01       		.uleb128 0x1
 1054 00e7 40       		.uleb128 0x40
 1055 00e8 06       		.uleb128 0x6
 1056 00e9 9742     		.uleb128 0x2117
 1057 00eb 0C       		.uleb128 0xc
 1058 00ec 00       		.byte	0
 1059 00ed 00       		.byte	0
 1060 00ee 0E       		.uleb128 0xe
 1061 00ef 2E       		.uleb128 0x2e
 1062 00f0 01       		.byte	0x1
 1063 00f1 3F       		.uleb128 0x3f
 1064 00f2 0C       		.uleb128 0xc
 1065 00f3 03       		.uleb128 0x3
 1066 00f4 0E       		.uleb128 0xe
 1067 00f5 3A       		.uleb128 0x3a
 1068 00f6 0B       		.uleb128 0xb
 1069 00f7 3B       		.uleb128 0x3b
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 27


 1070 00f8 05       		.uleb128 0x5
 1071 00f9 27       		.uleb128 0x27
 1072 00fa 0C       		.uleb128 0xc
 1073 00fb 49       		.uleb128 0x49
 1074 00fc 13       		.uleb128 0x13
 1075 00fd 11       		.uleb128 0x11
 1076 00fe 01       		.uleb128 0x1
 1077 00ff 12       		.uleb128 0x12
 1078 0100 01       		.uleb128 0x1
 1079 0101 40       		.uleb128 0x40
 1080 0102 06       		.uleb128 0x6
 1081 0103 9642     		.uleb128 0x2116
 1082 0105 0C       		.uleb128 0xc
 1083 0106 01       		.uleb128 0x1
 1084 0107 13       		.uleb128 0x13
 1085 0108 00       		.byte	0
 1086 0109 00       		.byte	0
 1087 010a 0F       		.uleb128 0xf
 1088 010b 34       		.uleb128 0x34
 1089 010c 00       		.byte	0
 1090 010d 03       		.uleb128 0x3
 1091 010e 0E       		.uleb128 0xe
 1092 010f 3A       		.uleb128 0x3a
 1093 0110 0B       		.uleb128 0xb
 1094 0111 3B       		.uleb128 0x3b
 1095 0112 05       		.uleb128 0x5
 1096 0113 49       		.uleb128 0x49
 1097 0114 13       		.uleb128 0x13
 1098 0115 02       		.uleb128 0x2
 1099 0116 0A       		.uleb128 0xa
 1100 0117 00       		.byte	0
 1101 0118 00       		.byte	0
 1102 0119 10       		.uleb128 0x10
 1103 011a 34       		.uleb128 0x34
 1104 011b 00       		.byte	0
 1105 011c 03       		.uleb128 0x3
 1106 011d 0E       		.uleb128 0xe
 1107 011e 3A       		.uleb128 0x3a
 1108 011f 0B       		.uleb128 0xb
 1109 0120 3B       		.uleb128 0x3b
 1110 0121 0B       		.uleb128 0xb
 1111 0122 49       		.uleb128 0x49
 1112 0123 13       		.uleb128 0x13
 1113 0124 3F       		.uleb128 0x3f
 1114 0125 0C       		.uleb128 0xc
 1115 0126 02       		.uleb128 0x2
 1116 0127 0A       		.uleb128 0xa
 1117 0128 00       		.byte	0
 1118 0129 00       		.byte	0
 1119 012a 00       		.byte	0
 1120              		.section	.debug_loc,"",%progbits
 1121              	.Ldebug_loc0:
 1122              	.LLST0:
 1123 0000 00000000 		.4byte	.LFB0
 1124 0004 02000000 		.4byte	.LCFI0
 1125 0008 0200     		.2byte	0x2
 1126 000a 7D       		.byte	0x7d
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 28


 1127 000b 00       		.sleb128 0
 1128 000c 02000000 		.4byte	.LCFI0
 1129 0010 04000000 		.4byte	.LCFI1
 1130 0014 0200     		.2byte	0x2
 1131 0016 7D       		.byte	0x7d
 1132 0017 08       		.sleb128 8
 1133 0018 04000000 		.4byte	.LCFI1
 1134 001c 2A000000 		.4byte	.LFE0
 1135 0020 0200     		.2byte	0x2
 1136 0022 77       		.byte	0x77
 1137 0023 08       		.sleb128 8
 1138 0024 00000000 		.4byte	0
 1139 0028 00000000 		.4byte	0
 1140              	.LLST1:
 1141 002c 00000000 		.4byte	.LFB1
 1142 0030 02000000 		.4byte	.LCFI2
 1143 0034 0200     		.2byte	0x2
 1144 0036 7D       		.byte	0x7d
 1145 0037 00       		.sleb128 0
 1146 0038 02000000 		.4byte	.LCFI2
 1147 003c 04000000 		.4byte	.LCFI3
 1148 0040 0200     		.2byte	0x2
 1149 0042 7D       		.byte	0x7d
 1150 0043 08       		.sleb128 8
 1151 0044 04000000 		.4byte	.LCFI3
 1152 0048 26000000 		.4byte	.LFE1
 1153 004c 0200     		.2byte	0x2
 1154 004e 77       		.byte	0x77
 1155 004f 08       		.sleb128 8
 1156 0050 00000000 		.4byte	0
 1157 0054 00000000 		.4byte	0
 1158              	.LLST2:
 1159 0058 00000000 		.4byte	.LFB2
 1160 005c 02000000 		.4byte	.LCFI4
 1161 0060 0200     		.2byte	0x2
 1162 0062 7D       		.byte	0x7d
 1163 0063 00       		.sleb128 0
 1164 0064 02000000 		.4byte	.LCFI4
 1165 0068 04000000 		.4byte	.LCFI5
 1166 006c 0200     		.2byte	0x2
 1167 006e 7D       		.byte	0x7d
 1168 006f 08       		.sleb128 8
 1169 0070 04000000 		.4byte	.LCFI5
 1170 0074 0E000000 		.4byte	.LFE2
 1171 0078 0200     		.2byte	0x2
 1172 007a 77       		.byte	0x77
 1173 007b 08       		.sleb128 8
 1174 007c 00000000 		.4byte	0
 1175 0080 00000000 		.4byte	0
 1176              	.LLST3:
 1177 0084 00000000 		.4byte	.LFB3
 1178 0088 02000000 		.4byte	.LCFI6
 1179 008c 0200     		.2byte	0x2
 1180 008e 7D       		.byte	0x7d
 1181 008f 00       		.sleb128 0
 1182 0090 02000000 		.4byte	.LCFI6
 1183 0094 04000000 		.4byte	.LCFI7
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 29


 1184 0098 0200     		.2byte	0x2
 1185 009a 7D       		.byte	0x7d
 1186 009b 08       		.sleb128 8
 1187 009c 04000000 		.4byte	.LCFI7
 1188 00a0 26000000 		.4byte	.LFE3
 1189 00a4 0200     		.2byte	0x2
 1190 00a6 77       		.byte	0x77
 1191 00a7 08       		.sleb128 8
 1192 00a8 00000000 		.4byte	0
 1193 00ac 00000000 		.4byte	0
 1194              	.LLST4:
 1195 00b0 00000000 		.4byte	.LFB4
 1196 00b4 02000000 		.4byte	.LCFI8
 1197 00b8 0200     		.2byte	0x2
 1198 00ba 7D       		.byte	0x7d
 1199 00bb 00       		.sleb128 0
 1200 00bc 02000000 		.4byte	.LCFI8
 1201 00c0 04000000 		.4byte	.LCFI9
 1202 00c4 0200     		.2byte	0x2
 1203 00c6 7D       		.byte	0x7d
 1204 00c7 08       		.sleb128 8
 1205 00c8 04000000 		.4byte	.LCFI9
 1206 00cc 06000000 		.4byte	.LCFI10
 1207 00d0 0200     		.2byte	0x2
 1208 00d2 7D       		.byte	0x7d
 1209 00d3 10       		.sleb128 16
 1210 00d4 06000000 		.4byte	.LCFI10
 1211 00d8 3A000000 		.4byte	.LFE4
 1212 00dc 0200     		.2byte	0x2
 1213 00de 77       		.byte	0x77
 1214 00df 10       		.sleb128 16
 1215 00e0 00000000 		.4byte	0
 1216 00e4 00000000 		.4byte	0
 1217              	.LLST5:
 1218 00e8 00000000 		.4byte	.LFB5
 1219 00ec 02000000 		.4byte	.LCFI11
 1220 00f0 0200     		.2byte	0x2
 1221 00f2 7D       		.byte	0x7d
 1222 00f3 00       		.sleb128 0
 1223 00f4 02000000 		.4byte	.LCFI11
 1224 00f8 04000000 		.4byte	.LCFI12
 1225 00fc 0200     		.2byte	0x2
 1226 00fe 7D       		.byte	0x7d
 1227 00ff 08       		.sleb128 8
 1228 0100 04000000 		.4byte	.LCFI12
 1229 0104 06000000 		.4byte	.LCFI13
 1230 0108 0200     		.2byte	0x2
 1231 010a 7D       		.byte	0x7d
 1232 010b 10       		.sleb128 16
 1233 010c 06000000 		.4byte	.LCFI13
 1234 0110 3A000000 		.4byte	.LFE5
 1235 0114 0200     		.2byte	0x2
 1236 0116 77       		.byte	0x77
 1237 0117 10       		.sleb128 16
 1238 0118 00000000 		.4byte	0
 1239 011c 00000000 		.4byte	0
 1240              	.LLST6:
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 30


 1241 0120 00000000 		.4byte	.LFB6
 1242 0124 02000000 		.4byte	.LCFI14
 1243 0128 0200     		.2byte	0x2
 1244 012a 7D       		.byte	0x7d
 1245 012b 00       		.sleb128 0
 1246 012c 02000000 		.4byte	.LCFI14
 1247 0130 04000000 		.4byte	.LCFI15
 1248 0134 0200     		.2byte	0x2
 1249 0136 7D       		.byte	0x7d
 1250 0137 04       		.sleb128 4
 1251 0138 04000000 		.4byte	.LCFI15
 1252 013c 06000000 		.4byte	.LCFI16
 1253 0140 0200     		.2byte	0x2
 1254 0142 7D       		.byte	0x7d
 1255 0143 18       		.sleb128 24
 1256 0144 06000000 		.4byte	.LCFI16
 1257 0148 66000000 		.4byte	.LFE6
 1258 014c 0200     		.2byte	0x2
 1259 014e 77       		.byte	0x77
 1260 014f 18       		.sleb128 24
 1261 0150 00000000 		.4byte	0
 1262 0154 00000000 		.4byte	0
 1263              	.LLST7:
 1264 0158 00000000 		.4byte	.LFB7
 1265 015c 02000000 		.4byte	.LCFI17
 1266 0160 0200     		.2byte	0x2
 1267 0162 7D       		.byte	0x7d
 1268 0163 00       		.sleb128 0
 1269 0164 02000000 		.4byte	.LCFI17
 1270 0168 04000000 		.4byte	.LCFI18
 1271 016c 0200     		.2byte	0x2
 1272 016e 7D       		.byte	0x7d
 1273 016f 04       		.sleb128 4
 1274 0170 04000000 		.4byte	.LCFI18
 1275 0174 06000000 		.4byte	.LCFI19
 1276 0178 0200     		.2byte	0x2
 1277 017a 7D       		.byte	0x7d
 1278 017b 10       		.sleb128 16
 1279 017c 06000000 		.4byte	.LCFI19
 1280 0180 52000000 		.4byte	.LFE7
 1281 0184 0200     		.2byte	0x2
 1282 0186 77       		.byte	0x77
 1283 0187 10       		.sleb128 16
 1284 0188 00000000 		.4byte	0
 1285 018c 00000000 		.4byte	0
 1286              	.LLST8:
 1287 0190 00000000 		.4byte	.LFB8
 1288 0194 02000000 		.4byte	.LCFI20
 1289 0198 0200     		.2byte	0x2
 1290 019a 7D       		.byte	0x7d
 1291 019b 00       		.sleb128 0
 1292 019c 02000000 		.4byte	.LCFI20
 1293 01a0 04000000 		.4byte	.LCFI21
 1294 01a4 0200     		.2byte	0x2
 1295 01a6 7D       		.byte	0x7d
 1296 01a7 04       		.sleb128 4
 1297 01a8 04000000 		.4byte	.LCFI21
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 31


 1298 01ac 1E000000 		.4byte	.LFE8
 1299 01b0 0200     		.2byte	0x2
 1300 01b2 77       		.byte	0x77
 1301 01b3 04       		.sleb128 4
 1302 01b4 00000000 		.4byte	0
 1303 01b8 00000000 		.4byte	0
 1304              	.LLST9:
 1305 01bc 00000000 		.4byte	.LFB9
 1306 01c0 02000000 		.4byte	.LCFI22
 1307 01c4 0200     		.2byte	0x2
 1308 01c6 7D       		.byte	0x7d
 1309 01c7 00       		.sleb128 0
 1310 01c8 02000000 		.4byte	.LCFI22
 1311 01cc 04000000 		.4byte	.LCFI23
 1312 01d0 0200     		.2byte	0x2
 1313 01d2 7D       		.byte	0x7d
 1314 01d3 04       		.sleb128 4
 1315 01d4 04000000 		.4byte	.LCFI23
 1316 01d8 06000000 		.4byte	.LCFI24
 1317 01dc 0200     		.2byte	0x2
 1318 01de 7D       		.byte	0x7d
 1319 01df 10       		.sleb128 16
 1320 01e0 06000000 		.4byte	.LCFI24
 1321 01e4 20000000 		.4byte	.LFE9
 1322 01e8 0200     		.2byte	0x2
 1323 01ea 77       		.byte	0x77
 1324 01eb 10       		.sleb128 16
 1325 01ec 00000000 		.4byte	0
 1326 01f0 00000000 		.4byte	0
 1327              	.LLST10:
 1328 01f4 00000000 		.4byte	.LFB10
 1329 01f8 02000000 		.4byte	.LCFI25
 1330 01fc 0200     		.2byte	0x2
 1331 01fe 7D       		.byte	0x7d
 1332 01ff 00       		.sleb128 0
 1333 0200 02000000 		.4byte	.LCFI25
 1334 0204 04000000 		.4byte	.LCFI26
 1335 0208 0200     		.2byte	0x2
 1336 020a 7D       		.byte	0x7d
 1337 020b 08       		.sleb128 8
 1338 020c 04000000 		.4byte	.LCFI26
 1339 0210 06000000 		.4byte	.LCFI27
 1340 0214 0200     		.2byte	0x2
 1341 0216 7D       		.byte	0x7d
 1342 0217 10       		.sleb128 16
 1343 0218 06000000 		.4byte	.LCFI27
 1344 021c 4E000000 		.4byte	.LFE10
 1345 0220 0200     		.2byte	0x2
 1346 0222 77       		.byte	0x77
 1347 0223 10       		.sleb128 16
 1348 0224 00000000 		.4byte	0
 1349 0228 00000000 		.4byte	0
 1350              		.section	.debug_aranges,"",%progbits
 1351 0000 6C000000 		.4byte	0x6c
 1352 0004 0200     		.2byte	0x2
 1353 0006 00000000 		.4byte	.Ldebug_info0
 1354 000a 04       		.byte	0x4
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 32


 1355 000b 00       		.byte	0
 1356 000c 0000     		.2byte	0
 1357 000e 0000     		.2byte	0
 1358 0010 00000000 		.4byte	.LFB0
 1359 0014 2A000000 		.4byte	.LFE0-.LFB0
 1360 0018 00000000 		.4byte	.LFB1
 1361 001c 26000000 		.4byte	.LFE1-.LFB1
 1362 0020 00000000 		.4byte	.LFB2
 1363 0024 0E000000 		.4byte	.LFE2-.LFB2
 1364 0028 00000000 		.4byte	.LFB3
 1365 002c 26000000 		.4byte	.LFE3-.LFB3
 1366 0030 00000000 		.4byte	.LFB4
 1367 0034 3A000000 		.4byte	.LFE4-.LFB4
 1368 0038 00000000 		.4byte	.LFB5
 1369 003c 3A000000 		.4byte	.LFE5-.LFB5
 1370 0040 00000000 		.4byte	.LFB6
 1371 0044 66000000 		.4byte	.LFE6-.LFB6
 1372 0048 00000000 		.4byte	.LFB7
 1373 004c 52000000 		.4byte	.LFE7-.LFB7
 1374 0050 00000000 		.4byte	.LFB8
 1375 0054 1E000000 		.4byte	.LFE8-.LFB8
 1376 0058 00000000 		.4byte	.LFB9
 1377 005c 20000000 		.4byte	.LFE9-.LFB9
 1378 0060 00000000 		.4byte	.LFB10
 1379 0064 4E000000 		.4byte	.LFE10-.LFB10
 1380 0068 00000000 		.4byte	0
 1381 006c 00000000 		.4byte	0
 1382              		.section	.debug_ranges,"",%progbits
 1383              	.Ldebug_ranges0:
 1384 0000 00000000 		.4byte	.LFB0
 1385 0004 2A000000 		.4byte	.LFE0
 1386 0008 00000000 		.4byte	.LFB1
 1387 000c 26000000 		.4byte	.LFE1
 1388 0010 00000000 		.4byte	.LFB2
 1389 0014 0E000000 		.4byte	.LFE2
 1390 0018 00000000 		.4byte	.LFB3
 1391 001c 26000000 		.4byte	.LFE3
 1392 0020 00000000 		.4byte	.LFB4
 1393 0024 3A000000 		.4byte	.LFE4
 1394 0028 00000000 		.4byte	.LFB5
 1395 002c 3A000000 		.4byte	.LFE5
 1396 0030 00000000 		.4byte	.LFB6
 1397 0034 66000000 		.4byte	.LFE6
 1398 0038 00000000 		.4byte	.LFB7
 1399 003c 52000000 		.4byte	.LFE7
 1400 0040 00000000 		.4byte	.LFB8
 1401 0044 1E000000 		.4byte	.LFE8
 1402 0048 00000000 		.4byte	.LFB9
 1403 004c 20000000 		.4byte	.LFE9
 1404 0050 00000000 		.4byte	.LFB10
 1405 0054 4E000000 		.4byte	.LFE10
 1406 0058 00000000 		.4byte	0
 1407 005c 00000000 		.4byte	0
 1408              		.section	.debug_line,"",%progbits
 1409              	.Ldebug_line0:
 1410 0000 37010000 		.section	.debug_str,"MS",%progbits,1
 1410      02004900 
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 33


 1410      00000201 
 1410      FB0E0D00 
 1410      01010101 
 1411              	.LASF15:
 1412 0000 72656731 		.ascii	"reg16\000"
 1412      3600
 1413              	.LASF34:
 1414 0006 433A5C55 		.ascii	"C:\\Users\\myles\\Documents\\GitHub\\LineCook Contr"
 1414      73657273 
 1414      5C6D796C 
 1414      65735C44 
 1414      6F63756D 
 1415 0034 6F6C2E63 		.ascii	"ol.cydsn\000"
 1415      7964736E 
 1415      00
 1416              	.LASF3:
 1417 003d 73686F72 		.ascii	"short unsigned int\000"
 1417      7420756E 
 1417      7369676E 
 1417      65642069 
 1417      6E7400
 1418              	.LASF20:
 1419 0050 53686966 		.ascii	"ShiftReg_2_Stop\000"
 1419      74526567 
 1419      5F325F53 
 1419      746F7000 
 1420              	.LASF11:
 1421 0060 666C6F61 		.ascii	"float\000"
 1421      7400
 1422              	.LASF1:
 1423 0066 756E7369 		.ascii	"unsigned char\000"
 1423      676E6564 
 1423      20636861 
 1423      7200
 1424              	.LASF14:
 1425 0074 72656738 		.ascii	"reg8\000"
 1425      00
 1426              	.LASF23:
 1427 0079 696E7465 		.ascii	"interruptState\000"
 1427      72727570 
 1427      74537461 
 1427      746500
 1428              	.LASF5:
 1429 0088 6C6F6E67 		.ascii	"long unsigned int\000"
 1429      20756E73 
 1429      69676E65 
 1429      6420696E 
 1429      7400
 1430              	.LASF9:
 1431 009a 75696E74 		.ascii	"uint8\000"
 1431      3800
 1432              	.LASF26:
 1433 00a0 6669666F 		.ascii	"fifoId\000"
 1433      496400
 1434              	.LASF25:
 1435 00a7 53686966 		.ascii	"ShiftReg_2_SetIntMode\000"
 1435      74526567 
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 34


 1435      5F325F53 
 1435      6574496E 
 1435      744D6F64 
 1436              	.LASF12:
 1437 00bd 646F7562 		.ascii	"double\000"
 1437      6C6500
 1438              	.LASF17:
 1439 00c4 53686966 		.ascii	"ShiftReg_2_Start\000"
 1439      74526567 
 1439      5F325F53 
 1439      74617274 
 1439      00
 1440              	.LASF27:
 1441 00d5 696E7465 		.ascii	"interruptSource\000"
 1441      72727570 
 1441      74536F75 
 1441      72636500 
 1442              	.LASF10:
 1443 00e5 75696E74 		.ascii	"uint16\000"
 1443      313600
 1444              	.LASF36:
 1445 00ec 53686966 		.ascii	"ShiftReg_2_initVar\000"
 1445      74526567 
 1445      5F325F69 
 1445      6E697456 
 1445      617200
 1446              	.LASF29:
 1447 00ff 73686966 		.ascii	"shiftData\000"
 1447      74446174 
 1447      6100
 1448              	.LASF8:
 1449 0109 756E7369 		.ascii	"unsigned int\000"
 1449      676E6564 
 1449      20696E74 
 1449      00
 1450              	.LASF7:
 1451 0116 6C6F6E67 		.ascii	"long long unsigned int\000"
 1451      206C6F6E 
 1451      6720756E 
 1451      7369676E 
 1451      65642069 
 1452              	.LASF21:
 1453 012d 53686966 		.ascii	"ShiftReg_2_EnableInt\000"
 1453      74526567 
 1453      5F325F45 
 1453      6E61626C 
 1453      65496E74 
 1454              	.LASF19:
 1455 0142 53686966 		.ascii	"ShiftReg_2_Init\000"
 1455      74526567 
 1455      5F325F49 
 1455      6E697400 
 1456              	.LASF24:
 1457 0152 72657375 		.ascii	"result\000"
 1457      6C7400
 1458              	.LASF22:
 1459 0159 53686966 		.ascii	"ShiftReg_2_DisableInt\000"
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 35


 1459      74526567 
 1459      5F325F44 
 1459      69736162 
 1459      6C65496E 
 1460              	.LASF16:
 1461 016f 73697A65 		.ascii	"sizetype\000"
 1461      74797065 
 1461      00
 1462              	.LASF6:
 1463 0178 6C6F6E67 		.ascii	"long long int\000"
 1463      206C6F6E 
 1463      6720696E 
 1463      7400
 1464              	.LASF13:
 1465 0186 63686172 		.ascii	"char\000"
 1465      00
 1466              	.LASF30:
 1467 018b 53686966 		.ascii	"ShiftReg_2_GetFIFOStatus\000"
 1467      74526567 
 1467      5F325F47 
 1467      65744649 
 1467      464F5374 
 1468              	.LASF2:
 1469 01a4 73686F72 		.ascii	"short int\000"
 1469      7420696E 
 1469      7400
 1470              	.LASF32:
 1471 01ae 474E5520 		.ascii	"GNU C 4.7.3 20130312 (release) [ARM/embedded-4_7-br"
 1471      4320342E 
 1471      372E3320 
 1471      32303133 
 1471      30333132 
 1472 01e1 616E6368 		.ascii	"anch revision 196615]\000"
 1472      20726576 
 1472      6973696F 
 1472      6E203139 
 1472      36363135 
 1473              	.LASF4:
 1474 01f7 6C6F6E67 		.ascii	"long int\000"
 1474      20696E74 
 1474      00
 1475              	.LASF35:
 1476 0200 53686966 		.ascii	"ShiftReg_2_GetIntStatus\000"
 1476      74526567 
 1476      5F325F47 
 1476      6574496E 
 1476      74537461 
 1477              	.LASF28:
 1478 0218 53686966 		.ascii	"ShiftReg_2_WriteRegValue\000"
 1478      74526567 
 1478      5F325F57 
 1478      72697465 
 1478      52656756 
 1479              	.LASF0:
 1480 0231 7369676E 		.ascii	"signed char\000"
 1480      65642063 
 1480      68617200 
ARM GAS  C:\Users\myles\AppData\Local\Temp\ccmHWy6e.s 			page 36


 1481              	.LASF33:
 1482 023d 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ShiftReg_2.c\000"
 1482      6E657261 
 1482      7465645F 
 1482      536F7572 
 1482      63655C50 
 1483              	.LASF31:
 1484 0263 53686966 		.ascii	"ShiftReg_2_ReadRegValue\000"
 1484      74526567 
 1484      5F325F52 
 1484      65616452 
 1484      65675661 
 1485              	.LASF18:
 1486 027b 53686966 		.ascii	"ShiftReg_2_Enable\000"
 1486      74526567 
 1486      5F325F45 
 1486      6E61626C 
 1486      6500
 1487              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.7.3 20130312 (release) [ARM/embedded-4_7-br
