<stg><name>OutputLayer</name>


<trans_list>

<trans id="364" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="2" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="1"/>
<literal name="empty_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="2" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2617" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2617" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="13" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="22" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="23" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="30" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2415" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2415" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="32" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="33" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="43" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2213" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="45" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="51" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="58" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="59" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="60" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2011" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2011" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="62" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="67" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="74" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="75" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22 %ddrtobram_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %ddrtobram

]]></Node>
<StgValue><ssdm name="ddrtobram_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim

]]></Node>
<StgValue><ssdm name="dim_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy

]]></Node>
<StgValue><ssdm name="dy_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32">
<![CDATA[
:26 %empty = trunc i32 %dim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27 %p_cast = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dim_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:32 %empty_38 = icmp_ne  i31 %p_cast, i31 0

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_11, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bram_y, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bram_y, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bram_y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bram_dy, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bram_dy, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bram_dy

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ddrtobram

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:20 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %bram_y

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:21 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %bram_dy

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="63" op_0_bw="31">
<![CDATA[
:28 %p_cast_cast = sext i31 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1">
<![CDATA[
:29 %p_cast8 = zext i1 %empty

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30 %empty_36 = sub i32 %dim_read, i32 %p_cast8

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="32">
<![CDATA[
:31 %empty_37 = trunc i32 %empty_36

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:33 %br_ln22 = br i1 %ddrtobram_read, void, void

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln27 = br i1 %empty_38, void %loop-memcpy-residual-header5, void %loop-memcpy-expansion2.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion2.preheader:0 %p_cast2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="31">
<![CDATA[
loop-memcpy-expansion2.preheader:1 %p_cast11_cast = sext i31 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast11_cast"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion2.preheader:2 %gmem_addr_1 = getelementptr i16 %gmem, i32 %p_cast11_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="31">
<![CDATA[
loop-memcpy-expansion2.preheader:3 %p_cast_cast39 = sext i31 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast39"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion2.preheader:4 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln23 = br i1 %empty_38, void %loop-memcpy-residual-header17, void %loop-memcpy-expansion14.preheader

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion14.preheader:0 %p_cast9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="31">
<![CDATA[
loop-memcpy-expansion14.preheader:1 %p_cast9_cast = sext i31 %p_cast9

]]></Node>
<StgValue><ssdm name="p_cast9_cast"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion14.preheader:2 %gmem_addr = getelementptr i16 %gmem, i32 %p_cast9_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="31">
<![CDATA[
loop-memcpy-expansion14.preheader:3 %p_cast_cast38 = sext i31 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast38"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion14.preheader:4 %empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr, i32 %p_cast_cast38

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion14.preheader:5 %br_ln0 = br void %loop-memcpy-expansion14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="122" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion2.preheader:4 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="123" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion2.preheader:4 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="124" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion2.preheader:4 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="125" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion2.preheader:4 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="126" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion2.preheader:4 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="127" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion2.preheader:4 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion2.preheader:5 %br_ln0 = br void %loop-memcpy-expansion2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion2:0 %loop_index3 = phi i63 %empty_58, void %loop-memcpy-expansion2.split, i63 0, void %loop-memcpy-expansion2.preheader

]]></Node>
<StgValue><ssdm name="loop_index3"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
loop-memcpy-expansion2:1 %empty_58 = add i63 %loop_index3, i63 1

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion2:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
loop-memcpy-expansion2:3 %exitcond2617 = icmp_eq  i63 %loop_index3, i63 %p_cast_cast

]]></Node>
<StgValue><ssdm name="exitcond2617"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion2:4 %br_ln6 = br i1 %exitcond2617, void %loop-memcpy-expansion2.split, void %loop-memcpy-residual-header5.loopexit

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="63">
<![CDATA[
loop-memcpy-expansion2.split:1 %empty_59 = trunc i63 %loop_index3

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion2.split:0 %gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion2.split:2 %loop_index3_cast_cast = zext i10 %empty_59

]]></Node>
<StgValue><ssdm name="loop_index3_cast_cast"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion2.split:3 %bram_y_addr_1 = getelementptr i16 %bram_y, i32 0, i32 %loop_index3_cast_cast

]]></Node>
<StgValue><ssdm name="bram_y_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="16" op_3_bw="2">
<![CDATA[
loop-memcpy-expansion2.split:4 %store_ln6 = store void @_ssdm_op_Write.bram.i16, i10 %bram_y_addr_1, i16 %gmem_addr_1_read, i2 3

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion2.split:5 %br_ln0 = br void %loop-memcpy-expansion2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header5.loopexit:0 %br_ln0 = br void %loop-memcpy-residual-header5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header5:0 %empty_82 = trunc i32 %empty_36

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header5:1 %empty_83 = trunc i32 %y_read

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header5:2 %br_ln0 = br void %loop-memcpy-residual4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
loop-memcpy-residual4:0 %residual_loop_index6 = phi i1 %empty_69, void %loop-memcpy-residual4.split, i1 0, void %loop-memcpy-residual-header5

]]></Node>
<StgValue><ssdm name="residual_loop_index6"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-residual4:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop-memcpy-residual4:2 %exitcond18tmp = xor i1 %residual_loop_index6, i1 %empty

]]></Node>
<StgValue><ssdm name="exitcond18tmp"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-residual4:3 %empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual4:4 %br_ln6 = br i1 %exitcond18tmp, void %post-loop-memcpy-expansion1.loopexit, void %loop-memcpy-residual4.split

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1">
<![CDATA[
loop-memcpy-residual4.split:2 %residual_loop_index6_cast44 = zext i1 %residual_loop_index6

]]></Node>
<StgValue><ssdm name="residual_loop_index6_cast44"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual4.split:3 %tmp4 = add i32 %residual_loop_index6_cast44, i32 %y_read

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual4.split:4 %empty_62 = add i32 %tmp4, i32 %empty_36

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-residual4.split:5 %p_cast7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_62, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="31">
<![CDATA[
loop-memcpy-residual4.split:6 %p_cast20_cast = sext i31 %p_cast7

]]></Node>
<StgValue><ssdm name="p_cast20_cast"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
loop-memcpy-residual4.split:7 %gmem_addr_3 = getelementptr i16 %gmem, i32 %p_cast20_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop-memcpy-residual4.split:27 %empty_69 = xor i1 %residual_loop_index6, i1 1

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="156" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual4.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="157" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual4.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="158" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual4.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="159" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual4.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="160" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual4.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="161" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual4.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="162" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual4.split:8 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="163" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual4.split:9 %gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop-memcpy-residual4.split:17 %empty_66 = xor i1 %residual_loop_index6, i1 %empty_82

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="165" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="1">
<![CDATA[
loop-memcpy-residual4.split:0 %residual_loop_index6_cast = zext i1 %residual_loop_index6

]]></Node>
<StgValue><ssdm name="residual_loop_index6_cast"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop-memcpy-residual4.split:1 %empty_61 = add i11 %residual_loop_index6_cast, i11 %empty_37

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop-memcpy-residual4.split:10 %tmp5 = xor i1 %empty_83, i1 %residual_loop_index6

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop-memcpy-residual4.split:11 %empty_63 = xor i1 %tmp5, i1 %empty_82

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
loop-memcpy-residual4.split:12 %tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_63, i3 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="4">
<![CDATA[
loop-memcpy-residual4.split:13 %p_cast45 = zext i4 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loop-memcpy-residual4.split:14 %empty_64 = lshr i16 %gmem_addr_3_read, i16 %p_cast45

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="16">
<![CDATA[
loop-memcpy-residual4.split:15 %empty_65 = trunc i16 %empty_64

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="8">
<![CDATA[
loop-memcpy-residual4.split:16 %p_cast22_cast = zext i8 %empty_65

]]></Node>
<StgValue><ssdm name="p_cast22_cast"/></StgValue>
</operation>

<operation id="174" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="1">
<![CDATA[
loop-memcpy-residual4.split:18 %p_cast46 = zext i1 %empty_66

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
loop-memcpy-residual4.split:19 %empty_67 = shl i2 1, i2 %p_cast46

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
loop-memcpy-residual4.split:20 %tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_66, i3 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="4">
<![CDATA[
loop-memcpy-residual4.split:21 %p_cast47 = zext i4 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loop-memcpy-residual4.split:22 %empty_68 = shl i16 %p_cast22_cast, i16 %p_cast47

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-residual4.split:23 %tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty_61, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="10">
<![CDATA[
loop-memcpy-residual4.split:24 %p_cast24_cast = zext i10 %tmp_6

]]></Node>
<StgValue><ssdm name="p_cast24_cast"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-residual4.split:25 %bram_y_addr_3 = getelementptr i16 %bram_y, i32 0, i32 %p_cast24_cast

]]></Node>
<StgValue><ssdm name="bram_y_addr_3"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="16" op_3_bw="2">
<![CDATA[
loop-memcpy-residual4.split:26 %store_ln6 = store void @_ssdm_op_Write.bram.p0i16, i10 %bram_y_addr_3, i16 %empty_68, i2 %empty_67

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual4.split:28 %br_ln0 = br void %loop-memcpy-residual4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
post-loop-memcpy-expansion1.loopexit:0 %br_ln28 = br i1 %empty_38, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion.preheader:0 %p_cast3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dy_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="31">
<![CDATA[
loop-memcpy-expansion.preheader:1 %p_cast26_cast = sext i31 %p_cast3

]]></Node>
<StgValue><ssdm name="p_cast26_cast"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion.preheader:2 %gmem_addr_5 = getelementptr i16 %gmem, i32 %p_cast26_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="31">
<![CDATA[
loop-memcpy-expansion.preheader:3 %p_cast_cast49 = sext i31 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast49"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="190" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="191" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="192" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="193" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="194" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="195" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:5 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion:0 %loop_index = phi i63 %empty_71, void %loop-memcpy-expansion.split, i63 0, void %loop-memcpy-expansion.preheader

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
loop-memcpy-expansion:1 %empty_71 = add i63 %loop_index, i63 1

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="199" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="200" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
loop-memcpy-expansion:3 %exitcond2415 = icmp_eq  i63 %loop_index, i63 %p_cast_cast

]]></Node>
<StgValue><ssdm name="exitcond2415"/></StgValue>
</operation>

<operation id="201" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion:4 %br_ln6 = br i1 %exitcond2415, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="202" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="63">
<![CDATA[
loop-memcpy-expansion.split:1 %empty_72 = trunc i63 %loop_index

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="203" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion.split:0 %gmem_addr_5_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="204" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion.split:2 %loop_index_cast_cast = zext i10 %empty_72

]]></Node>
<StgValue><ssdm name="loop_index_cast_cast"/></StgValue>
</operation>

<operation id="205" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:3 %bram_dy_addr_1 = getelementptr i16 %bram_dy, i32 0, i32 %loop_index_cast_cast

]]></Node>
<StgValue><ssdm name="bram_dy_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="32" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="16" op_3_bw="2">
<![CDATA[
loop-memcpy-expansion.split:4 %store_ln6 = store void @_ssdm_op_Write.bram.i16, i10 %bram_dy_addr_1, i16 %gmem_addr_5_read, i2 3

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="207" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.split:5 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="208" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %br_ln0 = br void %loop-memcpy-residual-header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="209" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header:0 %br_ln6 = br i1 %empty, void %post-loop-memcpy-expansion7, void %loop-memcpy-residual.preheader

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="210" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual.preheader:3 %empty_75 = add i32 %empty_36, i32 %dy_read

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="211" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-residual.preheader:4 %p_cast5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_75, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="212" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="31">
<![CDATA[
loop-memcpy-residual.preheader:5 %p_cast33_cast = sext i31 %p_cast5

]]></Node>
<StgValue><ssdm name="p_cast33_cast"/></StgValue>
</operation>

<operation id="213" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
loop-memcpy-residual.preheader:6 %gmem_addr_7 = getelementptr i16 %gmem, i32 %p_cast33_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="214" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-residual.preheader:20 %tmp_11 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %empty_36, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="215" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="216" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="217" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="218" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="219" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="220" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="221" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="222" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:8 %gmem_addr_7_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="223" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32">
<![CDATA[
loop-memcpy-residual.preheader:0 %empty_73 = trunc i32 %dy_read

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="224" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="225" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-residual.preheader:2 %empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="226" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop-memcpy-residual.preheader:9 %empty_76 = xor i1 %empty_73, i1 %empty_82

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="227" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
loop-memcpy-residual.preheader:10 %tmp_8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_76, i3 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="228" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="4">
<![CDATA[
loop-memcpy-residual.preheader:11 %p_cast55 = zext i4 %tmp_8

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="229" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loop-memcpy-residual.preheader:12 %empty_77 = lshr i16 %gmem_addr_7_read, i16 %p_cast55

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="230" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="16">
<![CDATA[
loop-memcpy-residual.preheader:13 %empty_78 = trunc i16 %empty_77

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="231" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="8">
<![CDATA[
loop-memcpy-residual.preheader:14 %p_cast35_cast = zext i8 %empty_78

]]></Node>
<StgValue><ssdm name="p_cast35_cast"/></StgValue>
</operation>

<operation id="232" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="1">
<![CDATA[
loop-memcpy-residual.preheader:15 %p_cast56 = zext i1 %empty_82

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="233" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
loop-memcpy-residual.preheader:16 %empty_79 = shl i2 1, i2 %p_cast56

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="234" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
loop-memcpy-residual.preheader:17 %tmp_10 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_82, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="235" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="4">
<![CDATA[
loop-memcpy-residual.preheader:18 %p_cast57 = zext i4 %tmp_10

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="236" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loop-memcpy-residual.preheader:19 %empty_80 = shl i16 %p_cast35_cast, i16 %p_cast57

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="237" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
loop-memcpy-residual.preheader:21 %p_cast37_cast = zext i10 %tmp_11

]]></Node>
<StgValue><ssdm name="p_cast37_cast"/></StgValue>
</operation>

<operation id="238" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-residual.preheader:22 %bram_dy_addr_3 = getelementptr i16 %bram_dy, i32 0, i32 %p_cast37_cast

]]></Node>
<StgValue><ssdm name="bram_dy_addr_3"/></StgValue>
</operation>

<operation id="239" st_id="42" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="16" op_3_bw="2">
<![CDATA[
loop-memcpy-residual.preheader:23 %store_ln6 = store void @_ssdm_op_Write.bram.p0i16, i10 %bram_dy_addr_3, i16 %empty_80, i2 %empty_79

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="240" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:24 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="241" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-residual.preheader:25 %empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="242" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ddrtobram_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:26 %br_ln0 = br void %post-loop-memcpy-expansion7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="243" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0">
<![CDATA[
post-loop-memcpy-expansion7:0 %ret_ln31 = ret

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="244" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion14:0 %loop_index15 = phi i63 %empty_40, void %loop-memcpy-expansion14.split, i63 0, void %loop-memcpy-expansion14.preheader

]]></Node>
<StgValue><ssdm name="loop_index15"/></StgValue>
</operation>

<operation id="245" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
loop-memcpy-expansion14:1 %empty_40 = add i63 %loop_index15, i63 1

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="246" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion14:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="247" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
loop-memcpy-expansion14:3 %exitcond2213 = icmp_eq  i63 %loop_index15, i63 %p_cast_cast

]]></Node>
<StgValue><ssdm name="exitcond2213"/></StgValue>
</operation>

<operation id="248" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion14:4 %br_ln6 = br i1 %exitcond2213, void %loop-memcpy-expansion14.split, void %loop-memcpy-residual-header17.loopexit

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="249" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="63">
<![CDATA[
loop-memcpy-expansion14.split:0 %empty_41 = trunc i63 %loop_index15

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="250" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion14.split:1 %loop_index15_cast_cast = zext i10 %empty_41

]]></Node>
<StgValue><ssdm name="loop_index15_cast_cast"/></StgValue>
</operation>

<operation id="251" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion14.split:2 %bram_y_addr = getelementptr i16 %bram_y, i32 0, i32 %loop_index15_cast_cast

]]></Node>
<StgValue><ssdm name="bram_y_addr"/></StgValue>
</operation>

<operation id="252" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion14.split:3 %bram_y_load = load i10 %bram_y_addr

]]></Node>
<StgValue><ssdm name="bram_y_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="253" st_id="44" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion14.split:3 %bram_y_load = load i10 %bram_y_addr

]]></Node>
<StgValue><ssdm name="bram_y_load"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="254" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion14.split:4 %write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr, i16 %bram_y_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln6"/></StgValue>
</operation>

<operation id="255" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion14.split:5 %br_ln0 = br void %loop-memcpy-expansion14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="256" st_id="46" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
loop-memcpy-residual-header17.loopexit:0 %empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="257" st_id="47" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
loop-memcpy-residual-header17.loopexit:0 %empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="258" st_id="48" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
loop-memcpy-residual-header17.loopexit:0 %empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="259" st_id="49" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
loop-memcpy-residual-header17.loopexit:0 %empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="260" st_id="50" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
loop-memcpy-residual-header17.loopexit:0 %empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="261" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header17.loopexit:1 %br_ln0 = br void %loop-memcpy-residual-header17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="262" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header17:0 %empty_97 = trunc i32 %empty_36

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="263" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header17:1 %empty_98 = trunc i32 %y_read

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="264" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header17:2 %br_ln0 = br void %loop-memcpy-residual16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="265" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
loop-memcpy-residual16:0 %residual_loop_index18 = phi i1 %empty_53, void %loop-memcpy-residual16.split, i1 0, void %loop-memcpy-residual-header17

]]></Node>
<StgValue><ssdm name="residual_loop_index18"/></StgValue>
</operation>

<operation id="266" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-residual16:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="267" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop-memcpy-residual16:2 %exitcondtmp = xor i1 %residual_loop_index18, i1 %empty

]]></Node>
<StgValue><ssdm name="exitcondtmp"/></StgValue>
</operation>

<operation id="268" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-residual16:3 %empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="269" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual16:4 %br_ln6 = br i1 %exitcondtmp, void %post-loop-memcpy-expansion13.loopexit, void %loop-memcpy-residual16.split

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="270" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="1">
<![CDATA[
loop-memcpy-residual16.split:0 %residual_loop_index18_cast = zext i1 %residual_loop_index18

]]></Node>
<StgValue><ssdm name="residual_loop_index18_cast"/></StgValue>
</operation>

<operation id="271" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop-memcpy-residual16.split:1 %empty_43 = add i11 %residual_loop_index18_cast, i11 %empty_37

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="272" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-residual16.split:2 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty_43, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="273" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="10">
<![CDATA[
loop-memcpy-residual16.split:3 %p_cast15_cast = zext i10 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast15_cast"/></StgValue>
</operation>

<operation id="274" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-residual16.split:4 %bram_y_addr_2 = getelementptr i16 %bram_y, i32 0, i32 %p_cast15_cast

]]></Node>
<StgValue><ssdm name="bram_y_addr_2"/></StgValue>
</operation>

<operation id="275" st_id="51" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="10">
<![CDATA[
loop-memcpy-residual16.split:5 %bram_y_load_1 = load i10 %bram_y_addr_2

]]></Node>
<StgValue><ssdm name="bram_y_load_1"/></StgValue>
</operation>

<operation id="276" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1">
<![CDATA[
loop-memcpy-residual16.split:11 %residual_loop_index18_cast41 = zext i1 %residual_loop_index18

]]></Node>
<StgValue><ssdm name="residual_loop_index18_cast41"/></StgValue>
</operation>

<operation id="277" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual16.split:12 %tmp = add i32 %residual_loop_index18_cast41, i32 %y_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="278" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual16.split:13 %empty_47 = add i32 %tmp, i32 %empty_36

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="279" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-residual16.split:22 %p_cast6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_47, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="280" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="31">
<![CDATA[
loop-memcpy-residual16.split:23 %p_cast19_cast = sext i31 %p_cast6

]]></Node>
<StgValue><ssdm name="p_cast19_cast"/></StgValue>
</operation>

<operation id="281" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
loop-memcpy-residual16.split:24 %gmem_addr_2 = getelementptr i16 %gmem, i32 %p_cast19_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="282" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop-memcpy-residual16.split:28 %empty_53 = xor i1 %residual_loop_index18, i1 1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="283" st_id="52" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="10">
<![CDATA[
loop-memcpy-residual16.split:5 %bram_y_load_1 = load i10 %bram_y_addr_2

]]></Node>
<StgValue><ssdm name="bram_y_load_1"/></StgValue>
</operation>

<operation id="284" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop-memcpy-residual16.split:6 %empty_44 = xor i1 %residual_loop_index18, i1 %empty_97

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="285" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
loop-memcpy-residual16.split:7 %tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_44, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="286" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="4">
<![CDATA[
loop-memcpy-residual16.split:8 %p_cast40 = zext i4 %tmp_2

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>

<operation id="287" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loop-memcpy-residual16.split:9 %empty_45 = lshr i16 %bram_y_load_1, i16 %p_cast40

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="288" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="16">
<![CDATA[
loop-memcpy-residual16.split:10 %empty_46 = trunc i16 %empty_45

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="289" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="8">
<![CDATA[
loop-memcpy-residual16.split:14 %p_cast17_cast = zext i8 %empty_46

]]></Node>
<StgValue><ssdm name="p_cast17_cast"/></StgValue>
</operation>

<operation id="290" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop-memcpy-residual16.split:15 %tmp1 = xor i1 %empty_98, i1 %residual_loop_index18

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="291" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop-memcpy-residual16.split:16 %empty_48 = xor i1 %tmp1, i1 %empty_97

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="292" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="1">
<![CDATA[
loop-memcpy-residual16.split:17 %p_cast42 = zext i1 %empty_48

]]></Node>
<StgValue><ssdm name="p_cast42"/></StgValue>
</operation>

<operation id="293" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
loop-memcpy-residual16.split:18 %empty_49 = shl i2 1, i2 %p_cast42

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="294" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
loop-memcpy-residual16.split:19 %tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_48, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="295" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="4">
<![CDATA[
loop-memcpy-residual16.split:20 %p_cast43 = zext i4 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast43"/></StgValue>
</operation>

<operation id="296" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loop-memcpy-residual16.split:21 %empty_50 = shl i16 %p_cast17_cast, i16 %p_cast43

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="297" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-residual16.split:25 %empty_51 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="298" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-residual16.split:26 %write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_2, i16 %empty_50, i2 %empty_49

]]></Node>
<StgValue><ssdm name="write_ln6"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="299" st_id="54" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual16.split:27 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="300" st_id="55" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual16.split:27 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="301" st_id="56" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual16.split:27 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="302" st_id="57" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual16.split:27 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="303" st_id="58" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual16.split:27 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="304" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcondtmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual16.split:29 %br_ln0 = br void %loop-memcpy-residual16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="305" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
post-loop-memcpy-expansion13.loopexit:0 %br_ln24 = br i1 %empty_38, void %loop-memcpy-residual-header11, void %loop-memcpy-expansion8.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="306" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion8.preheader:0 %p_cast1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dy_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="307" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="31">
<![CDATA[
loop-memcpy-expansion8.preheader:1 %p_cast25_cast = sext i31 %p_cast1

]]></Node>
<StgValue><ssdm name="p_cast25_cast"/></StgValue>
</operation>

<operation id="308" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion8.preheader:2 %gmem_addr_4 = getelementptr i16 %gmem, i32 %p_cast25_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="309" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="31">
<![CDATA[
loop-memcpy-expansion8.preheader:3 %p_cast_cast48 = sext i31 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast48"/></StgValue>
</operation>

<operation id="310" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion8.preheader:4 %empty_54 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %p_cast_cast48

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="311" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion8.preheader:5 %br_ln0 = br void %loop-memcpy-expansion8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="312" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion8:0 %loop_index9 = phi i63 %empty_55, void %loop-memcpy-expansion8.split, i63 0, void %loop-memcpy-expansion8.preheader

]]></Node>
<StgValue><ssdm name="loop_index9"/></StgValue>
</operation>

<operation id="313" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
loop-memcpy-expansion8:1 %empty_55 = add i63 %loop_index9, i63 1

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="314" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion8:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="315" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
loop-memcpy-expansion8:3 %exitcond2011 = icmp_eq  i63 %loop_index9, i63 %p_cast_cast

]]></Node>
<StgValue><ssdm name="exitcond2011"/></StgValue>
</operation>

<operation id="316" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion8:4 %br_ln6 = br i1 %exitcond2011, void %loop-memcpy-expansion8.split, void %loop-memcpy-residual-header11.loopexit

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="317" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="63">
<![CDATA[
loop-memcpy-expansion8.split:0 %empty_56 = trunc i63 %loop_index9

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="318" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion8.split:1 %loop_index9_cast_cast = zext i10 %empty_56

]]></Node>
<StgValue><ssdm name="loop_index9_cast_cast"/></StgValue>
</operation>

<operation id="319" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion8.split:2 %bram_dy_addr = getelementptr i16 %bram_dy, i32 0, i32 %loop_index9_cast_cast

]]></Node>
<StgValue><ssdm name="bram_dy_addr"/></StgValue>
</operation>

<operation id="320" st_id="60" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion8.split:3 %bram_dy_load = load i10 %bram_dy_addr

]]></Node>
<StgValue><ssdm name="bram_dy_load"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="321" st_id="61" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion8.split:3 %bram_dy_load = load i10 %bram_dy_addr

]]></Node>
<StgValue><ssdm name="bram_dy_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="322" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion8.split:4 %write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_4, i16 %bram_dy_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln6"/></StgValue>
</operation>

<operation id="323" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion8.split:5 %br_ln0 = br void %loop-memcpy-expansion8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="324" st_id="63" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header11.loopexit:0 %empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="325" st_id="64" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header11.loopexit:0 %empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="326" st_id="65" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header11.loopexit:0 %empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="327" st_id="66" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header11.loopexit:0 %empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="328" st_id="67" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header11.loopexit:0 %empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="329" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header11.loopexit:1 %br_ln0 = br void %loop-memcpy-residual-header11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="330" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header11:0 %br_ln6 = br i1 %empty, void %post-loop-memcpy-expansion7, void %loop-memcpy-residual10.preheader

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="331" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-residual10.preheader:3 %tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %empty_36, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="332" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="10">
<![CDATA[
loop-memcpy-residual10.preheader:4 %p_cast28_cast = zext i10 %tmp_7

]]></Node>
<StgValue><ssdm name="p_cast28_cast"/></StgValue>
</operation>

<operation id="333" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-residual10.preheader:5 %bram_dy_addr_2 = getelementptr i16 %bram_dy, i32 0, i32 %p_cast28_cast

]]></Node>
<StgValue><ssdm name="bram_dy_addr_2"/></StgValue>
</operation>

<operation id="334" st_id="67" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="10">
<![CDATA[
loop-memcpy-residual10.preheader:6 %bram_dy_load_1 = load i10 %bram_dy_addr_2

]]></Node>
<StgValue><ssdm name="bram_dy_load_1"/></StgValue>
</operation>

<operation id="335" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual10.preheader:11 %empty_89 = add i32 %empty_36, i32 %dy_read

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="336" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-residual10.preheader:19 %p_cast4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_89, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="337" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="31">
<![CDATA[
loop-memcpy-residual10.preheader:20 %p_cast32_cast = sext i31 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast32_cast"/></StgValue>
</operation>

<operation id="338" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
loop-memcpy-residual10.preheader:21 %gmem_addr_6 = getelementptr i16 %gmem, i32 %p_cast32_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="339" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32">
<![CDATA[
loop-memcpy-residual10.preheader:0 %empty_85 = trunc i32 %dy_read

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="340" st_id="68" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="10">
<![CDATA[
loop-memcpy-residual10.preheader:6 %bram_dy_load_1 = load i10 %bram_dy_addr_2

]]></Node>
<StgValue><ssdm name="bram_dy_load_1"/></StgValue>
</operation>

<operation id="341" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
loop-memcpy-residual10.preheader:7 %tmp_9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_97, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="342" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="4">
<![CDATA[
loop-memcpy-residual10.preheader:8 %p_cast50 = zext i4 %tmp_9

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="343" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loop-memcpy-residual10.preheader:9 %empty_87 = lshr i16 %bram_dy_load_1, i16 %p_cast50

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="344" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="16">
<![CDATA[
loop-memcpy-residual10.preheader:10 %empty_88 = trunc i16 %empty_87

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="345" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="8">
<![CDATA[
loop-memcpy-residual10.preheader:12 %p_cast30_cast = zext i8 %empty_88

]]></Node>
<StgValue><ssdm name="p_cast30_cast"/></StgValue>
</operation>

<operation id="346" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop-memcpy-residual10.preheader:13 %empty_90 = xor i1 %empty_85, i1 %empty_97

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="347" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="1">
<![CDATA[
loop-memcpy-residual10.preheader:14 %p_cast52 = zext i1 %empty_90

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="348" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
loop-memcpy-residual10.preheader:15 %empty_91 = shl i2 1, i2 %p_cast52

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="349" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
loop-memcpy-residual10.preheader:16 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_90, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="350" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="4">
<![CDATA[
loop-memcpy-residual10.preheader:17 %p_cast53 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="351" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loop-memcpy-residual10.preheader:18 %empty_92 = shl i16 %p_cast30_cast, i16 %p_cast53

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="352" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual10.preheader:22 %empty_93 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="353" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
loop-memcpy-residual10.preheader:23 %write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_6, i16 %empty_92, i2 %empty_91

]]></Node>
<StgValue><ssdm name="write_ln6"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="354" st_id="70" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual10.preheader:24 %empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="355" st_id="71" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual10.preheader:24 %empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="356" st_id="72" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual10.preheader:24 %empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="357" st_id="73" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual10.preheader:24 %empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="358" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-residual10.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="359" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-residual10.preheader:2 %empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="360" st_id="74" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual10.preheader:24 %empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="361" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-residual10.preheader:25 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="362" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-residual10.preheader:26 %empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="363" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual10.preheader:27 %br_ln0 = br void %post-loop-memcpy-expansion7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
