# do TopLevel.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:44:11 on Jun 04,2024
# vcom -work work TopLevel.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity hmpsoc_TopLevel
# -- Compiling architecture structure of hmpsoc_TopLevel
# -- Loading package STANDARD
# End time: 13:44:15 on Jun 04,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:44:15 on Jun 04,2024
# vcom -work work testbenches/hmpsoc_testbench.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hmpsoc_TopLevel_vhd_vec_tst
# -- Compiling architecture hmpsoc_TopLevel_arch of hmpsoc_TopLevel_vhd_vec_tst
# ** Error: testbenches/hmpsoc_testbench.vwf.vht(62): near ".": (vcom-1576) expecting ':'.
# ** Error: testbenches/hmpsoc_testbench.vwf.vht(63): near ".": (vcom-1576) expecting ':'.
# ** Error: testbenches/hmpsoc_testbench.vwf.vht(132): (vcom-1136) Unknown identifier "send_v".
# ** Error: testbenches/hmpsoc_testbench.vwf.vht(133): (vcom-1136) Unknown identifier "send_v".
# ** Error: testbenches/hmpsoc_testbench.vwf.vht(132): (vcom-1454) Formal "\send_v.addr\" of mode OUT cannot be associated with an expression.
# ** Error: testbenches/hmpsoc_testbench.vwf.vht(133): (vcom-1454) Formal "\send_v.data\" of mode OUT cannot be associated with an expression.
# ** Error: testbenches/hmpsoc_testbench.vwf.vht(217): VHDL Compiler exiting
# End time: 13:44:16 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Executing ONERROR command at macro ./TopLevel.do line 4
