<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p474" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_474{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_474{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_474{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_474{left:117px;bottom:1088px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t5_474{left:117px;bottom:1069px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t6_474{left:117px;bottom:1051px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t7_474{left:145px;bottom:1033px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t8_474{left:117px;bottom:1014px;letter-spacing:-0.15px;}
#t9_474{left:90px;bottom:996px;letter-spacing:-0.15px;}
#ta_474{left:69px;bottom:978px;letter-spacing:-0.16px;}
#tb_474{left:90px;bottom:959px;letter-spacing:-0.15px;}
#tc_474{left:117px;bottom:941px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#td_474{left:117px;bottom:923px;letter-spacing:-0.16px;word-spacing:0.01px;}
#te_474{left:117px;bottom:904px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tf_474{left:117px;bottom:886px;letter-spacing:-0.15px;word-spacing:-0.06px;}
#tg_474{left:117px;bottom:868px;letter-spacing:-0.16px;word-spacing:0.01px;}
#th_474{left:90px;bottom:849px;letter-spacing:-0.15px;}
#ti_474{left:69px;bottom:807px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_474{left:69px;bottom:790px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#tk_474{left:69px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tl_474{left:69px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_474{left:69px;bottom:732px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_474{left:69px;bottom:715px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#to_474{left:69px;bottom:698px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#tp_474{left:69px;bottom:681px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#tq_474{left:69px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_474{left:69px;bottom:648px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ts_474{left:69px;bottom:623px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_474{left:69px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_474{left:69px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_474{left:69px;bottom:565px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tw_474{left:69px;bottom:507px;letter-spacing:0.14px;}
#tx_474{left:151px;bottom:507px;letter-spacing:0.16px;word-spacing:0.01px;}
#ty_474{left:69px;bottom:483px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_474{left:69px;bottom:466px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t10_474{left:69px;bottom:449px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t11_474{left:69px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_474{left:69px;bottom:408px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#t13_474{left:69px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t14_474{left:69px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_474{left:69px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_474{left:69px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t17_474{left:69px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_474{left:69px;bottom:299px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t19_474{left:69px;bottom:275px;letter-spacing:-0.14px;}
#t1a_474{left:95px;bottom:275px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1b_474{left:69px;bottom:250px;letter-spacing:-0.14px;}
#t1c_474{left:95px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1d_474{left:69px;bottom:226px;letter-spacing:-0.13px;}
#t1e_474{left:95px;bottom:226px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1f_474{left:69px;bottom:202px;letter-spacing:-0.13px;}
#t1g_474{left:95px;bottom:202px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1h_474{left:69px;bottom:177px;letter-spacing:-0.13px;}
#t1i_474{left:95px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_474{left:95px;bottom:160px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1k_474{left:69px;bottom:136px;letter-spacing:-0.14px;}
#t1l_474{left:95px;bottom:136px;letter-spacing:-0.13px;word-spacing:-0.46px;}

.s1_474{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_474{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_474{font-size:14px;font-family:CourierNew_3el;color:#000;}
.s4_474{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_474{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts474" type="text/css" >

@font-face {
	font-family: CourierNew_3el;
	src: url("fonts/CourierNew_3el.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg474Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg474" style="-webkit-user-select: none;"><object width="935" height="1210" data="474/474.svg" type="image/svg+xml" id="pdf474" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_474" class="t s1_474">12-32 </span><span id="t2_474" class="t s1_474">Vol. 3A </span>
<span id="t3_474" class="t s2_474">MEMORY CACHE CONTROL </span>
<span id="t4_474" class="t s3_474">flush TLBs; </span>
<span id="t5_474" class="t s3_474">disable MTRRs; </span>
<span id="t6_474" class="t s3_474">IF multiprocessing </span>
<span id="t7_474" class="t s3_474">THEN maintain consistency through IPIs; </span>
<span id="t8_474" class="t s3_474">FI; </span>
<span id="t9_474" class="t s3_474">END </span>
<span id="ta_474" class="t s3_474">post_mtrr_change() </span>
<span id="tb_474" class="t s3_474">BEGIN </span>
<span id="tc_474" class="t s3_474">flush caches and TLBs; </span>
<span id="td_474" class="t s3_474">enable MTRRs; </span>
<span id="te_474" class="t s3_474">enable caches; </span>
<span id="tf_474" class="t s3_474">restore value of CR4; </span>
<span id="tg_474" class="t s3_474">enable interrupts; </span>
<span id="th_474" class="t s3_474">END </span>
<span id="ti_474" class="t s4_474">The physical address to variable range mapping algorithm in the MemTypeSet function detects conflicts with </span>
<span id="tj_474" class="t s4_474">current variable range registers by cycling through them and determining whether the physical address in question </span>
<span id="tk_474" class="t s4_474">matches any of the current ranges. During this scan, the algorithm can detect whether any current variable ranges </span>
<span id="tl_474" class="t s4_474">overlap and can be concatenated into a single range. </span>
<span id="tm_474" class="t s4_474">The pre_mtrr_change() function disables interrupts prior to changing the MTRRs, to avoid executing code with a </span>
<span id="tn_474" class="t s4_474">partially valid MTRR setup. The algorithm disables caching by setting the CD flag and clearing the NW flag in control </span>
<span id="to_474" class="t s4_474">register CR0. The caches are invalidated using the WBINVD instruction. The algorithm flushes all TLB entries either </span>
<span id="tp_474" class="t s4_474">by clearing the page-global enable (PGE) flag in control register CR4 (if PGE was already set) or by updating control </span>
<span id="tq_474" class="t s4_474">register CR3 (if PGE was already clear). Finally, it disables MTRRs by clearing the E flag in the </span>
<span id="tr_474" class="t s4_474">IA32_MTRR_DEF_TYPE MSR. </span>
<span id="ts_474" class="t s4_474">After the memory type is updated, the post_mtrr_change() function re-enables the MTRRs and again invalidates </span>
<span id="tt_474" class="t s4_474">the caches and TLBs. This second invalidation is required because of the processor's aggressive prefetch of both </span>
<span id="tu_474" class="t s4_474">instructions and data. The algorithm restores interrupts and re-enables caching by setting the CD flag. </span>
<span id="tv_474" class="t s4_474">An operating system can batch multiple MTRR updates so that only a single pair of cache invalidations occur. </span>
<span id="tw_474" class="t s5_474">12.11.8 </span><span id="tx_474" class="t s5_474">MTRR Considerations in MP Systems </span>
<span id="ty_474" class="t s4_474">In MP (multiple-processor) systems, the operating systems must maintain MTRR consistency between all the </span>
<span id="tz_474" class="t s4_474">processors in the system. The Pentium 4, Intel Xeon, and P6 family processors provide no hardware support to </span>
<span id="t10_474" class="t s4_474">maintain this consistency. In general, all processors must have the same MTRR values. </span>
<span id="t11_474" class="t s4_474">This requirement implies that when the operating system initializes an MP system, it must load the MTRRs of the </span>
<span id="t12_474" class="t s4_474">boot processor while the E flag in register MTRRdefType is 0. The operating system then directs other processors to </span>
<span id="t13_474" class="t s4_474">load their MTRRs with the same memory map. After all the processors have loaded their MTRRs, the operating </span>
<span id="t14_474" class="t s4_474">system signals them to enable their MTRRs. Barrier synchronization is used to prevent further memory accesses </span>
<span id="t15_474" class="t s4_474">until all processors indicate that the MTRRs are enabled. This synchronization is likely to be a shoot-down style </span>
<span id="t16_474" class="t s4_474">algorithm, with shared variables and interprocessor interrupts. </span>
<span id="t17_474" class="t s4_474">Any change to the value of the MTRRs in an MP system requires the operating system to repeat the loading and </span>
<span id="t18_474" class="t s4_474">enabling process to maintain consistency, using the following procedure: </span>
<span id="t19_474" class="t s4_474">1. </span><span id="t1a_474" class="t s4_474">Broadcast to all processors to execute the following code sequence. </span>
<span id="t1b_474" class="t s4_474">2. </span><span id="t1c_474" class="t s4_474">Disable interrupts. </span>
<span id="t1d_474" class="t s4_474">3. </span><span id="t1e_474" class="t s4_474">Wait for all processors to reach this point. </span>
<span id="t1f_474" class="t s4_474">4. </span><span id="t1g_474" class="t s4_474">Enter the no-fill cache mode. (Set the CD flag in control register CR0 to 1 and the NW flag to 0.) </span>
<span id="t1h_474" class="t s4_474">5. </span><span id="t1i_474" class="t s4_474">Flush all caches using the WBINVD instructions. Note on a processor that supports self-snooping, CPUID </span>
<span id="t1j_474" class="t s4_474">feature flag bit 27, this step is unnecessary. </span>
<span id="t1k_474" class="t s4_474">6. </span><span id="t1l_474" class="t s4_474">If the PGE flag is set in control register CR4, flush all TLBs by clearing that flag. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
