Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/GEORGE/Documents/Procesador/Procesador/UC_testBench_isim_beh.exe -prj C:/Users/GEORGE/Documents/Procesador/Procesador/UC_testBench_beh.prj work.UC_testBench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/GEORGE/Documents/Procesador/Procesador/Unidad_Control.vhd" into library work
Parsing VHDL file "C:/Users/GEORGE/Documents/Procesador/Procesador/UC_testBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Unidad_Control [unidad_control_default]
Compiling architecture behavior of entity uc_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/GEORGE/Documents/Procesador/Procesador/UC_testBench_isim_beh.exe
Fuse Memory Usage: 29296 KB
Fuse CPU Usage: 561 ms
