// Seed: 3364305431
module module_0 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri  id_2
);
  always id_0 = 1;
  wire id_4, id_5, id_6;
  wire id_7, id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wire id_4,
    input wire id_5
    , id_9,
    input tri1 id_6,
    input uwire id_7
);
  assign id_9 = 1;
  wire id_10;
  assign id_9 = id_6;
  wire id_11;
  module_0(
      id_9, id_6, id_6
  );
endmodule
