{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745960497202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745960497202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 18:01:37 2025 " "Processing started: Tue Apr 29 18:01:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745960497202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745960497202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745960497202 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1745960497730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/CircuitosDigitais/lab05/lab05/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745960497793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745960497793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rca4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCA4 " "Found entity 1: RCA4" {  } { { "RCA4.bdf" "" { Schematic "C:/CircuitosDigitais/lab05/lab05/RCA4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745960497793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745960497793 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.bdf " "Entity \"MUX\" obtained from \"MUX.bdf\" instead of from Quartus II megafunction library" {  } { { "MUX.bdf" "" { Schematic "C:/CircuitosDigitais/lab05/lab05/MUX.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1745960497793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.bdf" "" { Schematic "C:/CircuitosDigitais/lab05/lab05/MUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745960497793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745960497793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ha.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.bdf" "" { Schematic "C:/CircuitosDigitais/lab05/lab05/HA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745960497809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745960497809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "C:/CircuitosDigitais/lab05/lab05/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745960497809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745960497809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/CircuitosDigitais/lab05/lab05/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745960497809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745960497809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND4b " "Found entity 1: AND4b" {  } { { "AND4b.bdf" "" { Schematic "C:/CircuitosDigitais/lab05/lab05/AND4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745960497809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745960497809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR4b " "Found entity 1: OR4b" {  } { { "OR4b.bdf" "" { Schematic "C:/CircuitosDigitais/lab05/lab05/OR4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745960497809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745960497809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file not4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NOT4b " "Found entity 1: NOT4b" {  } { { "NOT4b.bdf" "" { Schematic "C:/CircuitosDigitais/lab05/lab05/NOT4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745960497809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745960497809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1745960497858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst4 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst4\"" {  } { { "ULA.bdf" "inst4" { Schematic "C:/CircuitosDigitais/lab05/lab05/ULA.bdf" { { 376 784 912 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745960497864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block2 MUX:inst4\|Block2:inst " "Elaborating entity \"Block2\" for hierarchy \"MUX:inst4\|Block2:inst\"" {  } { { "MUX.bdf" "inst" { Schematic "C:/CircuitosDigitais/lab05/lab05/MUX.bdf" { { 248 320 416 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745960497873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA4 RCA4:inst " "Elaborating entity \"RCA4\" for hierarchy \"RCA4:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "C:/CircuitosDigitais/lab05/lab05/ULA.bdf" { { 224 272 400 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745960497889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA RCA4:inst\|FA:inst3 " "Elaborating entity \"FA\" for hierarchy \"RCA4:inst\|FA:inst3\"" {  } { { "RCA4.bdf" "inst3" { Schematic "C:/CircuitosDigitais/lab05/lab05/RCA4.bdf" { { 328 824 920 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745960497889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA RCA4:inst\|HA:inst " "Elaborating entity \"HA\" for hierarchy \"RCA4:inst\|HA:inst\"" {  } { { "RCA4.bdf" "inst" { Schematic "C:/CircuitosDigitais/lab05/lab05/RCA4.bdf" { { 328 320 416 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745960497889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND4b AND4b:inst14 " "Elaborating entity \"AND4b\" for hierarchy \"AND4b:inst14\"" {  } { { "ULA.bdf" "inst14" { Schematic "C:/CircuitosDigitais/lab05/lab05/ULA.bdf" { { 328 272 408 424 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745960497889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR4b OR4b:inst15 " "Elaborating entity \"OR4b\" for hierarchy \"OR4b:inst15\"" {  } { { "ULA.bdf" "inst15" { Schematic "C:/CircuitosDigitais/lab05/lab05/ULA.bdf" { { 472 272 400 568 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745960497904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT4b NOT4b:inst16 " "Elaborating entity \"NOT4b\" for hierarchy \"NOT4b:inst16\"" {  } { { "ULA.bdf" "inst16" { Schematic "C:/CircuitosDigitais/lab05/lab05/ULA.bdf" { { 576 272 400 672 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745960497904 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1745960498802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1745960499219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745960499219 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1745960499282 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1745960499282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1745960499282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1745960499282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745960499310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 18:01:39 2025 " "Processing ended: Tue Apr 29 18:01:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745960499310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745960499310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745960499310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745960499310 ""}
