/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_4z ? celloutsig_0_5z : celloutsig_0_7z;
  assign celloutsig_0_6z = !(in_data[83] ? celloutsig_0_1z : celloutsig_0_0z[2]);
  assign celloutsig_0_10z = ~((celloutsig_0_6z | in_data[69]) & celloutsig_0_0z[0]);
  assign celloutsig_1_10z = ~((celloutsig_1_7z[2] | celloutsig_1_3z[4]) & celloutsig_1_5z);
  assign celloutsig_0_4z = _00_ | ~(in_data[27]);
  assign celloutsig_1_0z = in_data[113] | ~(in_data[186]);
  assign celloutsig_1_6z = celloutsig_1_0z | ~(celloutsig_1_5z);
  assign celloutsig_1_13z = celloutsig_1_8z | ~(celloutsig_1_8z);
  assign celloutsig_1_16z = celloutsig_1_8z ^ celloutsig_1_14z[0];
  assign celloutsig_0_14z = ~(celloutsig_0_11z ^ celloutsig_0_0z[0]);
  assign celloutsig_1_8z = ~(in_data[138] ^ celloutsig_1_1z[2]);
  reg [9:0] _13_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 10'h000;
    else _13_ <= { in_data[17], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _01_[9:4], _00_, _01_[2:0] } = _13_;
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z } === { celloutsig_0_0z[5:0], celloutsig_0_7z };
  assign celloutsig_0_13z = { _01_[0], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z } === celloutsig_0_0z[6:2];
  assign celloutsig_1_4z = in_data[113:111] === in_data[110:108];
  assign celloutsig_1_19z = ! celloutsig_1_14z[5:2];
  assign celloutsig_1_5z = ! { in_data[114:110], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_0z[0] & ~(_01_[7]);
  assign celloutsig_1_9z = celloutsig_1_7z[1] & ~(celloutsig_1_4z);
  assign celloutsig_1_18z = celloutsig_1_17z[0] ? { celloutsig_1_3z[6:3], celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_13z } : { celloutsig_1_14z[5:3], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_1z = - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = celloutsig_0_0z !== in_data[34:28];
  assign celloutsig_1_14z = { in_data[169], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z } >> { celloutsig_1_3z[6:2], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[47:41] <<< in_data[15:9];
  assign celloutsig_1_17z = { celloutsig_1_14z[3], celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_7z } <<< { celloutsig_1_14z[6:3], celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_0z[3:0], celloutsig_0_7z } <<< in_data[31:27];
  assign celloutsig_1_3z = { celloutsig_1_1z[3:1], celloutsig_1_1z, celloutsig_1_0z } - { celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = in_data[161:159] - celloutsig_1_3z[4:2];
  assign celloutsig_0_5z = ~((in_data[71] & in_data[47]) | celloutsig_0_0z[3]);
  assign celloutsig_1_11z = ~((celloutsig_1_1z[0] & celloutsig_1_4z) | celloutsig_1_3z[0]);
  assign _01_[3] = _00_;
  assign { out_data[137:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
