{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676168933235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676168933236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 21:28:52 2023 " "Processing started: Sat Feb 11 21:28:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676168933236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676168933236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374Verilog -c ELEC374Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374Verilog -c ELEC374Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676168933236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1676168933926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32_bits " "Found entity 1: reg_32_bits" {  } { { "reg_32_bits.v" "" { Text "C:/altera/Verilog Proj 374/reg_32_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/Verilog Proj 374/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934064 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ALU.v(60) " "Verilog HDL Module Instantiation warning at ALU.v(60): ignored dangling comma in List of Port Connections" {  } { { "ALU.v" "" { Text "C:/altera/Verilog Proj 374/ALU.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1676168934070 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ALU.v(68) " "Verilog HDL Module Instantiation warning at ALU.v(68): ignored dangling comma in List of Port Connections" {  } { { "ALU.v" "" { Text "C:/altera/Verilog Proj 374/ALU.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1676168934071 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ALU.v(75) " "Verilog HDL Module Instantiation warning at ALU.v(75): ignored dangling comma in List of Port Connections" {  } { { "ALU.v" "" { Text "C:/altera/Verilog Proj 374/ALU.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1676168934071 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ALU.v(83) " "Verilog HDL Module Instantiation warning at ALU.v(83): ignored dangling comma in List of Port Connections" {  } { { "ALU.v" "" { Text "C:/altera/Verilog Proj 374/ALU.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1676168934071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/Verilog Proj 374/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half.v 1 1 " "Found 1 design units, including 1 entities, in source file add_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_half " "Found entity 1: Add_half" {  } { { "Add_half.v" "" { Text "C:/altera/Verilog Proj 374/Add_half.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_full.v 1 1 " "Found 1 design units, including 1 entities, in source file add_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_full " "Found entity 1: Add_full" {  } { { "Add_full.v" "" { Text "C:/altera/Verilog Proj 374/Add_full.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_16.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_16 " "Found entity 1: Add_rca_16" {  } { { "Add_rca_16.v" "" { Text "C:/altera/Verilog Proj 374/Add_rca_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_4 " "Found entity 1: Add_rca_4" {  } { { "Add_rca_4.v" "" { Text "C:/altera/Verilog Proj 374/Add_rca_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_add_half.v 0 0 " "Found 0 design units, including 0 entities, in source file t_add_half.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_32_ca.v 0 0 " "Found 0 design units, including 0 entities, in source file compare_32_ca.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_nb.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg_nb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_nb " "Found entity 1: shiftreg_nb" {  } { { "shiftreg_nb.v" "" { Text "C:/altera/Verilog Proj 374/shiftreg_nb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934104 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux_4_32_CA.v(10) " "Verilog HDL warning at Mux_4_32_CA.v(10): extended using \"x\" or \"z\"" {  } { { "Mux_4_32_CA.v" "" { Text "C:/altera/Verilog Proj 374/Mux_4_32_CA.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676168934108 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux_4_32_CA.v(14) " "Verilog HDL warning at Mux_4_32_CA.v(14): extended using \"x\" or \"z\"" {  } { { "Mux_4_32_CA.v" "" { Text "C:/altera/Verilog Proj 374/Mux_4_32_CA.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676168934108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_32_ca.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_32_ca.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4_32_CA " "Found entity 1: Mux_4_32_CA" {  } { { "Mux_4_32_CA.v" "" { Text "C:/altera/Verilog Proj 374/Mux_4_32_CA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_32 " "Found entity 1: Add_rca_32" {  } { { "Add_rca_32.v" "" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_rca_32 " "Found entity 1: sub_rca_32" {  } { { "sub_rca_32.v" "" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_mult_32.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_mult_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Mult_32 " "Found entity 1: Booth_Mult_32" {  } { { "Booth_Mult_32.v" "" { Text "C:/altera/Verilog Proj 374/Booth_Mult_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934122 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit divider.v(10) " "Verilog HDL Declaration warning at divider.v(10): \"bit\" is SystemVerilog-2005 keyword" {  } { { "divider.v" "" { Text "C:/altera/Verilog Proj 374/divider.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1676168934126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/altera/Verilog Proj 374/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934126 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encoder_8_3.v(11) " "Verilog HDL warning at encoder_8_3.v(11): extended using \"x\" or \"z\"" {  } { { "encoder_8_3.v" "" { Text "C:/altera/Verilog Proj 374/encoder_8_3.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676168934130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_8_3.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_8_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_8_3 " "Found entity 1: encoder_8_3" {  } { { "encoder_8_3.v" "" { Text "C:/altera/Verilog Proj 374/encoder_8_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32.v 0 0 " "Found 0 design units, including 0 entities, in source file cla_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1 " "Found entity 1: mux_32_to_1" {  } { { "mux_32_to_1.v" "" { Text "C:/altera/Verilog Proj 374/mux_32_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.v" "" { Text "C:/altera/Verilog Proj 374/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676168934145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934145 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â datapath_tb.v(9) " "Verilog HDL syntax error at datapath_tb.v(9) near text â" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" datapath_tb.v(9) " "Verilog HDL syntax error at datapath_tb.v(9) near text \"â\";  expecting \";\"" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ datapath_tb.v(9) " "Verilog HDL syntax error at datapath_tb.v(9) near text €" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ datapath_tb.v(9) " "Verilog HDL syntax error at datapath_tb.v(9) near text ™" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â datapath_tb.v(10) " "Verilog HDL syntax error at datapath_tb.v(10) near text â" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" datapath_tb.v(10) " "Verilog HDL syntax error at datapath_tb.v(10) near text \"â\";  expecting \";\"" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ datapath_tb.v(10) " "Verilog HDL syntax error at datapath_tb.v(10) near text €" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ datapath_tb.v(10) " "Verilog HDL syntax error at datapath_tb.v(10) near text ™" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â datapath_tb.v(11) " "Verilog HDL syntax error at datapath_tb.v(11) near text â" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" datapath_tb.v(11) " "Verilog HDL syntax error at datapath_tb.v(11) near text \"â\";  expecting \";\"" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ datapath_tb.v(11) " "Verilog HDL syntax error at datapath_tb.v(11) near text €" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ datapath_tb.v(11) " "Verilog HDL syntax error at datapath_tb.v(11) near text ™" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"12\";  expecting \";\" datapath_tb.v(40) " "Verilog HDL syntax error at datapath_tb.v(40) near text \"12\";  expecting \";\"" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â datapath_tb.v(48) " "Verilog HDL syntax error at datapath_tb.v(48) near text â" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ datapath_tb.v(48) " "Verilog HDL syntax error at datapath_tb.v(48) near text €" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ datapath_tb.v(48) " "Verilog HDL syntax error at datapath_tb.v(48) near text ™" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Reg_load1a datapath_tb.v(50) " "Verilog HDL Declaration error at datapath_tb.v(50): identifier \"Reg_load1a\" is already declared in the present scope" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 50 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â datapath_tb.v(51) " "Verilog HDL syntax error at datapath_tb.v(51) near text â" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ datapath_tb.v(51) " "Verilog HDL syntax error at datapath_tb.v(51) near text €" {  } { { "datapath_tb.v" "" { Text "C:/altera/Verilog Proj 374/datapath_tb.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1676168934151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676168934152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/Verilog Proj 374/output_files/ELEC374Verilog.map.smsg " "Generated suppressed messages file C:/altera/Verilog Proj 374/output_files/ELEC374Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676168934194 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676168934236 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 11 21:28:54 2023 " "Processing ended: Sat Feb 11 21:28:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676168934236 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676168934236 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676168934236 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676168934236 ""}
