

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_329_3'
================================================================
* Date:           Sun Oct 12 09:48:05 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98321|    98321|  0.983 ms|  0.983 ms|  98321|  98321|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_329_3  |    98319|    98319|        19|          3|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 3, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 22 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%max_val_18_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val_18_reload"   --->   Operation 24 'read' 'max_val_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc30.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_6 = load i16 %i" [activation_accelerator.cpp:330]   --->   Operation 28 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.10ns)   --->   "%icmp_ln329 = icmp_eq  i16 %i_6, i16 32768" [activation_accelerator.cpp:329]   --->   Operation 29 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %for.inc30.i.split, void %for.inc42.i.preheader.exitStub" [activation_accelerator.cpp:329]   --->   Operation 30 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_6, i32 2, i32 14" [activation_accelerator.cpp:330]   --->   Operation 31 'partselect' 'lshr_ln' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i13 %lshr_ln" [activation_accelerator.cpp:330]   --->   Operation 32 'zext' 'zext_ln330' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln330" [activation_accelerator.cpp:330]   --->   Operation 33 'getelementptr' 'x_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln330" [activation_accelerator.cpp:330]   --->   Operation 34 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln330" [activation_accelerator.cpp:330]   --->   Operation 35 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln330" [activation_accelerator.cpp:330]   --->   Operation 36 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:330]   --->   Operation 37 'load' 'x_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:330]   --->   Operation 38 'load' 'x_2_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:330]   --->   Operation 39 'load' 'x_4_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:330]   --->   Operation 40 'load' 'x_6_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln330 = trunc i16 %i_6" [activation_accelerator.cpp:330]   --->   Operation 41 'trunc' 'trunc_ln330' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:330]   --->   Operation 42 'load' 'x_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:330]   --->   Operation 43 'load' 'x_2_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:330]   --->   Operation 44 'load' 'x_4_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:330]   --->   Operation 45 'load' 'x_6_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 46 [1/1] (0.52ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln330" [activation_accelerator.cpp:330]   --->   Operation 46 'mux' 'tmp_11' <Predicate = (!icmp_ln329)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.85ns)   --->   "%add_ln329 = add i16 %i_6, i16 1" [activation_accelerator.cpp:329]   --->   Operation 49 'add' 'add_ln329' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [4/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %tmp_11, i32 %max_val_18_reload_read" [activation_accelerator.cpp:330]   --->   Operation 50 'fsub' 'x_assign_1' <Predicate = (!icmp_ln329)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln329 = store i16 %add_ln329, i16 %i" [activation_accelerator.cpp:329]   --->   Operation 51 'store' 'store_ln329' <Predicate = (!icmp_ln329)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 52 [3/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %tmp_11, i32 %max_val_18_reload_read" [activation_accelerator.cpp:330]   --->   Operation 52 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 53 [2/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %tmp_11, i32 %max_val_18_reload_read" [activation_accelerator.cpp:330]   --->   Operation 53 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 54 [1/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %tmp_11, i32 %max_val_18_reload_read" [activation_accelerator.cpp:330]   --->   Operation 54 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 55 [8/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 55 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 56 [7/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 56 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 57 [6/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 57 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 58 [5/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 58 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 59 [4/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 59 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 60 [3/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 60 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.91>
ST_13 : Operation 61 [2/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 61 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.15>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%i_25_cast31 = zext i16 %i_6" [activation_accelerator.cpp:330]   --->   Operation 62 'zext' 'i_25_cast31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 63 [1/8] (4.91ns)   --->   "%tmp_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 63 'fexp' 'tmp_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %i_25_cast31" [activation_accelerator.cpp:330]   --->   Operation 64 'getelementptr' 'exp_x_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln330 = store i32 %tmp_12, i15 %exp_x_addr" [activation_accelerator.cpp:330]   --->   Operation 65 'store' 'store_ln330' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 15 <SV = 14> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [activation_accelerator.cpp:331]   --->   Operation 66 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 67 [4/4] (6.43ns)   --->   "%sum_32 = fadd i32 %sum_load_1, i32 %tmp_12" [activation_accelerator.cpp:331]   --->   Operation 67 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 74 'load' 'sum_load' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_34_out, i32 %sum_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln329)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 68 [3/4] (6.43ns)   --->   "%sum_32 = fadd i32 %sum_load_1, i32 %tmp_12" [activation_accelerator.cpp:331]   --->   Operation 68 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 69 [2/4] (6.43ns)   --->   "%sum_32 = fadd i32 %sum_load_1, i32 %tmp_12" [activation_accelerator.cpp:331]   --->   Operation 69 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.86>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [activation_accelerator.cpp:327]   --->   Operation 70 'specloopname' 'specloopname_ln327' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 71 [1/4] (6.43ns)   --->   "%sum_32 = fadd i32 %sum_load_1, i32 %tmp_12" [activation_accelerator.cpp:331]   --->   Operation 71 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln329 = store i32 %sum_32, i32 %sum" [activation_accelerator.cpp:329]   --->   Operation 72 'store' 'store_ln329' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln329 = br void %for.inc30.i" [activation_accelerator.cpp:329]   --->   Operation 73 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:330) on local variable 'i' [15]  (0 ns)
	'getelementptr' operation ('x_addr', activation_accelerator.cpp:330) [27]  (0 ns)
	'load' operation ('x_load', activation_accelerator.cpp:330) on array 'x' [32]  (1.24 ns)

 <State 2>: 1.76ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:330) on array 'x' [32]  (1.24 ns)
	'mux' operation ('tmp_11', activation_accelerator.cpp:330) [36]  (0.525 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:330) [37]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:330) [37]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:330) [37]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:330) [37]  (6.44 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_12', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [38]  (4.91 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_12', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [38]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_12', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [38]  (4.91 ns)

 <State 10>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_12', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [38]  (4.91 ns)

 <State 11>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_12', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [38]  (4.91 ns)

 <State 12>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_12', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [38]  (4.91 ns)

 <State 13>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_12', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [38]  (4.91 ns)

 <State 14>: 6.15ns
The critical path consists of the following:
	'fexp' operation ('tmp_12', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [38]  (4.91 ns)
	'store' operation ('store_ln330', activation_accelerator.cpp:330) of variable 'tmp_12', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 on array 'exp_x' [40]  (1.24 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 6.44ns
The critical path consists of the following:
	'load' operation ('sum_load_1', activation_accelerator.cpp:331) on local variable 'sum' [22]  (0 ns)
	'fadd' operation ('sum', activation_accelerator.cpp:331) [41]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:331) [41]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:331) [41]  (6.44 ns)

 <State 19>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:331) [41]  (6.44 ns)
	'store' operation ('store_ln329', activation_accelerator.cpp:329) of variable 'sum', activation_accelerator.cpp:331 on local variable 'sum' [43]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
