	component unsaved is
		port (
			clk_clk            : in  std_logic                    := 'X';             -- clk
			reset_reset_n      : in  std_logic                    := 'X';             -- reset_n
			my_adder_conduit_a : in  std_logic_vector(7 downto 0) := (others => 'X'); -- a
			my_adder_conduit_o : out std_logic_vector(7 downto 0);                    -- o
			my_adder_conduit_b : in  std_logic_vector(7 downto 0) := (others => 'X')  -- b
		);
	end component unsaved;

