Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Feb 24 10:34:01 2022
| Host         : aurora running 64-bit Pop!_OS 20.04 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    61 |
|    Minimum number of control sets                        |    61 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   109 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    61 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             301 |          104 |
| Yes          | No                    | No                     |            1031 |          382 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             408 |          113 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                      Enable Signal                                      |                                      Set/Reset Signal                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk100_IBUF_BUFG | serial_tx_rs232phytx_next_value_ce1                                                     | int_rst                                                                                   |                1 |              1 |         1.00 |
|  clk100_IBUF_BUFG | VexRiscv/_zz_iBus_rsp_valid                                                             | VexRiscv/dataCache_1/reset0                                                               |                1 |              3 |         3.00 |
|  clk100_IBUF_BUFG | uart_tx_fifo_syncfifo_re                                                                | int_rst                                                                                   |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | tx_tick                                                                                 | tx_phase[31]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | rx_tick                                                                                 | rx_phase[31]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | uart_rx_fifo_syncfifo_re                                                                | int_rst                                                                                   |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                         | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                     |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/state_reg_3                                             | int_rst                                                                                   |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/decode_to_execute_CSR_WRITE_OPCODE_reg_0[0]                        | VexRiscv/dataCache_1/reset0                                                               |                3 |              4 |         1.33 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                              | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[30]_0                   |                2 |              4 |         2.00 |
|  clk100_IBUF_BUFG | uart_rx_fifo_wrport_we__0                                                               | int_rst                                                                                   |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | uart_rx_fifo_level0[4]_i_1_n_0                                                          | int_rst                                                                                   |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1019                                    |                                                                                           |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_readable_reg[0]                            | int_rst                                                                                   |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG |                                                                                         | VexRiscv/dataCache_1/SR[0]                                                                |                3 |              6 |         2.00 |
|  clk100_IBUF_BUFG | dna_count[6]_i_1_n_0                                                                    | int_rst                                                                                   |                2 |              7 |         3.50 |
|  clk100_IBUF_BUFG | tx_data1_in0                                                                            |                                                                                           |                1 |              7 |         7.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                              | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351                                |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                         | VexRiscv/IBusCachedPlugin_cache/state_reg_1                                               |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | uart_rx_fifo_syncfifo_re                                                                |                                                                                           |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | rx_data_rs232phyrx_next_value_ce1                                                       |                                                                                           |                1 |              8 |         8.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[11][0] | int_rst                                                                                   |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | uart_tx_fifo_syncfifo_re                                                                |                                                                                           |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                         | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[11]_0[0] |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/p_0_in33_in                                                        | VexRiscv/dataCache_1/stageB_flusher_counter[6]_i_1_n_0                                    |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | uart_rx_fifo_wrport_we__0                                                               |                                                                                           |                2 |             12 |         6.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/state_reg_3                                             |                                                                                           |                2 |             12 |         6.00 |
|  clk100_IBUF_BUFG | sel                                                                                     | VexRiscv/IBusCachedPlugin_cache/int_rst_reg                                               |                5 |             20 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                         | VexRiscv/dataCache_1/reset0                                                               |               11 |             22 |         2.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                          |                                                                                           |                6 |             27 |         4.50 |
|  clk100_IBUF_BUFG |                                                                                         | VexRiscv/IBusCachedPlugin_cache/count_reg_16_sn_1                                         |                8 |             28 |         3.50 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/E[0]                                                               |                                                                                           |               11 |             30 |         2.73 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress[30]_i_1_n_0                          |                                                                                           |                8 |             30 |         3.75 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                   |                                                                                           |               14 |             30 |         2.14 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                     | VexRiscv/IBusCachedPlugin_cache/int_rst_reg_0                                             |               14 |             30 |         2.14 |
|  clk100_IBUF_BUFG |                                                                                         | tx_phase[31]_i_1_n_0                                                                      |                8 |             31 |         3.88 |
|  clk100_IBUF_BUFG |                                                                                         | rx_phase[31]_i_1_n_0                                                                      |                8 |             31 |         3.88 |
|  clk100_IBUF_BUFG | bus_errors                                                                              | int_rst                                                                                   |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/state_reg_5[0]                                          | int_rst                                                                                   |                7 |             32 |         4.57 |
|  clk100_IBUF_BUFG | VexRiscv/CsrPlugin_hadException                                                         |                                                                                           |               11 |             32 |         2.91 |
|  clk100_IBUF_BUFG | VexRiscv/memory_DivPlugin_rs1[0]                                                        | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                               |                6 |             32 |         5.33 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr    |                                                                                           |               21 |             32 |         1.52 |
|  clk100_IBUF_BUFG |                                                                                         | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[12]      |               11 |             32 |         2.91 |
|  clk100_IBUF_BUFG |                                                                                         | VexRiscv/IBusCachedPlugin_cache/state_reg_2                                               |                9 |             32 |         3.56 |
|  clk100_IBUF_BUFG | timer_update_value_re                                                                   | int_rst                                                                                   |                5 |             32 |         6.40 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/state_reg_6[0]                                          | int_rst                                                                                   |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                         | VexRiscv/IBusCachedPlugin_cache/state_reg_4[0]                                            |                9 |             32 |         3.56 |
|  clk100_IBUF_BUFG | VexRiscv/memory_DivPlugin_div_result                                                    |                                                                                           |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_1[0]                               |                                                                                           |               25 |             32 |         1.28 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                                  | VexRiscv/dataCache_1/reset0                                                               |               17 |             32 |         1.88 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_0[0]                                 |                                                                                           |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/E[0]                                                    | int_rst                                                                                   |                6 |             32 |         5.33 |
|  clk100_IBUF_BUFG | dna_status                                                                              | int_rst                                                                                   |               10 |             57 |         5.70 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0                                     |                                                                                           |               18 |             64 |         3.56 |
|  clk100_IBUF_BUFG |                                                                                         | int_rst                                                                                   |               30 |             67 |         2.23 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_io_mem_cmd_ready                                                   |                                                                                           |               21 |             70 |         3.33 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_ready                                           |                                                                                           |               21 |             70 |         3.33 |
|  clk100_IBUF_BUFG |                                                                                         |                                                                                           |               47 |            103 |         2.19 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/when_CsrPlugin_l909_3                                              |                                                                                           |               53 |            140 |         2.64 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                              |                                                                                           |               65 |            158 |         2.43 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                             |                                                                                           |               84 |            216 |         2.57 |
+-------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+


