#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fb0b3508720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb0b350dca0 .scope module, "controller_tb" "controller_tb" 3 1;
 .timescale 0 0;
P_0x7fb0b3504f30 .param/l "CLK" 0 3 4, +C4<00000000000000000000000000001010>;
v0x7fb0b341fac0_0 .var "cancel_button", 0 0;
v0x7fb0b341fb50_0 .var "clk", 0 0;
v0x7fb0b341fbe0_0 .var "door_status", 0 0;
v0x7fb0b341fc70_0 .var "power", 0 0;
v0x7fb0b341fd00_0 .var "start_button", 0 0;
v0x7fb0b341fd90_0 .net "state_display1", 6 0, L_0x7fb0b3420170;  1 drivers
v0x7fb0b341fe20_0 .net "state_display2", 6 0, L_0x7fb0b3420210;  1 drivers
v0x7fb0b341feb0_0 .net "state_display3", 6 0, L_0x7fb0b34202b0;  1 drivers
v0x7fb0b341ff40_0 .net "state_display4", 6 0, L_0x7fb0b3420350;  1 drivers
v0x7fb0b3420050_0 .net "time_display", 6 0, v0x7fb0b341f9a0_0;  1 drivers
v0x7fb0b34200e0_0 .var "timer", 6 0;
S_0x7fb0b350ded0 .scope module, "ctl" "controller" 3 21, 4 7 0, S_0x7fb0b350dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "power";
    .port_info 2 /INPUT 7 "timer";
    .port_info 3 /INPUT 1 "door_status";
    .port_info 4 /INPUT 1 "start_button";
    .port_info 5 /INPUT 1 "cancel_button";
    .port_info 6 /OUTPUT 7 "state_display1";
    .port_info 7 /OUTPUT 7 "state_display2";
    .port_info 8 /OUTPUT 7 "state_display3";
    .port_info 9 /OUTPUT 7 "state_display4";
    .port_info 10 /OUTPUT 7 "time_display";
v0x7fb0b341f730_0 .net "cancel_button", 0 0, v0x7fb0b341fac0_0;  1 drivers
v0x7fb0b3410990_0 .net "clk", 0 0, v0x7fb0b341fb50_0;  1 drivers
v0x7fb0b3410a20_0 .var "door_is_closed_but_still_waiting_for_start_to_be_pressed", 0 0;
v0x7fb0b3410ab0_0 .net "door_status", 0 0, v0x7fb0b341fbe0_0;  1 drivers
v0x7fb0b3406d70_0 .var "interrupts", 1 0;
v0x7fb0b3406e00_0 .net "power", 0 0, v0x7fb0b341fc70_0;  1 drivers
v0x7fb0b3406e90_0 .var "power_level", 0 0;
v0x7fb0b3406f20_0 .net "start_button", 0 0, v0x7fb0b341fd00_0;  1 drivers
v0x7fb0b3406fb0_0 .var/i "state", 31 0;
v0x7fb0b340ef10_0 .net "state_display1", 6 0, L_0x7fb0b3420170;  alias, 1 drivers
v0x7fb0b340efa0_0 .net "state_display2", 6 0, L_0x7fb0b3420210;  alias, 1 drivers
v0x7fb0b340f030_0 .net "state_display3", 6 0, L_0x7fb0b34202b0;  alias, 1 drivers
v0x7fb0b340f0c0_0 .net "state_display4", 6 0, L_0x7fb0b3420350;  alias, 1 drivers
v0x7fb0b341f9a0_0 .var "time_display", 6 0;
v0x7fb0b341fa30_0 .net "timer", 6 0, v0x7fb0b34200e0_0;  1 drivers
E_0x7fb0b350dea0 .event edge, v0x7fb0b341fa30_0;
E_0x7fb0b350dbf0 .event posedge, v0x7fb0b3410990_0;
E_0x7fb0b350e1b0 .event posedge, v0x7fb0b3406f20_0;
E_0x7fb0b350e1e0 .event edge, v0x7fb0b3410ab0_0;
E_0x7fb0b350e220 .event posedge, v0x7fb0b3406f20_0, v0x7fb0b341f730_0;
E_0x7fb0b350e290 .event negedge, v0x7fb0b3410ab0_0;
L_0x7fb0b3420170 .part v0x7fb0b3412240_0, 21, 7;
L_0x7fb0b3420210 .part v0x7fb0b3412240_0, 14, 7;
L_0x7fb0b34202b0 .part v0x7fb0b3412240_0, 7, 7;
L_0x7fb0b3420350 .part v0x7fb0b3412240_0, 0, 7;
S_0x7fb0b350e2d0 .scope module, "display" "comb" 4 29, 4 114 0, S_0x7fb0b350ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "state";
    .port_info 1 /OUTPUT 28 "state_display";
v0x7fb0b350e530_0 .net "state", 31 0, v0x7fb0b3406fb0_0;  1 drivers
v0x7fb0b3412240_0 .var "state_display", 27 0;
E_0x7fb0b350e4e0 .event edge, v0x7fb0b350e530_0;
    .scope S_0x7fb0b350e2d0;
T_0 ;
Ewait_0 .event/or E_0x7fb0b350e4e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fb0b350e530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 101664591, 0, 28;
    %store/vec4 v0x7fb0b3412240_0, 0, 28;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 217169742, 0, 28;
    %store/vec4 v0x7fb0b3412240_0, 0, 28;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 129993423, 0, 28;
    %store/vec4 v0x7fb0b3412240_0, 0, 28;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb0b350ded0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb0b3406fb0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb0b3406d70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0b3410a20_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x7fb0b350ded0;
T_2 ;
    %wait E_0x7fb0b350e290;
    %load/vec4 v0x7fb0b3406fb0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb0b3406fb0_0, 0, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb0b350ded0;
T_3 ;
    %wait E_0x7fb0b350e220;
    ; show_stmt_assign_vector: Get l-value for compressed |= operand
    %load/vec4 v0x7fb0b3406d70_0;
    %pushi/vec4 1, 0, 32;
    %part/u 1;
    %load/vec4 v0x7fb0b341f730_0;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb0b3406d70_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed |= operand
    %load/vec4 v0x7fb0b3406d70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 1;
    %load/vec4 v0x7fb0b3406f20_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb0b3406d70_0, 4, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb0b350ded0;
T_4 ;
    %wait E_0x7fb0b350dbf0;
    %load/vec4 v0x7fb0b3406d70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb0b3406d70_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb0b3406fb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fb0b341f9a0_0, 0, 7;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb0b3406fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fb0b3406e00_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0b3406e90_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fb0b3406e00_0;
    %store/vec4 v0x7fb0b3406e90_0, 0, 1;
T_4.5 ;
    %load/vec4 v0x7fb0b341fa30_0;
    %load/vec4 v0x7fb0b341fa30_0;
    %xor;
    %cmpi/ne 0, 0, 7;
    %flag_mov 8, 6;
    %load/vec4 v0x7fb0b341fa30_0;
    %pad/u 32;
    %cmpi/u 120, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_4.6, 5;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v0x7fb0b341f9a0_0, 0, 7;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x7fb0b341fa30_0;
    %store/vec4 v0x7fb0b341f9a0_0, 0, 7;
T_4.7 ;
    %load/vec4 v0x7fb0b3406d70_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb0b3410ab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb0b3406d70_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb0b3406fb0_0, 0;
T_4.8 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fb0b3406fb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x7fb0b341f9a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fb0b341f9a0_0, 0, 7;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fb0b3406fb0_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x7fb0b3410ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
T_4.16 ;
    %load/vec4 v0x7fb0b3410ab0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.17, 6;
    %wait E_0x7fb0b350e1e0;
    %jmp T_4.16;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0b3410a20_0, 0, 1;
    %wait E_0x7fb0b350e1b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0b3410a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb0b3406d70_0, 4, 1;
T_4.14 ;
    %load/vec4 v0x7fb0b341f9a0_0;
    %subi 1, 0, 7;
    %store/vec4 v0x7fb0b341f9a0_0, 0, 7;
T_4.13 ;
T_4.10 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb0b350ded0;
T_5 ;
    %wait E_0x7fb0b350dea0;
    %load/vec4 v0x7fb0b3410ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb0b3410a20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.0, 9;
    %load/vec4 v0x7fb0b341fa30_0;
    %load/vec4 v0x7fb0b341fa30_0;
    %xor;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fb0b341fa30_0;
    %pad/u 32;
    %cmpi/u 120, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fb0b341fa30_0;
    %store/vec4 v0x7fb0b341f9a0_0, 0, 7;
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fb0b350dca0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0b341fb50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x7fb0b350dca0;
T_7 ;
T_7.0 ;
    %load/vec4 v0x7fb0b341fb50_0;
    %inv;
    %assign/vec4 v0x7fb0b341fb50_0, 0;
    %delay 5, 0;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x7fb0b350dca0;
T_8 ;
    %vpi_call/w 3 35 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb0b350dca0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fc70_0, 0;
    %pushi/vec4 60, 0, 7;
    %assign/vec4 v0x7fb0b34200e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fac0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fc70_0, 0;
    %pushi/vec4 100, 0, 7;
    %assign/vec4 v0x7fb0b34200e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 1005, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %delay 10, 0;
    %pushi/vec4 60, 0, 7;
    %assign/vec4 v0x7fb0b34200e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0b341fbe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fc70_0, 0;
    %pushi/vec4 60, 0, 7;
    %assign/vec4 v0x7fb0b34200e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fac0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fc70_0, 0;
    %pushi/vec4 100, 0, 7;
    %assign/vec4 v0x7fb0b34200e0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 405, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0b341fbe0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 605, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0b341fbe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0b341fbe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fc70_0, 0;
    %pushi/vec4 60, 0, 7;
    %assign/vec4 v0x7fb0b34200e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fac0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fc70_0, 0;
    %pushi/vec4 100, 0, 7;
    %assign/vec4 v0x7fb0b34200e0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 305, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %delay 10, 0;
    %pushi/vec4 50, 0, 7;
    %assign/vec4 v0x7fb0b34200e0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 505, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fc70_0, 0;
    %pushi/vec4 60, 0, 7;
    %assign/vec4 v0x7fb0b34200e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fac0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fc70_0, 0;
    %pushi/vec4 100, 0, 7;
    %assign/vec4 v0x7fb0b34200e0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fd00_0, 0;
    %delay 305, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0b341fac0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0b341fbe0_0, 0;
    %vpi_call/w 3 133 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "Lab_06_controller_tb.sv";
    "controller.sv";
