// Seed: 1390220908
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1
);
  always @(posedge 1 or 1) SystemTFIdentifier;
  logic id_2 = id_0;
endmodule
