# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Feb 06 15:55:13 2015
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: qgpwindowsvb-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical/specctra.did
# Current time = Fri Feb 06 15:55:14 2015
# PCB C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-360.0000 ylo=-1120.0000 xhi=16360.0000 yhi=16360.0000
# Total 943 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 324, Vias Processed 56
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 3
# Components Placed 978, Images Processed 1012, Padstacks Processed 24
# Nets Processed 872, Net Terminals 3311
# PCB Area=231040000.000  EIC=281  Area/EIC=822206.406  SMDs=692
# Total Pin Count: 3945
# Signal Connections Created 1291
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 872 Connections 2232 Unroutes 1996
# Signal Layers 2 Power Layers 3
# Wire Junctions 62, at vias 28 Total Vias 56
# Percent Connected    9.95
# Manhattan Length 3874773.7400 Horizontal 1850500.1380 Vertical 2024273.6020
# Routed Length 83076.7469 Horizontal 41001.3200 Vertical 42092.2800
# Ratio Actual / Manhattan   0.0214
# Unconnected Length 3805799.4000 Horizontal 1831414.6000 Vertical 1974384.8000
# Total Conflicts: 154 (Cross: 14, Clear: 140, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# Loading Do File pasde.do ...
# Loading Do File C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaac01612.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Fri Feb 06 15:55:17 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 872 Connections 2232 Unroutes 1996
# Signal Layers 2 Power Layers 3
# Wire Junctions 62, at vias 28 Total Vias 56
# Percent Connected    9.95
# Manhattan Length 3874773.7400 Horizontal 1850500.1380 Vertical 2024273.6020
# Routed Length 83076.7469 Horizontal 41001.3200 Vertical 42092.2800
# Ratio Actual / Manhattan   0.0214
# Unconnected Length 3805799.4000 Horizontal 1831414.6000 Vertical 1974384.8000
# Start Route Pass 1 of 25
# Routing 2048 wires.
# 142 bend points have been removed.
# 0 bend points have been removed.
# 33 bend points have been removed.
# Total Conflicts: 1399 (Cross: 1319, Clear: 80, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 271
# Attempts 2009 Successes 2009 Failures 0 Vias 1248
# Cpu Time = 0:00:10  Elapsed Time = 0:00:15
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 2867 wires.
# 151 bend points have been removed.
# 1 bend points have been removed.
# 73 bend points have been removed.
# Total Conflicts: 465 (Cross: 455, Clear: 10, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 271
# Attempts 2337 Successes 2337 Failures 0 Vias 1365
# Cpu Time = 0:00:13  Elapsed Time = 0:00:13
# Conflict Reduction  0.6676
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 3017 wires.
# Total Conflicts: 184 (Cross: 178, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 271
# Attempts 2393 Successes 2393 Failures 0 Vias 1434
# Cpu Time = 0:00:13  Elapsed Time = 0:00:14
# Conflict Reduction  0.6043
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 3232 wires.
# Total Conflicts: 38 (Cross: 34, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 271
# Attempts 2415 Successes 2415 Failures 0 Vias 1475
# Cpu Time = 0:00:09  Elapsed Time = 0:00:10
# Conflict Reduction  0.7935
# End Pass 4 of 25
# 171 bend points have been removed.
# 0 bend points have been removed.
# 72 bend points have been removed.
# Start Route Pass 5 of 25
# Routing 87 wires.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 270
# Attempts 86 Successes 86 Failures 0 Vias 1502
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 5 of 25
# Start Route Pass 6 of 25
# Routing 5 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 270
# Attempts 4 Successes 4 Failures 0 Vias 1503
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 270
# Attempts 0 Successes 0 Failures 0 Vias 1503
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 7 of 25
# Cpu Time = 0:00:48  Elapsed Time = 0:00:58
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|  1319|    80|   0|  271| 1248|    0|   0|  0|  0:00:10|  0:00:10|
# Route    |  2|   455|    10|   0|  271| 1365|    0|   0| 66|  0:00:13|  0:00:23|
# Route    |  3|   178|     6|   0|  271| 1434|    0|   0| 60|  0:00:13|  0:00:36|
# Route    |  4|    34|     4|   0|  271| 1475|    0|   0| 79|  0:00:09|  0:00:45|
# Route    |  5|     0|     1|   0|  270| 1502|    0|   0| 97|  0:00:02|  0:00:47|
# Route    |  6|     0|     0|   0|  270| 1503|    0|   0|100|  0:00:01|  0:00:48|
# Route    |  7|     0|     0|   0|  270| 1503|    0|   0|  0|  0:00:00|  0:00:48|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:48
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 872 Connections 2232 Unroutes 270
# Signal Layers 2 Power Layers 3
# Wire Junctions 535, at vias 230 Total Vias 1503
# Percent Connected   87.90
# Manhattan Length 3859829.4400 Horizontal 1843894.9780 Vertical 2015934.4620
# Routed Length 1744322.6452 Horizontal 892953.1100 Vertical 851372.4700
# Ratio Actual / Manhattan   0.4519
# Unconnected Length 2247983.5000 Horizontal 1036518.8800 Vertical 1211464.6200
clean 2
# Current time = Fri Feb 06 15:56:18 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 872 Connections 2232 Unroutes 270
# Signal Layers 2 Power Layers 3
# Wire Junctions 535, at vias 230 Total Vias 1503
# Percent Connected   87.90
# Manhattan Length 3859829.4400 Horizontal 1843894.9780 Vertical 2015934.4620
# Routed Length 1744322.6452 Horizontal 892953.1100 Vertical 851372.4700
# Ratio Actual / Manhattan   0.4519
# Unconnected Length 2247983.5000 Horizontal 1036518.8800 Vertical 1211464.6200
# Start Clean Pass 1 of 2
# Routing 3137 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 270
# Attempts 2449 Successes 2448 Failures 1 Vias 1422
# Cpu Time = 0:00:05  Elapsed Time = 0:00:06
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 3168 wires.
# 10 bend points have been removed.
# 0 bend points have been removed.
# 14 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 270
# Attempts 2470 Successes 2469 Failures 1 Vias 1411
# Cpu Time = 0:00:05  Elapsed Time = 0:00:07
# End Pass 2 of 2
# Cpu Time = 0:00:11  Elapsed Time = 0:00:14
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|  1319|    80|   0|  271| 1248|    0|   0|  0|  0:00:10|  0:00:10|
# Route    |  2|   455|    10|   0|  271| 1365|    0|   0| 66|  0:00:13|  0:00:23|
# Route    |  3|   178|     6|   0|  271| 1434|    0|   0| 60|  0:00:13|  0:00:36|
# Route    |  4|    34|     4|   0|  271| 1475|    0|   0| 79|  0:00:09|  0:00:45|
# Route    |  5|     0|     1|   0|  270| 1502|    0|   0| 97|  0:00:02|  0:00:47|
# Route    |  6|     0|     0|   0|  270| 1503|    0|   0|100|  0:00:01|  0:00:48|
# Route    |  7|     0|     0|   0|  270| 1503|    0|   0|  0|  0:00:00|  0:00:48|
# Clean    |  8|     0|     0|   1|  270| 1422|    0|   0|   |  0:00:05|  0:00:53|
# Clean    |  9|     0|     0|   1|  270| 1411|    0|   0|   |  0:00:05|  0:00:58|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:58
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 872 Connections 2232 Unroutes 270
# Signal Layers 2 Power Layers 3
# Wire Junctions 563, at vias 252 Total Vias 1411
# Percent Connected   87.90
# Manhattan Length 3854995.2800 Horizontal 1842013.4360 Vertical 2012981.8440
# Routed Length 1731733.4552 Horizontal 887333.3400 Vertical 844403.0500
# Ratio Actual / Manhattan   0.4492
# Unconnected Length 2248785.1000 Horizontal 1037048.1900 Vertical 1211736.9100
write routes (changed_only) (reset_changed) C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaad01612.tmp
# Routing Written to File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaad01612.tmp
quit
