#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan 17 10:50:34 2020
# Process ID: 13480
# Current directory: P:/mandelbrot_nouveau
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7684 P:\mandelbrot_nouveau\mandelbrot_nouveau.xpr
# Log file: P:/mandelbrot_nouveau/vivado.log
# Journal file: P:/mandelbrot_nouveau\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/mandelbrot_nouveau/mandelbrot_nouveau.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'P:/FRACTALE/fractale/convergence/convergence/convergence.srcs/sources_1/new/convergence.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'P:/FRACTALE/fractale/convergence/convergence/convergence.srcs/sources_1/new/couleur.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'P:/FRACTALE/fractale/convergence/convergence/convergence.srcs/sources_1/new/iteration.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'P:/FRACTALE/fractale/convergence/convergence/convergence.srcs/sources_1/new/point.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'P:/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'p:/net/e/floupias001/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/Mandelbrot.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 787.680 ; gain = 125.621
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF785A
set_property PROGRAM.FILE {P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_1/top_Mandelbrot.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_1/top_Mandelbrot.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd7aa73214ae4eda9ffc513e7a1aaaa3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 8 elements ; formal iteration_in expects 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:258]
ERROR: [VRFC 10-665] expression has 8 elements ; formal iteration_out expects 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:259]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_mandelbrot_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/couleur.vhd] -no_script -reset -force -quiet
remove_files  P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/couleur.vhd
remove_files  P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/couleur.vhd
WARNING: [Vivado 12-818] No files matched 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/couleur.vhd'
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd7aa73214ae4eda9ffc513e7a1aaaa3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 8 elements ; formal iteration_in expects 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:258]
ERROR: [VRFC 10-665] expression has 8 elements ; formal iteration_out expects 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:259]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_mandelbrot_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_Mandelbrot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1633.711 ; gain = 115.648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:56]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:122]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:138]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:56]
INFO: [Synth 8-638] synthesizing module 'ViewController' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:29]
WARNING: [Synth 8-614] signal 's_zoom' is read in the process but is not in the sensitivity list [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:29]
INFO: [Synth 8-638] synthesizing module 'convergence' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:44]
INFO: [Synth 8-3491] module 'point' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:34' bound to instance 'g_point' of component 'point' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:237]
INFO: [Synth 8-638] synthesizing module 'point' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:48]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_1' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:256]
INFO: [Synth 8-638] synthesizing module 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:53]
ERROR: [Synth 8-690] width mismatch in assignment; target has 7 bits, source has 8 bits [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:108]
ERROR: [Synth 8-285] failed synthesizing module 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:53]
ERROR: [Synth 8-285] failed synthesizing module 'convergence' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'top_Mandelbrot' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1674.379 ; gain = 156.316
---------------------------------------------------------------------------------
RTL Elaboration failed
26 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_Mandelbrot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1678.305 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:56]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:122]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:138]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:56]
INFO: [Synth 8-638] synthesizing module 'ViewController' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:29]
WARNING: [Synth 8-614] signal 's_zoom' is read in the process but is not in the sensitivity list [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:29]
INFO: [Synth 8-638] synthesizing module 'convergence' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:44]
INFO: [Synth 8-3491] module 'point' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:34' bound to instance 'g_point' of component 'point' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:237]
INFO: [Synth 8-638] synthesizing module 'point' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:48]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_1' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:256]
INFO: [Synth 8-638] synthesizing module 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element r2_64_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element i2_64_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element i2_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element zreal_zimag_64_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element deux_zreal_zimag_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:53]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:256]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_2' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:275]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:275]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_3' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:294]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:294]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_4' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:313]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:313]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_5' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:333]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:333]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_6' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:352]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:352]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_7' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:371]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:371]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_8' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:390]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:390]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_9' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:409]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:409]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_10' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:429]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:429]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_11' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:448]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:448]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_12' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:467]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:467]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_13' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:486]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:486]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_14' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:505]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:505]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_15' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:525]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:525]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_16' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:544]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:544]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_17' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:563]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:563]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_18' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:582]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:582]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_19' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:601]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_in': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:601]
ERROR: [Synth 8-549] port width mismatch for port 'iteration_out': port width = 8, actual width = 7 [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:205]
ERROR: [Synth 8-285] failed synthesizing module 'convergence' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'top_Mandelbrot' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.246 ; gain = 2.941
---------------------------------------------------------------------------------
RTL Elaboration failed
45 Infos, 7 Warnings, 0 Critical Warnings and 41 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_Mandelbrot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1684.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:56]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:122]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:138]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:56]
INFO: [Synth 8-638] synthesizing module 'ViewController' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:29]
WARNING: [Synth 8-614] signal 's_zoom' is read in the process but is not in the sensitivity list [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd:29]
INFO: [Synth 8-638] synthesizing module 'convergence' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:44]
INFO: [Synth 8-3491] module 'point' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:34' bound to instance 'g_point' of component 'point' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:237]
INFO: [Synth 8-638] synthesizing module 'point' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd:48]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_1' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:256]
INFO: [Synth 8-638] synthesizing module 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element r2_64_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element i2_64_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element i2_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element zreal_zimag_64_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element deux_zreal_zimag_reg was removed.  [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:53]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_2' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:275]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_3' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:294]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_4' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:313]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_5' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:333]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_6' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:352]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_7' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:371]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_8' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:390]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_9' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:409]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_10' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:429]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_11' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:448]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_12' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:467]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_13' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:486]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_14' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:505]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_15' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:525]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_16' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:544]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_17' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:563]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_18' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:582]
INFO: [Synth 8-3491] module 'iteration' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd:34' bound to instance 'g_it_19' of component 'iteration' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
ERROR: [Synth 8-426] missing choice(s) 32'b00000000000000000000000000010101 to 8'b11111111 in case statement [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/vga_bitmap_640x480.vhd:192]
ERROR: [Synth 8-285] failed synthesizing module 'VGA_bitmap_640x480' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'Affichage_VGA' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_VGA.vhd:42]
ERROR: [Synth 8-285] failed synthesizing module 'top_Mandelbrot' [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1693.715 ; gain = 8.871
---------------------------------------------------------------------------------
RTL Elaboration failed
54 Infos, 7 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd7aa73214ae4eda9ffc513e7a1aaaa3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/vga_bitmap_640x480.vhd:192]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_mandelbrot_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd7aa73214ae4eda9ffc513e7a1aaaa3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(burst_on_hold=tru...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [push_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [convergence_default]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(bit_per_pixe...]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Built simulation snapshot top_Mandelbrot_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:P:/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:P:/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {P:/mandelbrot_nouveau/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config P:/mandelbrot_nouveau/top_Mandelbrot_tb_behav.wcfg
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1707.918 ; gain = 12.527
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 us
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1711.520 ; gain = 0.438
run 10000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1713.793 ; gain = 2.273
save_wave_config {P:/mandelbrot_nouveau/top_Mandelbrot_tb_behav.wcfg}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF785A
