
	ifndef	__16F15345
	MESSG	"Processor-eader file mismatc. Verify selected processor."
	ENDIF

;==========================================================================
;
; Register definitions
;
;==========================================================================

W	EQU	0
F	EQU	1

;-----	Register	Files
; Core	Registers
INDF0	equ	0x0000
INDF1	equ	0x0001
PCL	equ	0x0002
STATUS	equ	0x0003
; bitfield definitions
C	equ	0x0000
DC	equ	0x0001
Z	equ	0x0002
nPD	equ	0x0003
nTO	equ	0x0004

FSR0L	equ	0x0004
FSR0H	equ	0x0005
FSR1L	equ	0x0006
FSR1H	equ	0x0007
BSR	equ	0x0008
WREG	equ	0x0009
PCLATH	equ	0x000A
INTCON	equ	0x000B
; bitfield definitions
INTEDG	equ	0x0000
PEIE	equ	0x0006
GIE	equ	0x0007

; Bank	0x0
PORTA	equ	0x000C
PORTB	equ	0x000D
PORTC	equ	0x000E
TRISA	equ	0x0012
TRISB	equ	0x0013
TRISC	equ	0x0014
LATA	equ	0x0018
LATB	equ	0x0019
LATC	equ	0x001A

; Bank	1
ADRESL	equ	0x009B
ADRESH	equ	0x009C
ADCON0	equ	0x009D
ADCON1	equ	0x009E
ADACT	equ	0x009F

; Bank	2
RC1REG	equ	0x0119
TX1REG	equ	0x011A
SP1BRGL	equ	0x011B
SP1BRGH	equ	0x011C
RC1STA	equ	0x011D
; bitfield definitions
RX9D	equ	0x0000
OERR	equ	0x0001
FERR	equ	0x0002
ADDEN	equ	0x0003
CREN	equ	0x0004
SREN	equ	0x0005
RX9	equ	0x0006
SPEN	equ	0x0007

TX1STA	equ	0x011E
; bitfield definitions
TX9D	equ	0x0000
TRMT	equ	0x0001
BRGH	equ	0x0002
SENDB	equ	0x0003
SYNC	equ	0x0004
TXEN	equ	0x0005
TX9	equ	0x0006
CSRC	equ	0x0007

BAUD1CON	equ	0x011F
; bitfield definitions
ABDEN	equ	0x0000
WUE	equ	0x0001
BRG16	equ	0x0003
SCKP	equ	0x0004
RCIDL	equ	0x0006
ABDOVF	equ	0x0007

; Bank	3
SSP1BUF	equ	0x018C
SSP1ADD	equ	0x018D
SSP1MSK	equ	0x018E

SSP1STAT	equ	0x018F
; bitfield definitions
BF	equ	0x0000
UA	equ	0x0001
R_nW	equ	0x0002
S	equ	0x0003
P	equ	0x0004
D_nA	equ	0x0005
CKE	equ	0x0006
SMP	equ	0x0007

SSP1CON1	equ	0x0190
; bitfield definitions
SSPM0	equ	0x0000
SSPM1	equ	0x0001
SSPM2	equ	0x0002
SSPM3	equ	0x0003
CKP	equ	0x0004
SSPEN	equ	0x0005
SSPOV	equ	0x0006
WCOL	equ	0x0007

SSP1CON2	equ	0x0191
; bitfield definitions
SEN	equ	0x0000
RSEN	equ	0x0001
PEN	equ	0x0002
RCEN	equ	0x0003
ACKEN	equ	0x0004
ACKDT	equ	0x0005
ACKSTAT	equ	0x0006
GCEN	equ	0x0007

SSP1CON3	equ	0x0192
; bitfield definitions
DHEN	equ	0x0000
AHEN	equ	0x0001
SBCDE	equ	0x0002
SDAHT	equ	0x0003
BOEN	equ	0x0004
SCIE	equ	0x0005
PCIE	equ	0x0006
ACKTIM	equ	0x0007

;	Bank	4
TMR1L	equ	0x020C
TMR1H	equ	0x020D

T1CON	equ	0x020E
; bitfield definitions
TMR1ON	equ	0x0000
RD16	equ	0x0001
nSYNC	equ	0x0002
T1RD16	equ	0x0001
nT1SYNC	equ	0x0002
T1CKPS0	equ	0x0004
T1CKPS1	equ	0x0005
CKPS0	equ	0x0004
CKPS1	equ	0x0005

T1GCON	equ	0x020F
; bitfield definitions
GVAL	equ	0x0002
GGO_nDONE	equ	0x0003
GSPM	equ	0x0004
GTM	equ	0x0005
GPOL	equ	0x0006
T1GVAL	equ	0x0002
T1GGO_nDONE	equ	0x0003
T1GSPM	equ	0x0004
T1GTM	equ	0x0005
T1GPOL	equ	0x0006
T1GE	equ	0x0007
T1GGO	equ	0x0003

T1GATE	equ	0x0210
; bitfield definitions
T1GSS0	equ	0x0000
T1GSS1	equ	0x0001
T1GSS2	equ	0x0002
T1GSS3	equ	0x0003
T1GSS4	equ	0x0004

T1CLK	equ	0x0211
; bitfield definitions
T1CS0	equ	0x0000
T1CS1	equ	0x0001
T1CS2	equ	0x0002
T1CS3	equ	0x0003

; Bank	5
T2TMR	equ	0x028C
T2PR	equ	0x028D

T2CON	equ	0x028E
; bitfield definitions
T2ON	equ	0x0007
T2OUTPS0	equ	0x0000
T2OUTPS1	equ	0x0001
T2OUTPS2	equ	0x0002
T2OUTPS3	equ	0x0003
T2CKPS0	equ	0x0004
T2CKPS1	equ	0x0005
T2CKPS2	equ	0x0006

T2HLT	equ	0x028F
; bitfield definitions
T2MODE0	equ	0x0000
T2MODE1	equ	0x0001
T2MODE2	equ	0x0002
T2MODE3	equ	0x0003
T2MODE4	equ	0x0004
T2CKSYNC	equ	0x0005
T2CKPOL	equ	0x0006
T2PSYNC	equ	0x0007

T2CLKCON	equ	0x0290
; bitfield definitions
T2CS0	equ	0x0000
T2CS1	equ	0x0001
T2CS2	equ	0x0002
T2CS3	equ	0x0003

T2RST	equ	0x0291
; bitfield definitions
T2RSEL0	equ	0x0000
T2RSEL1	equ	0x0001
T2RSEL2	equ	0x0002
T2RSEL3	equ	0x0003

; Bank	6
CCPR1L	equ	0x030C
CCPR1H	equ	0x030D

CCP1CON	equ	0x030E
; bitfield definitions
CCP1MODE0	equ	0x0000
CCP1MODE1	equ	0x0001
CCP1MODE2	equ	0x0002
CCP1MODE3	equ	0x0003
CCP1FMT	equ	0x0004
CCP1OUT	equ	0x0005
CCP1EN	equ	0x0007

CCP1CAP	equ	0x030F
; bitfield definitions
CCP1CTS0	equ	0x0000
CCP1CTS1	equ	0x0001
CCP1CTS2	equ	0x0002

CCPR2L	equ	0x0310
CCPR2H	equ	0x0311

CCP2CON	equ	0x0312
; bitfield definitions
CCP2MODE0	equ	0x0000
CCP2MODE1	equ	0x0001
CCP2MODE2	equ	0x0002
CCP2MODE3	equ	0x0003
CCP2FMT	equ	0x0004
CCP2OUT	equ	0x0005
CCP2EN	equ	0x0007

CCP2CAP	equ	0x0313
; bitfield definitions
CCP2CTS0	equ	0x0000
CCP2CTS1	equ	0x0001
CCP2CTS2	equ	0x0002

PWM3DCL	equ	0x0314
; bitfield definitions
PWM3DC0	equ	0x0006
PWM3DC1	equ	0x0007

PWM3DCH	equ	0x0315
; bitfield definitions
PWM3DC2	equ	0x0000
PWM3DC3	equ	0x0001
PWM3DC4	equ	0x0002
PWM3DC5	equ	0x0003
PWM3DC6	equ	0x0004
PWM3DC7	equ	0x0005
PWM3DC8	equ	0x0006
PWM3DC9	equ	0x0007

PWM3CON	equ	0x0316
; bitfield definitions
PWM3POL	equ	0x0004
PWM3OUT	equ	0x0005
PWM3EN	equ	0x0007

PWM4DCL	equ	0x0318
; bitfield definitions
PWM4DC0	equ	0x0006
PWM4DC1	equ	0x0007

PWM4DCH	equ	0x0319
; bitfield definitions
PWM4DC2	equ	0x0000
PWM4DC3	equ	0x0001
PWM4DC4	equ	0x0002
PWM4DC5	equ	0x0003
PWM4DC6	equ	0x0004
PWM4DC7	equ	0x0005
PWM4DC8	equ	0x0006
PWM4DC9	equ	0x0007

PWM4CON	equ	0x031A
; bitfield definitions
PWM4POL	equ	0x0004
PWM4OUT	equ	0x0005
PWM4EN	equ	0x0007

PWM5DCL	equ	0x031C
; bitfield definitions
PWM5DC0	equ	0x0006
PWM5DC1	equ	0x0007

PWM5DCH	equ	0x031D
; bitfield definitions
PWM5DC2	equ	0x0000
PWM5DC3	equ	0x0001
PWM5DC4	equ	0x0002
PWM5DC5	equ	0x0003
PWM5DC6	equ	0x0004
PWM5DC7	equ	0x0005
PWM5DC8	equ	0x0006
PWM5DC9	equ	0x0007

PWM5CON	equ	0x031E
; bitfield definitions
PWM5POL	equ	0x0004
PWM5OUT	equ	0x0005
PWM5EN	equ	0x0007

; Bank	7

PWM6DCL	equ	0x038C
; bitfield definitions
PWM6DC0	equ	0x0006
PWM6DC1	equ	0x0007

PWM6DCH	equ	0x038D
; bitfield definitions
PWM6DC2	equ	0x0000
PWM6DC3	equ	0x0001
PWM6DC4	equ	0x0002
PWM6DC5	equ	0x0003
PWM6DC6	equ	0x0004
PWM6DC7	equ	0x0005
PWM6DC8	equ	0x0006
PWM6DC9	equ	0x0007

PWM6CON	equ	0x038E
; bitfield definitions
PWM6POL	equ	0x0004
PWM6OUT	equ	0x0005
PWM6EN	equ	0x0007

; Bank	11
NCO1ACCL	equ	0x058C
NCO1ACCH	equ	0x058D
NCO1ACCU	equ	0x058E

NCO1INCL	equ	0x058F
NCO1INCH	equ	0x0590
NCO1INCU	equ	0x0591

NCO1CON	equ	0x0592
; bitfield definitions
N1PFM	equ	0x0000
N1POL	equ	0x0004
N1OUT	equ	0x0005
N1EN	equ	0x0007

NCO1CLK	equ	0x0593
; bitfield definitions
N1CKS0	equ	0x0000
N1CKS1	equ	0x0001
N1CKS2	equ	0x0002
N1PWS0	equ	0x0005
N1PWS1	equ	0x0006
N1PWS2	equ	0x0007

TMR0L	equ	0x059C
TMR0H	equ	0x059D

T0CON0	equ	0x059E
; bitfield definitions
T0OUTPS	equ	0x0000
T016BIT	equ	0x0004
T0OUT	equ	0x0005
T0EN	equ	0x0007
T0OUTPS0	equ	0x0000
T0OUTPS1	equ	0x0001
T0OUTPS2	equ	0x0002
T0OUTPS3	equ	0x0003

T0CON1	equ	0x059F
; bitfield definitions
T0PS0	equ	0x0000
T0PS1	equ	0x0001
T0PS2	equ	0x0002
T0PS3	equ	0x0003
T0ASYNC	equ	0x0004
T0CS0	equ	0x0005
T0CS1	equ	0x0006
T0CS2	equ	0x0007

; Bank	12

CWG1CLKCON	equ	0x060C
; bitfield definitions
CWG1CS	equ	0x0000

CWG1DAT	equ	0x060D
; bitfield definitions
CWG1DAT0	equ	0x0000
CWG1DAT1	equ	0x0001
CWG1DAT2	equ	0x0002
CWG1DAT3	equ	0x0003

CWG1DBR	equ	0x060E
; bitfield definitions
CWG1DBR0	equ	0x0000
CWG1DBR1	equ	0x0001
CWG1DBR2	equ	0x0002
CWG1DBR3	equ	0x0003
CWG1DBR4	equ	0x0004
CWG1DBR5	equ	0x0005

CWG1DBF	equ	0x060F
; bitfield definitions
CWG1DBF0	equ	0x0000
CWG1DBF1	equ	0x0001
CWG1DBF2	equ	0x0002
CWG1DBF3	equ	0x0003
CWG1DBF4	equ	0x0004
CWG1DBF5	equ	0x0005

CWG1CON0	equ	0x0610
; bitfield definitions
CWG1MODE0	equ	0x0000
CWG1MODE1	equ	0x0001
CWG1MODE2	equ	0x0002
CWG1LD	equ	0x0006
CWG1EN	equ	0x0007

CWG1CON1	equ	0x0611
; bitfield definitions
CWG1POLA	equ	0x0000
CWG1POLB	equ	0x0001
CWG1POLC	equ	0x0002
CWG1POLD	equ	0x0003
CWG1IN	equ	0x0005

CWG1AS0	equ	0x0612
; bitfield definitions
CWG1LSAC0	equ	0x0002
CWG1LSAC1	equ	0x0003
CWG1LSBD0	equ	0x0004
CWG1LSBD1	equ	0x0005
CWG1REN	equ	0x0006
CWG1SHUTDOWN	equ	0x0007

CWG1AS1	equ	0x0613
; bitfield definitions
CWG1AS1_AS0E	equ	0x0000
CWG1AS1_AS1E	equ	0x0001
CWG1AS1_AS2E	equ	0x0002
CWG1AS1_AS3E	equ	0x0003
CWG1AS1_AS4E	equ	0x0004

CWG1STR	equ	0x0614
; bitfield definitions
CWG1STRA	equ	0x0000
CWG1STRB	equ	0x0001
CWG1STRC	equ	0x0002
CWG1STRD	equ	0x0003
CWG1OVRA	equ	0x0004
CWG1OVRB	equ	0x0005
CWG1OVRC	equ	0x0006
CWG1OVRD	equ	0x0007

; Bank	14

PIR0	equ	0x070C
; bitfield definitions
INTF	equ	0x0000
IOCIF	equ	0x0004
TMR0IF	equ	0x0005

PIR1	equ	0x070D
; bitfield definitions
ADIF	equ	0x0000
ADTIF	equ	0x0001
CSWIF	equ	0x0006
OSFIF	equ	0x0007

PIR2	equ	0x070E
; bitfield definitions
C1IF	equ	0x0000
C2IF	equ	0x0001
ZCDIF	equ	0x0006

PIR3	equ	0x070F
; bitfield definitions
SSP1IF	equ	0x0000
BCL1IF	equ	0x0001
TX1IF	equ	0x0004
RC1IF	equ	0x0005
TX2IF	equ	0x0006
RC2IF	equ	0x0007

PIR4	equ	0x0710
; bitfield definitions
TMR1IF	equ	0x0000
TMR2IF	equ	0x0001

PIR5	equ	0x0711
; bitfield definitions
TMR1GIF	equ	0x0000
CLC1IF	equ	0x0004
CLC2IF	equ	0x0005
CLC3IF	equ	0x0006
CLC4IF	equ	0x0007

PIR6	equ	0x0712
; bitfield definitions
CCP1IF	equ	0x0000
CCP2IF	equ	0x0001

PIR7	equ	0x0713
; bitfield definitions
CWG1IF	equ	0x0000
NCO1IF	equ	0x0004
NVMIF	equ	0x0005
NCOIF	equ	0x0004

PIE0	equ	0x0716
; bitfield definitions
INTE	equ	0x0000
IOCIE	equ	0x0004
TMR0IE	equ	0x0005

PIE1	equ	0x0717
; bitfield definitions
ADIE	equ	0x0000
CSWIE	equ	0x0006
PIE1_OSFIE	equ	0x0007

PIE2	equ	0x0718
; bitfield definitions
C1IE	equ	0x0000
C2IE	equ	0x0001
ZCDIE	equ	0x0006

PIE3	equ	0x0719
; bitfield definitions
SSP1IE	equ	0x0000
BCL1IE	equ	0x0001
TX1IE	equ	0x0004
RC1IE	equ	0x0005
TX2IE	equ	0x0006
RC2IE	equ	0x0007

PIE4	equ	0x071A
; bitfield definitions
TMR1IE	equ	0x0000
TMR2IE	equ	0x0001

PIE5	equ	0x071B
; bitfield definitions
TMR1GIE	equ	0x0000
CLC1IE	equ	0x0004
CLC2IE	equ	0x0005
CLC3IE	equ	0x0006
CLC4IE	equ	0x0007

PIE6	equ	0x071C
; bitfield definitions
CCP1IE	equ	0x0000
CCP2IE	equ	0x0001

PIE7	equ	0x071D
; bitfield definitions
CWG1IE	equ	0x0000
NCO1IE	equ	0x0004
NVMIE	equ	0x0005
NCOIE	equ	0x0004

; Bank	15

PMD0	equ	0x0796
; bitfield definitions
PMD0_IOCMD	equ	0x0000
PMD0_CLKRMD	equ	0x0001
PMD0_NVMMD	equ	0x0002
PMD0_FVRMD	equ	0x0006
PMD0_SYSCMD	equ	0x0007

PMD1	equ	0x0797
; bitfield definitions
PMD1_TMR0MD	equ	0x0000
PMD1_TMR1MD	equ	0x0001
PMD1_TMR2MD	equ	0x0002
PMD1_DDS1MD	equ	0x0007
PMD1_NCOMD	equ	0x0007

PMD2	equ	0x0798
; bitfield definitions
PMD2_ZCDMD	equ	0x0000
PMD2_CMP1MD	equ	0x0001
PMD2_CMP2MD	equ	0x0002
PMD2_ADCMD	equ	0x0005
PMD2_DAC1MD	equ	0x0006

PMD3	equ	0x0799
; bitfield definitions
PMD3_CCP1MD	equ	0x0000
PMD3_CCP2MD	equ	0x0001
PMD3_PWM3MD	equ	0x0002
PMD3_PWM4MD	equ	0x0003
PMD3_PWM5MD	equ	0x0004
PMD3_PWM6MD	equ	0x0005

PMD4	equ	0x079A
; bitfield definitions
PMD4_CWG1MD	equ	0x0000
PMD4_MSSP1MD	equ	0x0004
PMD4_UART1MD	equ	0x0006
PMD4_UART2MD	equ	0x0007

PMD5	equ	0x079B
; bitfield definitions
PMD5_CLC1MD	equ	0x0001
PMD5_CLC2MD	equ	0x0002
PMD5_CLC3MD	equ	0x0003
PMD5_CLC4MD	equ	0x0004

; Bank	16

WDTCON0	equ	0x080C
; bitfield definitions
WDTSEN	equ	0x0000
WDTPS0	equ	0x0001
WDTPS1	equ	0x0002
WDTPS2	equ	0x0003
WDTPS3	equ	0x0004
WDTPS4	equ	0x0005

WDTCON1	equ	0x080D
; bitfield definitions
WDTWINDOW0	equ	0x0000
WDTWINDOW1	equ	0x0001
WDTWINDOW2	equ	0x0002
WDTCS0	equ	0x0004
WDTCS1	equ	0x0005
WDTCS2	equ	0x0006

WDTPSL	equ	0x080E
WDTPSH	equ	0x080F
WDTTU	equ	0x0810

BORCON	equ	0x0811
; bitfield definitions
BORRDY	equ	0x0000
SBOREN	equ	0x0007

VREGCON	equ	0x0812
; bitfield definitions
VREGPM	equ	0x0001

PCON0	equ	0x0813
; bitfield definitions
PCON0_nBOR	equ	0x0000
PCON0_nPOR	equ	0x0001
PCON0_nRI	equ	0x0002
PCON0_nRMCLR	equ	0x0003
PCON0_nRWDT	equ	0x0004
PCON0_nWDTWV	equ	0x0005
PCON0_STKUNF	equ	0x0006
PCON0_STKOVF	equ	0x0007

PCON1	equ	0x0814
; bitfield definitions
PCON1_nMEMV	equ	0x0001

NVMADRL	equ	0x081A
NVMADRH	equ	0x081B
NVMDATL	equ	0x081C
NVMDATH	equ	0x081D

NVMCON1	equ	0x081E
; bitfield definitions
NVMCON1_RD	equ	0x0000
NVMCON1_WR	equ	0x0001
NVMCON1_WREN	equ	0x0002
NVMCON1_WRERR	equ	0x0003
NVMCON1_FREE	equ	0x0004
NVMCON1_LWLO	equ	0x0005
NVMCON1_NVMREGS	equ	0x0006

NVMCON2	equ	0x081F

; Bank	17

CPUDOZE	equ	0x088C
; bitfield definitions
CPUDOZE_DOZE	equ	0x0000
CPUDOZE_DOE	equ	0x0004
CPUDOZE_ROI	equ	0x0005
CPUDOZE_DOZEN	equ	0x0006
CPUDOZE_IDLEN	equ	0x0007
CPUDOZE_DOZE0	equ	0x0000
CPUDOZE_DOZE1	equ	0x0001
CPUDOZE_DOZE2	equ	0x0002

OSCCON1	equ	0x088D
; bitfield definitions
OSCCON1_NDIV	equ	0x0000
OSCCON1_NOSC	equ	0x0004
OSCCON1_NDIV0	equ	0x0000
OSCCON1_NDIV1	equ	0x0001
OSCCON1_NDIV2	equ	0x0002
OSCCON1_NDIV3	equ	0x0003
OSCCON1_NOSC0	equ	0x0004
OSCCON1_NOSC1	equ	0x0005
OSCCON1_NOSC2	equ	0x0006

OSCCON2	equ	0x088E
; bitfield definitions
OSCCON2_CDIV	equ	0x0000
OSCCON2_COSC	equ	0x0004
OSCCON2_CDIV0	equ	0x0000
OSCCON2_CDIV1	equ	0x0001
OSCCON2_CDIV2	equ	0x0002
OSCCON2_CDIV3	equ	0x0003
OSCCON2_COSC0	equ	0x0004
OSCCON2_COSC1	equ	0x0005
OSCCON2_COSC2	equ	0x0006

OSCCON3	equ	0x088F
; bitfield definitions
OSCCON3_NOSCR	equ	0x0003
OSCCON3_ORDY	equ	0x0004
OSCCON3_SOSCPWR	equ	0x0006
OSCCON3_CSWHOLD	equ	0x0007

OSCSTAT	equ	0x0890
; bitfield definitions
OSCSTAT_PLLR	equ	0x0000
OSCSTAT_ADOR	equ	0x0002
OSCSTAT_SOR	equ	0x0003
OSCSTAT_LFOR	equ	0x0004
OSCSTAT_MFOR	equ	0x0005
OSCSTAT_HFOR	equ	0x0006
OSCSTAT_EXTOR	equ	0x0007

OSCEN	equ	0x0891
; bitfield definitions
OSCEN_ADOEN	equ	0x0002
OSCEN_SOSCEN	equ	0x0003
OSCEN_LFOEN	equ	0x0004
OSCEN_MFOEN	equ	0x0005
OSCEN_HFOEN	equ	0x0006
OSCEN_EXTOEN	equ	0x0007

OSCTUNE	equ	0x0892
; bitfield definitions
OSCTUNE_HFTUN	equ	0x0000
OSCTUNE_HFTUN0	equ	0x0000
OSCTUNE_HFTUN1	equ	0x0001
OSCTUNE_HFTUN2	equ	0x0002
OSCTUNE_HFTUN3	equ	0x0003
OSCTUNE_HFTUN4	equ	0x0004
OSCTUNE_HFTUN5	equ	0x0005

OSCFRQ	equ	0x0893
; bitfield definitions
OSCFRQ_HFFRQ	equ	0x0000
OSCFRQ_HFFRQ0	equ	0x0000
OSCFRQ_HFFRQ1	equ	0x0001
OSCFRQ_HFFRQ2	equ	0x0002

CLKRCON	equ	0x0895
; bitfield definitions
CLKRCON_CLKRDIV	equ	0x0000
CLKRCON_CLKRDC	equ	0x0003
CLKRCON_CLKREN	equ	0x0007
CLKRCON_CLKRDIV0	equ	0x0000
CLKRCON_CLKRDIV1	equ	0x0001
CLKRCON_CLKRDIV2	equ	0x0002
CLKRCON_CLKRDC0	equ	0x0003
CLKRCON_CLKRDC1	equ	0x0004

CLKRCLK	equ	0x0896
; bitfield definitions
CLKRCLK_CLKRCLK	equ	0x0000
CLKRCLK_CLKRCLK0	equ	0x0000
CLKRCLK_CLKRCLK1	equ	0x0001
CLKRCLK_CLKRCLK2	equ	0x0002
CLKRCLK_CLKRCLK3	equ	0x0003

; Bank	18
FVRCON	equ	0x090C
; bitfield definitions
FVRCON_ADFVR	equ	0x0000
FVRCON_CDAFVR	equ	0x0002
FVRCON_TSRNG	equ	0x0004
FVRCON_TSEN	equ	0x0005
FVRCON_FVRRDY	equ	0x0006
FVRCON_FVREN	equ	0x0007
FVRCON_ADFVR0	equ	0x0000
FVRCON_ADFVR1	equ	0x0001
FVRCON_CDAFVR0	equ	0x0002
FVRCON_CDAFVR1	equ	0x0003

DAC1CON0	equ	0x090E
; bitfield definitions
DAC1CON0_NSS	equ	0x0000
DAC1CON0_PSS	equ	0x0002
DAC1CON0_OE2	equ	0x0004
DAC1CON0_OE1	equ	0x0005
DAC1CON0_EN	equ	0x0007
DAC1CON0_DAC1NSS	equ	0x0000
DAC1CON0_DAC1PSS0	equ	0x0002
DAC1CON0_DAC1PSS1	equ	0x0003
DAC1CON0_DAC1OE2	equ	0x0004
DAC1CON0_DAC1OE1	equ	0x0005
DAC1CON0_DAC1EN	equ	0x0007
DAC1CON0_PSS0	equ	0x0002
DAC1CON0_PSS1	equ	0x0003

DAC1CON1	equ	0x090F
; bitfield definitions
DAC1CON1_DAC1R	equ	0x0000
DAC1CON1_DAC1R0	equ	0x0000
DAC1CON1_DAC1R1	equ	0x0001
DAC1CON1_DAC1R2	equ	0x0002
DAC1CON1_DAC1R3	equ	0x0003
DAC1CON1_DAC1R4	equ	0x0004

ZCDCON	equ	0x091F
; bitfield definitions
ZCDCON_ZCDINTN	equ	0x0000
ZCDCON_ZCDINTP	equ	0x0001
ZCDCON_ZCDPOL	equ	0x0004
ZCDCON_ZCDOUT	equ	0x0005
ZCDCON_ZCDSEN	equ	0x0007

; Bank	19

CMOUT	equ	0x098F
; bitfield definitions
CMOUT_MC1OUT	equ	0x0000
CMOUT_MC2OUT	equ	0x0001
CMOUT_C1OUT	equ	0x0000
CMOUT_C2OUT	equ	0x0001

CM1CON0	equ	0x0990
; bitfield definitions
CM1CON0_SYNC	equ	0x0000
CM1CON0_HYS	equ	0x0001
CM1CON0_POL	equ	0x0004
CM1CON0_OUT	equ	0x0006
CM1CON0_EN	equ	0x0007
CM1CON0_C1SYNC	equ	0x0000
CM1CON0_C1HYS	equ	0x0001
CM1CON0_C1POL	equ	0x0004
CM1CON0_C1OUT	equ	0x0006
CM1CON0_C1EN	equ	0x0007

CM1CON1	equ	0x0991
; bitfield definitions
CM1CON1_INTN	equ	0x0000
CM1CON1_INTP	equ	0x0001
CM1CON1_C1INTN	equ	0x0000
CM1CON1_C1INTP	equ	0x0001

CM1NCH	equ	0x0992
; bitfield definitions
CM1NCH_NCH	equ	0x0000
CM1NCH_NCH0	equ	0x0000
CM1NCH_NCH1	equ	0x0001
CM1NCH_NCH2	equ	0x0002
CM1NCH_C1NCH0	equ	0x0000
CM1NCH_C1NCH1	equ	0x0001
CM1NCH_C1NCH2	equ	0x0002

CM1PCH	equ	0x0993
; bitfield definitions
CM1PCH_PCH	equ	0x0000
CM1PCH_PCH0	equ	0x0000
CM1PCH_PCH1	equ	0x0001
CM1PCH_PCH2	equ	0x0002
CM1PCH_C1PCH0	equ	0x0000
CM1PCH_C1PCH1	equ	0x0001
CM1PCH_C1PCH2	equ	0x0002

CM2CON0	equ	0x0994
; bitfield definitions
CM2CON0_SYNC	equ	0x0000
CM2CON0_HYS	equ	0x0001
CM2CON0_POL	equ	0x0004
CM2CON0_OUT	equ	0x0006
CM2CON0_EN	equ	0x0007
CM2CON0_C2SYNC	equ	0x0000
CM2CON0_C2HYS	equ	0x0001
CM2CON0_C2POL	equ	0x0004
CM2CON0_C2OUT	equ	0x0006
CM2CON0_C2EN	equ	0x0007

CM2CON1	equ	0x0995
; bitfield definitions
CM2CON1_INTN	equ	0x0000
CM2CON1_INTP	equ	0x0001
CM2CON1_C2INTN	equ	0x0000
CM2CON1_C2INTP	equ	0x0001

CM2NCH	equ	0x0996
; bitfield definitions
CM2NCH_NCH	equ	0x0000
CM2NCH_NCH0	equ	0x0000
CM2NCH_NCH1	equ	0x0001
CM2NCH_NCH2	equ	0x0002
CM2NCH_C2NCH0	equ	0x0000
CM2NCH_C2NCH1	equ	0x0001
CM2NCH_C2NCH2	equ	0x0002

CM2PCH	equ	0x0997
; bitfield definitions
CM2PCH_PCH	equ	0x0000
CM2PCH_PCH0	equ	0x0000
CM2PCH_PCH1	equ	0x0001
CM2PCH_PCH2	equ	0x0002
CM2PCH_C2PCH0	equ	0x0000
CM2PCH_C2PCH1	equ	0x0001
CM2PCH_C2PCH2	equ	0x0002

; Bank	20

RC2REG	equ	0x0A19
TX2REG	equ	0x0A1A
SP2BRGL	equ	0x0A1B
SP2BRGH	equ	0x0A1C

RC2STA	equ	0x0A1D
; bitfield definitions
RC2STA_RX9D	equ	0x0000
RC2STA_OERR	equ	0x0001
RC2STA_FERR	equ	0x0002
RC2STA_ADDEN	equ	0x0003
RC2STA_CREN	equ	0x0004
RC2STA_SREN	equ	0x0005
RC2STA_RX9	equ	0x0006
RC2STA_SPEN	equ	0x0007

TX2STA	equ	0x0A1E
; bitfield definitions
TX2STA_TX9D	equ	0x0000
TX2STA_TRMT	equ	0x0001
TX2STA_BRGH	equ	0x0002
TX2STA_SENDB	equ	0x0003
TX2STA_SYNC	equ	0x0004
TX2STA_TXEN	equ	0x0005
TX2STA_TX9	equ	0x0006
TX2STA_CSRC	equ	0x0007

BAUD2CON	equ	0x0A1F
; bitfield definitions
BAUD2CON_ABDEN	equ	0x0000
BAUD2CON_WUE	equ	0x0001
BAUD2CON_BRG16	equ	0x0003
BAUD2CON_SCKP	equ	0x0004
BAUD2CON_RCIDL	equ	0x0006
BAUD2CON_ABDOVF	equ	0x0007

; Bank	60
CLCDATA	equ	0x01E0F
; bitfield definitions
CLCDATA_MLC1OUT	equ	0x0000
CLCDATA_MLC2OUT	equ	0x0001
CLCDATA_MLC3OUT	equ	0x0002
CLCDATA_MLC4OUT	equ	0x0003

CLC1CON	equ	0x01E10
; bitfield definitions
CLC1CON_LC1MODE	equ	0x0000
CLC1CON_LC1INTN	equ	0x0003
CLC1CON_LC1INTP	equ	0x0004
CLC1CON_LC1OUT	equ	0x0005
CLC1CON_LC1EN	equ	0x0007
CLC1CON_LC1MODE0	equ	0x0000
CLC1CON_LC1MODE1	equ	0x0001
CLC1CON_LC1MODE2	equ	0x0002
CLC1CON_MODE	equ	0x0000
CLC1CON_INTN	equ	0x0003
CLC1CON_INTP	equ	0x0004
CLC1CON_OUT	equ	0x0005
CLC1CON_EN	equ	0x0007
CLC1CON_MODE0	equ	0x0000
CLC1CON_MODE1	equ	0x0001
CLC1CON_MODE2	equ	0x0002

CLC1POL	equ	0x01E11
; bitfield definitions
CLC1POL_LC1G1POL	equ	0x0000
CLC1POL_LC1G2POL	equ	0x0001
CLC1POL_LC1G3POL	equ	0x0002
CLC1POL_LC1G4POL	equ	0x0003
CLC1POL_LC1POL	equ	0x0007
CLC1POL_G1POL	equ	0x0000
CLC1POL_G2POL	equ	0x0001
CLC1POL_G3POL	equ	0x0002
CLC1POL_G4POL	equ	0x0003
CLC1POL_POL	equ	0x0007

CLC1SEL0	equ	0x01E12
; bitfield definitions
CLC1SEL0_LC1D1S0	equ	0x0000
CLC1SEL0_LC1D1S1	equ	0x0001
CLC1SEL0_LC1D1S2	equ	0x0002
CLC1SEL0_LC1D1S3	equ	0x0003
CLC1SEL0_LC1D1S4	equ	0x0004
CLC1SEL0_LC1D1S5	equ	0x0005
CLC1SEL0_LC1D1S	equ	0x0000
CLC1SEL0_D1S	equ	0x0000
CLC1SEL0_D1S0	equ	0x0000
CLC1SEL0_D1S1	equ	0x0001
CLC1SEL0_D1S2	equ	0x0002
CLC1SEL0_D1S3	equ	0x0003
CLC1SEL0_D1S4	equ	0x0004
CLC1SEL0_D1S5	equ	0x0005

CLC1SEL1	equ	0x01E13
; bitfield definitions
CLC1SEL1_LC1D2S0	equ	0x0000
CLC1SEL1_LC1D2S1	equ	0x0001
CLC1SEL1_LC1D2S2	equ	0x0002
CLC1SEL1_LC1D2S3	equ	0x0003
CLC1SEL1_LC1D2S4	equ	0x0004
CLC1SEL1_LC1D2S5	equ	0x0005
CLC1SEL1_LC1D2S	equ	0x0000
CLC1SEL1_D2S	equ	0x0000
CLC1SEL1_D2S0	equ	0x0000
CLC1SEL1_D2S1	equ	0x0001
CLC1SEL1_D2S2	equ	0x0002
CLC1SEL1_D2S3	equ	0x0003
CLC1SEL1_D2S4	equ	0x0004
CLC1SEL1_D2S5	equ	0x0005

CLC1SEL2	equ	0x01E14
; bitfield definitions
CLC1SEL2_LC1D3S0	equ	0x0000
CLC1SEL2_LC1D3S1	equ	0x0001
CLC1SEL2_LC1D3S2	equ	0x0002
CLC1SEL2_LC1D3S3	equ	0x0003
CLC1SEL2_LC1D3S4	equ	0x0004
CLC1SEL2_LC1D3S5	equ	0x0005
CLC1SEL2_LC1D3S	equ	0x0000
CLC1SEL2_D3S	equ	0x0000
CLC1SEL2_D3S0	equ	0x0000
CLC1SEL2_D3S1	equ	0x0001
CLC1SEL2_D3S2	equ	0x0002
CLC1SEL2_D3S3	equ	0x0003
CLC1SEL2_D3S4	equ	0x0004
CLC1SEL2_D3S5	equ	0x0005

CLC1SEL3	equ	0x01E15
; bitfield definitions
CLC1SEL3_LC1D4S0	equ	0x0000
CLC1SEL3_LC1D4S1	equ	0x0001
CLC1SEL3_LC1D4S2	equ	0x0002
CLC1SEL3_LC1D4S3	equ	0x0003
CLC1SEL3_LC1D4S4	equ	0x0004
CLC1SEL3_LC1D4S5	equ	0x0005
CLC1SEL3_LC1D4S	equ	0x0000
CLC1SEL3_D4S	equ	0x0000
CLC1SEL3_D4S0	equ	0x0000
CLC1SEL3_D4S1	equ	0x0001
CLC1SEL3_D4S2	equ	0x0002
CLC1SEL3_D4S3	equ	0x0003
CLC1SEL3_D4S4	equ	0x0004
CLC1SEL3_D4S5	equ	0x0005

CLC1GLS0	equ	0x01E16
; bitfield definitions
CLC1GLS0_LC1G1D1N	equ	0x0000
CLC1GLS0_LC1G1D1T	equ	0x0001
CLC1GLS0_LC1G1D2N	equ	0x0002
CLC1GLS0_LC1G1D2T	equ	0x0003
CLC1GLS0_LC1G1D3N	equ	0x0004
CLC1GLS0_LC1G1D3T	equ	0x0005
CLC1GLS0_LC1G1D4N	equ	0x0006
CLC1GLS0_LC1G1D4T	equ	0x0007
CLC1GLS0_D1N	equ	0x0000
CLC1GLS0_D1T	equ	0x0001
CLC1GLS0_D2N	equ	0x0002
CLC1GLS0_D2T	equ	0x0003
CLC1GLS0_D3N	equ	0x0004
CLC1GLS0_D3T	equ	0x0005
CLC1GLS0_D4N	equ	0x0006
CLC1GLS0_D4T	equ	0x0007

CLC1GLS1	equ	0x01E17
; bitfield definitions
CLC1GLS1_LC1G2D1N	equ	0x0000
CLC1GLS1_LC1G2D1T	equ	0x0001
CLC1GLS1_LC1G2D2N	equ	0x0002
CLC1GLS1_LC1G2D2T	equ	0x0003
CLC1GLS1_LC1G2D3N	equ	0x0004
CLC1GLS1_LC1G2D3T	equ	0x0005
CLC1GLS1_LC1G2D4N	equ	0x0006
CLC1GLS1_LC1G2D4T	equ	0x0007
CLC1GLS1_D1N	equ	0x0000
CLC1GLS1_D1T	equ	0x0001
CLC1GLS1_D2N	equ	0x0002
CLC1GLS1_D2T	equ	0x0003
CLC1GLS1_D3N	equ	0x0004
CLC1GLS1_D3T	equ	0x0005
CLC1GLS1_D4N	equ	0x0006
CLC1GLS1_D4T	equ	0x0007

CLC1GLS2	equ	0x01E18
; bitfield definitions
CLC1GLS2_LC1G3D1N	equ	0x0000
CLC1GLS2_LC1G3D1T	equ	0x0001
CLC1GLS2_LC1G3D2N	equ	0x0002
CLC1GLS2_LC1G3D2T	equ	0x0003
CLC1GLS2_LC1G3D3N	equ	0x0004
CLC1GLS2_LC1G3D3T	equ	0x0005
CLC1GLS2_LC1G3D4N	equ	0x0006
CLC1GLS2_LC1G3D4T	equ	0x0007
CLC1GLS2_D1N	equ	0x0000
CLC1GLS2_D1T	equ	0x0001
CLC1GLS2_D2N	equ	0x0002
CLC1GLS2_D2T	equ	0x0003
CLC1GLS2_D3N	equ	0x0004
CLC1GLS2_D3T	equ	0x0005
CLC1GLS2_D4N	equ	0x0006
CLC1GLS2_D4T	equ	0x0007

CLC1GLS3	equ	0x01E19
; bitfield definitions
CLC1GLS3_LC1G4D1N	equ	0x0000
CLC1GLS3_LC1G4D1T	equ	0x0001
CLC1GLS3_LC1G4D2N	equ	0x0002
CLC1GLS3_LC1G4D2T	equ	0x0003
CLC1GLS3_LC1G4D3N	equ	0x0004
CLC1GLS3_LC1G4D3T	equ	0x0005
CLC1GLS3_LC1G4D4N	equ	0x0006
CLC1GLS3_LC1G4D4T	equ	0x0007
CLC1GLS3_G4D1N	equ	0x0000
CLC1GLS3_G4D1T	equ	0x0001
CLC1GLS3_G4D2N	equ	0x0002
CLC1GLS3_G4D2T	equ	0x0003
CLC1GLS3_G4D3N	equ	0x0004
CLC1GLS3_G4D3T	equ	0x0005
CLC1GLS3_G4D4N	equ	0x0006
CLC1GLS3_G4D4T	equ	0x0007

CLC2CON	equ	0x01E1A
; bitfield definitions
CLC2CON_LC2MODE	equ	0x0000
CLC2CON_LC2INTN	equ	0x0003
CLC2CON_LC2INTP	equ	0x0004
CLC2CON_LC2OUT	equ	0x0005
CLC2CON_LC2EN	equ	0x0007
CLC2CON_LC2MODE0	equ	0x0000
CLC2CON_LC2MODE1	equ	0x0001
CLC2CON_LC2MODE2	equ	0x0002
CLC2CON_MODE	equ	0x0000
CLC2CON_INTN	equ	0x0003
CLC2CON_INTP	equ	0x0004
CLC2CON_OUT	equ	0x0005
CLC2CON_EN	equ	0x0007
CLC2CON_MODE0	equ	0x0000
CLC2CON_MODE1	equ	0x0001
CLC2CON_MODE2	equ	0x0002

CLC2POL	equ	0x01E1B
; bitfield definitions
CLC2POL_LC2G1POL	equ	0x0000
CLC2POL_LC2G2POL	equ	0x0001
CLC2POL_LC2G3POL	equ	0x0002
CLC2POL_LC2G4POL	equ	0x0003
CLC2POL_LC2POL	equ	0x0007
CLC2POL_G1POL	equ	0x0000
CLC2POL_G2POL	equ	0x0001
CLC2POL_G3POL	equ	0x0002
CLC2POL_G4POL	equ	0x0003
CLC2POL_POL	equ	0x0007

CLC2SEL0	equ	0x01E1C
; bitfield definitions
CLC2SEL0_LC2D1S0	equ	0x0000
CLC2SEL0_LC2D1S1	equ	0x0001
CLC2SEL0_LC2D1S2	equ	0x0002
CLC2SEL0_LC2D1S3	equ	0x0003
CLC2SEL0_LC2D1S4	equ	0x0004
CLC2SEL0_LC2D1S5	equ	0x0005
CLC2SEL0_LC2D1S	equ	0x0000
CLC2SEL0_D1S	equ	0x0000
CLC2SEL0_D1S0	equ	0x0000
CLC2SEL0_D1S1	equ	0x0001
CLC2SEL0_D1S2	equ	0x0002
CLC2SEL0_D1S3	equ	0x0003
CLC2SEL0_D1S4	equ	0x0004
CLC2SEL0_D1S5	equ	0x0005

CLC2SEL1	equ	0x01E1D
; bitfield definitions
CLC2SEL1_LC2D2S0	equ	0x0000
CLC2SEL1_LC2D2S1	equ	0x0001
CLC2SEL1_LC2D2S2	equ	0x0002
CLC2SEL1_LC2D2S3	equ	0x0003
CLC2SEL1_LC2D2S4	equ	0x0004
CLC2SEL1_LC2D2S5	equ	0x0005
CLC2SEL1_LC2D2S	equ	0x0000
CLC2SEL1_D2S	equ	0x0000
CLC2SEL1_D2S0	equ	0x0000
CLC2SEL1_D2S1	equ	0x0001
CLC2SEL1_D2S2	equ	0x0002
CLC2SEL1_D2S3	equ	0x0003
CLC2SEL1_D2S4	equ	0x0004
CLC2SEL1_D2S5	equ	0x0005

CLC2SEL2	equ	0x01E1E
; bitfield definitions
CLC2SEL2_LC2D3S0	equ	0x0000
CLC2SEL2_LC2D3S1	equ	0x0001
CLC2SEL2_LC2D3S2	equ	0x0002
CLC2SEL2_LC2D3S3	equ	0x0003
CLC2SEL2_LC2D3S4	equ	0x0004
CLC2SEL2_LC2D3S5	equ	0x0005
CLC2SEL2_LC2D3S	equ	0x0000
CLC2SEL2_D3S	equ	0x0000
CLC2SEL2_D3S0	equ	0x0000
CLC2SEL2_D3S1	equ	0x0001
CLC2SEL2_D3S2	equ	0x0002
CLC2SEL2_D3S3	equ	0x0003
CLC2SEL2_D3S4	equ	0x0004
CLC2SEL2_D3S5	equ	0x0005

CLC2SEL3	equ	0x01E1F
; bitfield definitions
CLC2SEL3_LC2D4S0	equ	0x0000
CLC2SEL3_LC2D4S1	equ	0x0001
CLC2SEL3_LC2D4S2	equ	0x0002
CLC2SEL3_LC2D4S3	equ	0x0003
CLC2SEL3_LC2D4S4	equ	0x0004
CLC2SEL3_LC2D4S5	equ	0x0005
CLC2SEL3_LC2D4S	equ	0x0000
CLC2SEL3_D4S	equ	0x0000
CLC2SEL3_D4S0	equ	0x0000
CLC2SEL3_D4S1	equ	0x0001
CLC2SEL3_D4S2	equ	0x0002
CLC2SEL3_D4S3	equ	0x0003
CLC2SEL3_D4S4	equ	0x0004
CLC2SEL3_D4S5	equ	0x0005

CLC2GLS0	equ	0x01E20
; bitfield definitions
CLC2GLS0_LC2G1D1N	equ	0x0000
CLC2GLS0_LC2G1D1T	equ	0x0001
CLC2GLS0_LC2G1D2N	equ	0x0002
CLC2GLS0_LC2G1D2T	equ	0x0003
CLC2GLS0_LC2G1D3N	equ	0x0004
CLC2GLS0_LC2G1D3T	equ	0x0005
CLC2GLS0_LC2G1D4N	equ	0x0006
CLC2GLS0_LC2G1D4T	equ	0x0007
CLC2GLS0_D1N	equ	0x0000
CLC2GLS0_D1T	equ	0x0001
CLC2GLS0_D2N	equ	0x0002
CLC2GLS0_D2T	equ	0x0003
CLC2GLS0_D3N	equ	0x0004
CLC2GLS0_D3T	equ	0x0005
CLC2GLS0_D4N	equ	0x0006
CLC2GLS0_D4T	equ	0x0007

CLC2GLS1	equ	0x01E21
; bitfield definitions
CLC2GLS1_LC2G2D1N	equ	0x0000
CLC2GLS1_LC2G2D1T	equ	0x0001
CLC2GLS1_LC2G2D2N	equ	0x0002
CLC2GLS1_LC2G2D2T	equ	0x0003
CLC2GLS1_LC2G2D3N	equ	0x0004
CLC2GLS1_LC2G2D3T	equ	0x0005
CLC2GLS1_LC2G2D4N	equ	0x0006
CLC2GLS1_LC2G2D4T	equ	0x0007
CLC2GLS1_D1N	equ	0x0000
CLC2GLS1_D1T	equ	0x0001
CLC2GLS1_D2N	equ	0x0002
CLC2GLS1_D2T	equ	0x0003
CLC2GLS1_D3N	equ	0x0004
CLC2GLS1_D3T	equ	0x0005
CLC2GLS1_D4N	equ	0x0006
CLC2GLS1_D4T	equ	0x0007

CLC2GLS2	equ	0x01E22
; bitfield definitions
CLC2GLS2_LC2G3D1N	equ	0x0000
CLC2GLS2_LC2G3D1T	equ	0x0001
CLC2GLS2_LC2G3D2N	equ	0x0002
CLC2GLS2_LC2G3D2T	equ	0x0003
CLC2GLS2_LC2G3D3N	equ	0x0004
CLC2GLS2_LC2G3D3T	equ	0x0005
CLC2GLS2_LC2G3D4N	equ	0x0006
CLC2GLS2_LC2G3D4T	equ	0x0007
CLC2GLS2_D1N	equ	0x0000
CLC2GLS2_D1T	equ	0x0001
CLC2GLS2_D2N	equ	0x0002
CLC2GLS2_D2T	equ	0x0003
CLC2GLS2_D3N	equ	0x0004
CLC2GLS2_D3T	equ	0x0005
CLC2GLS2_D4N	equ	0x0006
CLC2GLS2_D4T	equ	0x0007

CLC2GLS3	equ	0x01E23
; bitfield definitions
CLC2GLS3_LC2G4D1N	equ	0x0000
CLC2GLS3_LC2G4D1T	equ	0x0001
CLC2GLS3_LC2G4D2N	equ	0x0002
CLC2GLS3_LC2G4D2T	equ	0x0003
CLC2GLS3_LC2G4D3N	equ	0x0004
CLC2GLS3_LC2G4D3T	equ	0x0005
CLC2GLS3_LC2G4D4N	equ	0x0006
CLC2GLS3_LC2G4D4T	equ	0x0007
CLC2GLS3_G4D1N	equ	0x0000
CLC2GLS3_G4D1T	equ	0x0001
CLC2GLS3_G4D2N	equ	0x0002
CLC2GLS3_G4D2T	equ	0x0003
CLC2GLS3_G4D3N	equ	0x0004
CLC2GLS3_G4D3T	equ	0x0005
CLC2GLS3_G4D4N	equ	0x0006
CLC2GLS3_G4D4T	equ	0x0007

CLC3CON	equ	0x01E24
; bitfield definitions
CLC3CON_LC3MODE	equ	0x0000
CLC3CON_LC3INTN	equ	0x0003
CLC3CON_LC3INTP	equ	0x0004
CLC3CON_LC3OUT	equ	0x0005
CLC3CON_LC3EN	equ	0x0007
CLC3CON_LC3MODE0	equ	0x0000
CLC3CON_LC3MODE1	equ	0x0001
CLC3CON_LC3MODE2	equ	0x0002
CLC3CON_MODE	equ	0x0000
CLC3CON_INTN	equ	0x0003
CLC3CON_INTP	equ	0x0004
CLC3CON_OUT	equ	0x0005
CLC3CON_EN	equ	0x0007
CLC3CON_MODE0	equ	0x0000
CLC3CON_MODE1	equ	0x0001
CLC3CON_MODE2	equ	0x0002

CLC3POL	equ	0x01E25
; bitfield definitions
CLC3POL_LC3G1POL	equ	0x0000
CLC3POL_LC3G2POL	equ	0x0001
CLC3POL_LC3G3POL	equ	0x0002
CLC3POL_LC3G4POL	equ	0x0003
CLC3POL_LC3POL	equ	0x0007
CLC3POL_G1POL	equ	0x0000
CLC3POL_G2POL	equ	0x0001
CLC3POL_G3POL	equ	0x0002
CLC3POL_G4POL	equ	0x0003
CLC3POL_POL	equ	0x0007

CLC3SEL0	equ	0x01E26
; bitfield definitions
CLC3SEL0_LC3D1S0	equ	0x0000
CLC3SEL0_LC3D1S1	equ	0x0001
CLC3SEL0_LC3D1S2	equ	0x0002
CLC3SEL0_LC3D1S3	equ	0x0003
CLC3SEL0_LC3D1S4	equ	0x0004
CLC3SEL0_LC3D1S5	equ	0x0005
CLC3SEL0_LC3D1S	equ	0x0000
CLC3SEL0_D1S	equ	0x0000
CLC3SEL0_D1S0	equ	0x0000
CLC3SEL0_D1S1	equ	0x0001
CLC3SEL0_D1S2	equ	0x0002
CLC3SEL0_D1S3	equ	0x0003
CLC3SEL0_D1S4	equ	0x0004
CLC3SEL0_D1S5	equ	0x0005

CLC3SEL1	equ	0x01E27
; bitfield definitions
CLC3SEL1_LC3D2S0	equ	0x0000
CLC3SEL1_LC3D2S1	equ	0x0001
CLC3SEL1_LC3D2S2	equ	0x0002
CLC3SEL1_LC3D2S3	equ	0x0003
CLC3SEL1_LC3D2S4	equ	0x0004
CLC3SEL1_LC3D2S5	equ	0x0005
CLC3SEL1_LC3D2S	equ	0x0000
CLC3SEL1_D2S	equ	0x0000
CLC3SEL1_D2S0	equ	0x0000
CLC3SEL1_D2S1	equ	0x0001
CLC3SEL1_D2S2	equ	0x0002
CLC3SEL1_D2S3	equ	0x0003
CLC3SEL1_D2S4	equ	0x0004
CLC3SEL1_D2S5	equ	0x0005

CLC3SEL2	equ	0x01E28
; bitfield definitions
CLC3SEL2_LC3D3S0	equ	0x0000
CLC3SEL2_LC3D3S1	equ	0x0001
CLC3SEL2_LC3D3S2	equ	0x0002
CLC3SEL2_LC3D3S3	equ	0x0003
CLC3SEL2_LC3D3S4	equ	0x0004
CLC3SEL2_LC3D3S5	equ	0x0005
CLC3SEL2_LC3D3S	equ	0x0000
CLC3SEL2_D3S	equ	0x0000
CLC3SEL2_D3S0	equ	0x0000
CLC3SEL2_D3S1	equ	0x0001
CLC3SEL2_D3S2	equ	0x0002
CLC3SEL2_D3S3	equ	0x0003
CLC3SEL2_D3S4	equ	0x0004
CLC3SEL2_D3S5	equ	0x0005

CLC3SEL3	equ	0x01E29
; bitfield definitions
CLC3SEL3_LC3D4S0	equ	0x0000
CLC3SEL3_LC3D4S1	equ	0x0001
CLC3SEL3_LC3D4S2	equ	0x0002
CLC3SEL3_LC3D4S3	equ	0x0003
CLC3SEL3_LC3D4S4	equ	0x0004
CLC3SEL3_LC3D4S5	equ	0x0005
CLC3SEL3_LC3D4S	equ	0x0000
CLC3SEL3_D4S	equ	0x0000
CLC3SEL3_D4S0	equ	0x0000
CLC3SEL3_D4S1	equ	0x0001
CLC3SEL3_D4S2	equ	0x0002
CLC3SEL3_D4S3	equ	0x0003
CLC3SEL3_D4S4	equ	0x0004
CLC3SEL3_D4S5	equ	0x0005

CLC3GLS0	equ	0x01E2A
; bitfield definitions
CLC3GLS0_LC3G1D1N	equ	0x0000
CLC3GLS0_LC3G1D1T	equ	0x0001
CLC3GLS0_LC3G1D2N	equ	0x0002
CLC3GLS0_LC3G1D2T	equ	0x0003
CLC3GLS0_LC3G1D3N	equ	0x0004
CLC3GLS0_LC3G1D3T	equ	0x0005
CLC3GLS0_LC3G1D4N	equ	0x0006
CLC3GLS0_LC3G1D4T	equ	0x0007
CLC3GLS0_D1N	equ	0x0000
CLC3GLS0_D1T	equ	0x0001
CLC3GLS0_D2N	equ	0x0002
CLC3GLS0_D2T	equ	0x0003
CLC3GLS0_D3N	equ	0x0004
CLC3GLS0_D3T	equ	0x0005
CLC3GLS0_D4N	equ	0x0006
CLC3GLS0_D4T	equ	0x0007

CLC3GLS1	equ	0x01E2B
; bitfield definitions
CLC3GLS1_LC3G2D1N	equ	0x0000
CLC3GLS1_LC3G2D1T	equ	0x0001
CLC3GLS1_LC3G2D2N	equ	0x0002
CLC3GLS1_LC3G2D2T	equ	0x0003
CLC3GLS1_LC3G2D3N	equ	0x0004
CLC3GLS1_LC3G2D3T	equ	0x0005
CLC3GLS1_LC3G2D4N	equ	0x0006
CLC3GLS1_LC3G2D4T	equ	0x0007
CLC3GLS1_D1N	equ	0x0000
CLC3GLS1_D1T	equ	0x0001
CLC3GLS1_D2N	equ	0x0002
CLC3GLS1_D2T	equ	0x0003
CLC3GLS1_D3N	equ	0x0004
CLC3GLS1_D3T	equ	0x0005
CLC3GLS1_D4N	equ	0x0006
CLC3GLS1_D4T	equ	0x0007

CLC3GLS2	equ	0x01E2C
; bitfield definitions
CLC3GLS2_LC3G3D1N	equ	0x0000
CLC3GLS2_LC3G3D1T	equ	0x0001
CLC3GLS2_LC3G3D2N	equ	0x0002
CLC3GLS2_LC3G3D2T	equ	0x0003
CLC3GLS2_LC3G3D3N	equ	0x0004
CLC3GLS2_LC3G3D3T	equ	0x0005
CLC3GLS2_LC3G3D4N	equ	0x0006
CLC3GLS2_LC3G3D4T	equ	0x0007
CLC3GLS2_D1N	equ	0x0000
CLC3GLS2_D1T	equ	0x0001
CLC3GLS2_D2N	equ	0x0002
CLC3GLS2_D2T	equ	0x0003
CLC3GLS2_D3N	equ	0x0004
CLC3GLS2_D3T	equ	0x0005
CLC3GLS2_D4N	equ	0x0006
CLC3GLS2_D4T	equ	0x0007

CLC3GLS3	equ	0x01E2D
; bitfield definitions
CLC3GLS3_LC3G4D1N	equ	0x0000
CLC3GLS3_LC3G4D1T	equ	0x0001
CLC3GLS3_LC3G4D2N	equ	0x0002
CLC3GLS3_LC3G4D2T	equ	0x0003
CLC3GLS3_LC3G4D3N	equ	0x0004
CLC3GLS3_LC3G4D3T	equ	0x0005
CLC3GLS3_LC3G4D4N	equ	0x0006
CLC3GLS3_LC3G4D4T	equ	0x0007
CLC3GLS3_G4D1N	equ	0x0000
CLC3GLS3_G4D1T	equ	0x0001
CLC3GLS3_G4D2N	equ	0x0002
CLC3GLS3_G4D2T	equ	0x0003
CLC3GLS3_G4D3N	equ	0x0004
CLC3GLS3_G4D3T	equ	0x0005
CLC3GLS3_G4D4N	equ	0x0006
CLC3GLS3_G4D4T	equ	0x0007

CLC4CON	equ	0x01E2E
; bitfield definitions
CLC4CON_LC4MODE	equ	0x0000
CLC4CON_LC4INTN	equ	0x0003
CLC4CON_LC4INTP	equ	0x0004
CLC4CON_LC4OUT	equ	0x0005
CLC4CON_LC4EN	equ	0x0007
CLC4CON_LC4MODE0	equ	0x0000
CLC4CON_LC4MODE1	equ	0x0001
CLC4CON_LC4MODE2	equ	0x0002
CLC4CON_MODE	equ	0x0000
CLC4CON_INTN	equ	0x0003
CLC4CON_INTP	equ	0x0004
CLC4CON_OUT	equ	0x0005
CLC4CON_EN	equ	0x0007
CLC4CON_MODE0	equ	0x0000
CLC4CON_MODE1	equ	0x0001
CLC4CON_MODE2	equ	0x0002

CLC4POL	equ	0x01E2F
; bitfield definitions
CLC4POL_LC4G1POL	equ	0x0000
CLC4POL_LC4G2POL	equ	0x0001
CLC4POL_LC4G3POL	equ	0x0002
CLC4POL_LC4G4POL	equ	0x0003
CLC4POL_LC4POL	equ	0x0007
CLC4POL_G1POL	equ	0x0000
CLC4POL_G2POL	equ	0x0001
CLC4POL_G3POL	equ	0x0002
CLC4POL_G4POL	equ	0x0003
CLC4POL_POL	equ	0x0007

CLC4SEL0	equ	0x01E30
; bitfield definitions
CLC4SEL0_LC4D1S0	equ	0x0000
CLC4SEL0_LC4D1S1	equ	0x0001
CLC4SEL0_LC4D1S2	equ	0x0002
CLC4SEL0_LC4D1S3	equ	0x0003
CLC4SEL0_LC4D1S4	equ	0x0004
CLC4SEL0_LC4D1S5	equ	0x0005
CLC4SEL0_LC4D1S	equ	0x0000
CLC4SEL0_D1S	equ	0x0000
CLC4SEL0_D1S0	equ	0x0000
CLC4SEL0_D1S1	equ	0x0001
CLC4SEL0_D1S2	equ	0x0002
CLC4SEL0_D1S3	equ	0x0003
CLC4SEL0_D1S4	equ	0x0004
CLC4SEL0_D1S5	equ	0x0005

CLC4SEL1	equ	0x01E31
; bitfield definitions
CLC4SEL1_LC4D2S0	equ	0x0000
CLC4SEL1_LC4D2S1	equ	0x0001
CLC4SEL1_LC4D2S2	equ	0x0002
CLC4SEL1_LC4D2S3	equ	0x0003
CLC4SEL1_LC4D2S4	equ	0x0004
CLC4SEL1_LC4D2S5	equ	0x0005
CLC4SEL1_LC4D2S	equ	0x0000
CLC4SEL1_D2S	equ	0x0000
CLC4SEL1_D2S0	equ	0x0000
CLC4SEL1_D2S1	equ	0x0001
CLC4SEL1_D2S2	equ	0x0002
CLC4SEL1_D2S3	equ	0x0003
CLC4SEL1_D2S4	equ	0x0004
CLC4SEL1_D2S5	equ	0x0005

CLC4SEL2	equ	0x01E32
; bitfield definitions
CLC4SEL2_LC4D3S0	equ	0x0000
CLC4SEL2_LC4D3S1	equ	0x0001
CLC4SEL2_LC4D3S2	equ	0x0002
CLC4SEL2_LC4D3S3	equ	0x0003
CLC4SEL2_LC4D3S4	equ	0x0004
CLC4SEL2_LC4D3S5	equ	0x0005
CLC4SEL2_LC4D3S	equ	0x0000
CLC4SEL2_D3S	equ	0x0000
CLC4SEL2_D3S0	equ	0x0000
CLC4SEL2_D3S1	equ	0x0001
CLC4SEL2_D3S2	equ	0x0002
CLC4SEL2_D3S3	equ	0x0003
CLC4SEL2_D3S4	equ	0x0004
CLC4SEL2_D3S5	equ	0x0005

CLC4SEL3	equ	0x01E33
; bitfield definitions
CLC4SEL3_LC4D4S0	equ	0x0000
CLC4SEL3_LC4D4S1	equ	0x0001
CLC4SEL3_LC4D4S2	equ	0x0002
CLC4SEL3_LC4D4S3	equ	0x0003
CLC4SEL3_LC4D4S4	equ	0x0004
CLC4SEL3_LC4D4S5	equ	0x0005
CLC4SEL3_LC4D4S	equ	0x0000
CLC4SEL3_D4S	equ	0x0000
CLC4SEL3_D4S0	equ	0x0000
CLC4SEL3_D4S1	equ	0x0001
CLC4SEL3_D4S2	equ	0x0002
CLC4SEL3_D4S3	equ	0x0003
CLC4SEL3_D4S4	equ	0x0004
CLC4SEL3_D4S5	equ	0x0005

CLC4GLS0	equ	0x01E34
; bitfield definitions
CLC4GLS0_LC4G1D1N	equ	0x0000
CLC4GLS0_LC4G1D1T	equ	0x0001
CLC4GLS0_LC4G1D2N	equ	0x0002
CLC4GLS0_LC4G1D2T	equ	0x0003
CLC4GLS0_LC4G1D3N	equ	0x0004
CLC4GLS0_LC4G1D3T	equ	0x0005
CLC4GLS0_LC4G1D4N	equ	0x0006
CLC4GLS0_LC4G1D4T	equ	0x0007
CLC4GLS0_D1N	equ	0x0000
CLC4GLS0_D1T	equ	0x0001
CLC4GLS0_D2N	equ	0x0002
CLC4GLS0_D2T	equ	0x0003
CLC4GLS0_D3N	equ	0x0004
CLC4GLS0_D3T	equ	0x0005
CLC4GLS0_D4N	equ	0x0006
CLC4GLS0_D4T	equ	0x0007

CLC4GLS1	equ	0x01E35
; bitfield definitions
CLC4GLS1_LC4G2D1N	equ	0x0000
CLC4GLS1_LC4G2D1T	equ	0x0001
CLC4GLS1_LC4G2D2N	equ	0x0002
CLC4GLS1_LC4G2D2T	equ	0x0003
CLC4GLS1_LC4G2D3N	equ	0x0004
CLC4GLS1_LC4G2D3T	equ	0x0005
CLC4GLS1_LC4G2D4N	equ	0x0006
CLC4GLS1_LC4G2D4T	equ	0x0007
CLC4GLS1_D1N	equ	0x0000
CLC4GLS1_D1T	equ	0x0001
CLC4GLS1_D2N	equ	0x0002
CLC4GLS1_D2T	equ	0x0003
CLC4GLS1_D3N	equ	0x0004
CLC4GLS1_D3T	equ	0x0005
CLC4GLS1_D4N	equ	0x0006
CLC4GLS1_D4T	equ	0x0007

CLC4GLS2	equ	0x01E36
; bitfield definitions
CLC4GLS2_LC4G3D1N	equ	0x0000
CLC4GLS2_LC4G3D1T	equ	0x0001
CLC4GLS2_LC4G3D2N	equ	0x0002
CLC4GLS2_LC4G3D2T	equ	0x0003
CLC4GLS2_LC4G3D3N	equ	0x0004
CLC4GLS2_LC4G3D3T	equ	0x0005
CLC4GLS2_LC4G3D4N	equ	0x0006
CLC4GLS2_LC4G3D4T	equ	0x0007
CLC4GLS2_D1N	equ	0x0000
CLC4GLS2_D1T	equ	0x0001
CLC4GLS2_D2N	equ	0x0002
CLC4GLS2_D2T	equ	0x0003
CLC4GLS2_D3N	equ	0x0004
CLC4GLS2_D3T	equ	0x0005
CLC4GLS2_D4N	equ	0x0006
CLC4GLS2_D4T	equ	0x0007

CLC4GLS3	equ	0x01E37
; bitfield definitions
CLC4GLS3_LC4G4D1N	equ	0x0000
CLC4GLS3_LC4G4D1T	equ	0x0001
CLC4GLS3_LC4G4D2N	equ	0x0002
CLC4GLS3_LC4G4D2T	equ	0x0003
CLC4GLS3_LC4G4D3N	equ	0x0004
CLC4GLS3_LC4G4D3T	equ	0x0005
CLC4GLS3_LC4G4D4N	equ	0x0006
CLC4GLS3_LC4G4D4T	equ	0x0007
CLC4GLS3_G4D1N	equ	0x0000
CLC4GLS3_G4D1T	equ	0x0001
CLC4GLS3_G4D2N	equ	0x0002
CLC4GLS3_G4D2T	equ	0x0003
CLC4GLS3_G4D3N	equ	0x0004
CLC4GLS3_G4D3T	equ	0x0005
CLC4GLS3_G4D4N	equ	0x0006
CLC4GLS3_G4D4T	equ	0x0007

; Bank	61

PPSLOCK	equ	0x01E8F
; bitfield definitions
PPSLOCK_PPSLOCKED	equ	0x0000

INTPPS	equ	0x01E90
; bitfield definitions
INTPPS_INTPPS	equ	0x0000
INTPPS_INTPPS0	equ	0x0000
INTPPS_INTPPS1	equ	0x0001
INTPPS_INTPPS2	equ	0x0002
INTPPS_INTPPS3	equ	0x0003
INTPPS_INTPPS4	equ	0x0004
INTPPS_INTPPS5	equ	0x0005

T0CKIPPS	equ	0x01E91
; bitfield definitions
T0CKIPPS_T0CKIPPS	equ	0x0000
T0CKIPPS_T0CKIPPS0	equ	0x0000
T0CKIPPS_T0CKIPPS1	equ	0x0001
T0CKIPPS_T0CKIPPS2	equ	0x0002
T0CKIPPS_T0CKIPPS3	equ	0x0003
T0CKIPPS_T0CKIPPS4	equ	0x0004
T0CKIPPS_T0CKIPPS5	equ	0x0005

T1CKIPPS	equ	0x01E92
; bitfield definitions
T1CKIPPS_T1CKIPPS	equ	0x0000
T1CKIPPS_T1CKIPPS0	equ	0x0000
T1CKIPPS_T1CKIPPS1	equ	0x0001
T1CKIPPS_T1CKIPPS2	equ	0x0002
T1CKIPPS_T1CKIPPS3	equ	0x0003
T1CKIPPS_T1CKIPPS4	equ	0x0004
T1CKIPPS_T1CKIPPS5	equ	0x0005

T1GPPS	equ	0x01E93
; bitfield definitions
T1GPPS_T1GPPS	equ	0x0000
T1GPPS_T1GPPS0	equ	0x0000
T1GPPS_T1GPPS1	equ	0x0001
T1GPPS_T1GPPS2	equ	0x0002
T1GPPS_T1GPPS3	equ	0x0003
T1GPPS_T1GPPS4	equ	0x0004
T1GPPS_T1GPPS5	equ	0x0005

T2INPPS	equ	0x01E9C
; bitfield definitions
T2INPPS_T2INPPS	equ	0x0000
T2INPPS_T2INPPS0	equ	0x0000
T2INPPS_T2INPPS1	equ	0x0001
T2INPPS_T2INPPS2	equ	0x0002
T2INPPS_T2INPPS3	equ	0x0003
T2INPPS_T2INPPS4	equ	0x0004
T2INPPS_T2INPPS5	equ	0x0005

CCP1PPS	equ	0x01EA1
; bitfield definitions
CCP1PPS_CCP1PPS	equ	0x0000
CCP1PPS_CCP1PPS0	equ	0x0000
CCP1PPS_CCP1PPS1	equ	0x0001
CCP1PPS_CCP1PPS2	equ	0x0002
CCP1PPS_CCP1PPS3	equ	0x0003
CCP1PPS_CCP1PPS4	equ	0x0004
CCP1PPS_CCP1PPS5	equ	0x0005

CCP2PPS	equ	0x01EA2
; bitfield definitions
CCP2PPS_CCP2PPS	equ	0x0000
CCP2PPS_CCP2PPS0	equ	0x0000
CCP2PPS_CCP2PPS1	equ	0x0001
CCP2PPS_CCP2PPS2	equ	0x0002
CCP2PPS_CCP2PPS3	equ	0x0003
CCP2PPS_CCP2PPS4	equ	0x0004
CCP2PPS_CCP2PPS5	equ	0x0005

CWG1PPS	equ	0x01EB1
; bitfield definitions
CWG1PPS_CWG1PPS	equ	0x0000
CWG1PPS_CWG1PPS0	equ	0x0000
CWG1PPS_CWG1PPS1	equ	0x0001
CWG1PPS_CWG1PPS2	equ	0x0002
CWG1PPS_CWG1PPS3	equ	0x0003
CWG1PPS_CWG1PPS4	equ	0x0004
CWG1PPS_CWG1PPS5	equ	0x0005

CLCIN0PPS	equ	0x01EBB
; bitfield definitions
CLCIN0PPS_CLCIN0PPS	equ	0x0000
CLCIN0PPS_CLCIN0PPS0	equ	0x0000
CLCIN0PPS_CLCIN0PPS1	equ	0x0001
CLCIN0PPS_CLCIN0PPS2	equ	0x0002
CLCIN0PPS_CLCIN0PPS3	equ	0x0003
CLCIN0PPS_CLCIN0PPS4	equ	0x0004
CLCIN0PPS_CLCIN0PPS5	equ	0x0005

CLCIN1PPS	equ	0x01EBC
; bitfield definitions
CLCIN1PPS_CLCIN1PPS	equ	0x0000
CLCIN1PPS_CLCIN1PPS0	equ	0x0000
CLCIN1PPS_CLCIN1PPS1	equ	0x0001
CLCIN1PPS_CLCIN1PPS2	equ	0x0002
CLCIN1PPS_CLCIN1PPS3	equ	0x0003
CLCIN1PPS_CLCIN1PPS4	equ	0x0004
CLCIN1PPS_CLCIN1PPS5	equ	0x0005

CLCIN2PPS	equ	0x01EBD
; bitfield definitions
CLCIN2PPS_CLCIN2PPS	equ	0x0000
CLCIN2PPS_CLCIN2PPS0	equ	0x0000
CLCIN2PPS_CLCIN2PPS1	equ	0x0001
CLCIN2PPS_CLCIN2PPS2	equ	0x0002
CLCIN2PPS_CLCIN2PPS3	equ	0x0003
CLCIN2PPS_CLCIN2PPS4	equ	0x0004
CLCIN2PPS_CLCIN2PPS5	equ	0x0005

CLCIN3PPS	equ	0x01EBE
; bitfield definitions
CLCIN3PPS_CLCIN3PPS	equ	0x0000
CLCIN3PPS_CLCIN3PPS0	equ	0x0000
CLCIN3PPS_CLCIN3PPS1	equ	0x0001
CLCIN3PPS_CLCIN3PPS2	equ	0x0002
CLCIN3PPS_CLCIN3PPS3	equ	0x0003
CLCIN3PPS_CLCIN3PPS4	equ	0x0004
CLCIN3PPS_CLCIN3PPS5	equ	0x0005

ADACTPPS	equ	0x01EC3
; bitfield definitions
ADACTPPS_ADACTPPS	equ	0x0000
ADACTPPS_ADACTPPS0	equ	0x0000
ADACTPPS_ADACTPPS1	equ	0x0001
ADACTPPS_ADACTPPS2	equ	0x0002
ADACTPPS_ADACTPPS3	equ	0x0003
ADACTPPS_ADACTPPS4	equ	0x0004
ADACTPPS_ADACTPPS5	equ	0x0005

SSP1CLKPPS	equ	0x01EC5
; bitfield definitions
SSP1CLKPPS_SSP1CLKPPS	equ	0x0000
SSP1CLKPPS_SSP1CLKPPS0	equ	0x0000
SSP1CLKPPS_SSP1CLKPPS1	equ	0x0001
SSP1CLKPPS_SSP1CLKPPS2	equ	0x0002
SSP1CLKPPS_SSP1CLKPPS3	equ	0x0003
SSP1CLKPPS_SSP1CLKPPS4	equ	0x0004
SSP1CLKPPS_SSP1CLKPPS5	equ	0x0005

SSP1DATPPS	equ	0x01EC6
; bitfield definitions
SSP1DATPPS_SSP1DATPPS	equ	0x0000
SSP1DATPPS_SSP1DATPPS0	equ	0x0000
SSP1DATPPS_SSP1DATPPS1	equ	0x0001
SSP1DATPPS_SSP1DATPPS2	equ	0x0002
SSP1DATPPS_SSP1DATPPS3	equ	0x0003
SSP1DATPPS_SSP1DATPPS4	equ	0x0004
SSP1DATPPS_SSP1DATPPS5	equ	0x0005

SSP1SSPPS	equ	0x01EC7
; bitfield definitions
SSP1SSPPS_SSP1SSPPS	equ	0x0000
SSP1SSPPS_SSP1SSPPS0	equ	0x0000
SSP1SSPPS_SSP1SSPPS1	equ	0x0001
SSP1SSPPS_SSP1SSPPS2	equ	0x0002
SSP1SSPPS_SSP1SSPPS3	equ	0x0003
SSP1SSPPS_SSP1SSPPS4	equ	0x0004
SSP1SSPPS_SSP1SSPPS5	equ	0x0005

RX1DTPPS	equ	0x01ECB
; bitfield definitions
RX1DTPPS_RX1DTPPS	equ	0x0000
RX1DTPPS_RX1DTPPS0	equ	0x0000
RX1DTPPS_RX1DTPPS1	equ	0x0001
RX1DTPPS_RX1DTPPS2	equ	0x0002
RX1DTPPS_RX1DTPPS3	equ	0x0003
RX1DTPPS_RX1DTPPS4	equ	0x0004
RX1DTPPS_RX1DTPPS5	equ	0x0005

TX1CKPPS	equ	0x01ECC
; bitfield definitions
TX1CKPPS_TX1CKPPS	equ	0x0000
TX1CKPPS_TX1CKPPS0	equ	0x0000
TX1CKPPS_TX1CKPPS1	equ	0x0001
TX1CKPPS_TX1CKPPS2	equ	0x0002
TX1CKPPS_TX1CKPPS3	equ	0x0003
TX1CKPPS_TX1CKPPS4	equ	0x0004
TX1CKPPS_TX1CKPPS5	equ	0x0005

RX2DTPPS	equ	0x01ECD
; bitfield definitions
RX2DTPPS_RX2DTPPS	equ	0x0000
RX2DTPPS_RX2DTPPS0	equ	0x0000
RX2DTPPS_RX2DTPPS1	equ	0x0001
RX2DTPPS_RX2DTPPS2	equ	0x0002
RX2DTPPS_RX2DTPPS3	equ	0x0003
RX2DTPPS_RX2DTPPS4	equ	0x0004
RX2DTPPS_RX2DTPPS5	equ	0x0005

TX2CKPPS	equ	0x01ECE
; bitfield definitions
TX2CKPPS_TX2CKPPS	equ	0x0000
TX2CKPPS_TX2CKPPS0	equ	0x0000
TX2CKPPS_TX2CKPPS1	equ	0x0001
TX2CKPPS_TX2CKPPS2	equ	0x0002
TX2CKPPS_TX2CKPPS3	equ	0x0003
TX2CKPPS_TX2CKPPS4	equ	0x0004
TX2CKPPS_TX2CKPPS5	equ	0x0005

; Bank	62

RA0PPS	equ	0x01F10
; bitfield definitions
RA0PPS_RA0PPS0	equ	0x0000
RA0PPS_RA0PPS1	equ	0x0001
RA0PPS_RA0PPS2	equ	0x0002
RA0PPS_RA0PPS3	equ	0x0003
RA0PPS_RA0PPS4	equ	0x0004

RA1PPS	equ	0x01F11
; bitfield definitions
RA1PPS_RA1PPS0	equ	0x0000
RA1PPS_RA1PPS1	equ	0x0001
RA1PPS_RA1PPS2	equ	0x0002
RA1PPS_RA1PPS3	equ	0x0003
RA1PPS_RA1PPS4	equ	0x0004

RA2PPS	equ	0x01F12
; bitfield definitions
RA2PPS_RA2PPS0	equ	0x0000
RA2PPS_RA2PPS1	equ	0x0001
RA2PPS_RA2PPS2	equ	0x0002
RA2PPS_RA2PPS3	equ	0x0003
RA2PPS_RA2PPS4	equ	0x0004

RA3PPS	equ	0x01F13
; bitfield definitions
RA3PPS_RA3PPS0	equ	0x0000
RA3PPS_RA3PPS1	equ	0x0001
RA3PPS_RA3PPS2	equ	0x0002
RA3PPS_RA3PPS3	equ	0x0003
RA3PPS_RA3PPS4	equ	0x0004

RA4PPS	equ	0x01F14
; bitfield definitions
RA4PPS_RA4PPS0	equ	0x0000
RA4PPS_RA4PPS1	equ	0x0001
RA4PPS_RA4PPS2	equ	0x0002
RA4PPS_RA4PPS3	equ	0x0003
RA4PPS_RA4PPS4	equ	0x0004

RA5PPS	equ	0x01F15
; bitfield definitions
RA5PPS_RA5PPS0	equ	0x0000
RA5PPS_RA5PPS1	equ	0x0001
RA5PPS_RA5PPS2	equ	0x0002
RA5PPS_RA5PPS3	equ	0x0003
RA5PPS_RA5PPS4	equ	0x0004

RB4PPS	equ	0x01F1C
; bitfield definitions
RB4PPS_RB4PPS0	equ	0x0000
RB4PPS_RB4PPS1	equ	0x0001
RB4PPS_RB4PPS2	equ	0x0002
RB4PPS_RB4PPS3	equ	0x0003
RB4PPS_RB4PPS4	equ	0x0004

RB5PPS	equ	0x01F1D
; bitfield definitions
RB5PPS_RB5PPS0	equ	0x0000
RB5PPS_RB5PPS1	equ	0x0001
RB5PPS_RB5PPS2	equ	0x0002
RB5PPS_RB5PPS3	equ	0x0003
RB5PPS_RB5PPS4	equ	0x0004

RB6PPS	equ	0x01F1E
; bitfield definitions
RB6PPS_RB6PPS0	equ	0x0000
RB6PPS_RB6PPS1	equ	0x0001
RB6PPS_RB6PPS2	equ	0x0002
RB6PPS_RB6PPS3	equ	0x0003
RB6PPS_RB6PPS4	equ	0x0004

RB7PPS	equ	0x01F1F
; bitfield definitions
RB7PPS_RB7PPS0	equ	0x0000
RB7PPS_RB7PPS1	equ	0x0001
RB7PPS_RB7PPS2	equ	0x0002
RB7PPS_RB7PPS3	equ	0x0003
RB7PPS_RB7PPS4	equ	0x0004

RC0PPS	equ	0x01F20
; bitfield definitions
RC0PPS_RC0PPS0	equ	0x0000
RC0PPS_RC0PPS1	equ	0x0001
RC0PPS_RC0PPS2	equ	0x0002
RC0PPS_RC0PPS3	equ	0x0003
RC0PPS_RC0PPS4	equ	0x0004

RC1PPS	equ	0x01F21
; bitfield definitions
RC1PPS_RC1PPS0	equ	0x0000
RC1PPS_RC1PPS1	equ	0x0001
RC1PPS_RC1PPS2	equ	0x0002
RC1PPS_RC1PPS3	equ	0x0003
RC1PPS_RC1PPS4	equ	0x0004

RC2PPS	equ	0x01F22
; bitfield definitions
RC2PPS_RC2PPS0	equ	0x0000
RC2PPS_RC2PPS1	equ	0x0001
RC2PPS_RC2PPS2	equ	0x0002
RC2PPS_RC2PPS3	equ	0x0003
RC2PPS_RC2PPS4	equ	0x0004

RC3PPS	equ	0x01F23
; bitfield definitions
RC3PPS_RC3PPS0	equ	0x0000
RC3PPS_RC3PPS1	equ	0x0001
RC3PPS_RC3PPS2	equ	0x0002
RC3PPS_RC3PPS3	equ	0x0003
RC3PPS_RC3PPS4	equ	0x0004

RC4PPS	equ	0x01F24
; bitfield definitions
RC4PPS_RC4PPS0	equ	0x0000
RC4PPS_RC4PPS1	equ	0x0001
RC4PPS_RC4PPS2	equ	0x0002
RC4PPS_RC4PPS3	equ	0x0003
RC4PPS_RC4PPS4	equ	0x0004

RC5PPS	equ	0x01F25
; bitfield definitions
RC5PPS_RC5PPS0	equ	0x0000
RC5PPS_RC5PPS1	equ	0x0001
RC5PPS_RC5PPS2	equ	0x0002
RC5PPS_RC5PPS3	equ	0x0003
RC5PPS_RC5PPS4	equ	0x0004

RC6PPS	equ	0x01F26
; bitfield definitions
RC6PPS_RC6PPS0	equ	0x0000
RC6PPS_RC6PPS1	equ	0x0001
RC6PPS_RC6PPS2	equ	0x0002
RC6PPS_RC6PPS3	equ	0x0003
RC6PPS_RC6PPS4	equ	0x0004

RC7PPS	equ	0x01F27
; bitfield definitions
RC7PPS_RC7PPS0	equ	0x0000
RC7PPS_RC7PPS1	equ	0x0001
RC7PPS_RC7PPS2	equ	0x0002
RC7PPS_RC7PPS3	equ	0x0003
RC7PPS_RC7PPS4	equ	0x0004

ANSELA	equ	0x01F38
; bitfield definitions
ANSELA_ANSA0	equ	0x0000
ANSELA_ANSA1	equ	0x0001
ANSELA_ANSA2	equ	0x0002
ANSELA_ANSA4	equ	0x0004
ANSELA_ANSA5	equ	0x0005

WPUA	equ	0x01F39
; bitfield definitions
WPUA_WPUA0	equ	0x0000
WPUA_WPUA1	equ	0x0001
WPUA_WPUA2	equ	0x0002
WPUA_WPUA3	equ	0x0003
WPUA_WPUA4	equ	0x0004
WPUA_WPUA5	equ	0x0005

ODCONA	equ	0x01F3A
; bitfield definitions
ODCONA_ODCA0	equ	0x0000
ODCONA_ODCA1	equ	0x0001
ODCONA_ODCA2	equ	0x0002
ODCONA_ODCA4	equ	0x0004
ODCONA_ODCA5	equ	0x0005

SLRCONA	equ	0x01F3B
; bitfield definitions
SLRCONA_SLRA0	equ	0x0000
SLRCONA_SLRA1	equ	0x0001
SLRCONA_SLRA2	equ	0x0002
SLRCONA_SLRA4	equ	0x0004
SLRCONA_SLRA5	equ	0x0005

INLVLA	equ	0x01F3C
; bitfield definitions
INLVLA_INLVLA0	equ	0x0000
INLVLA_INLVLA1	equ	0x0001
INLVLA_INLVLA2	equ	0x0002
INLVLA_INLVLA3	equ	0x0003
INLVLA_INLVLA4	equ	0x0004
INLVLA_INLVLA5	equ	0x0005

IOCAP	equ	0x01F3D
; bitfield definitions
IOCAP_IOCAP0	equ	0x0000
IOCAP_IOCAP1	equ	0x0001
IOCAP_IOCAP2	equ	0x0002
IOCAP_IOCAP3	equ	0x0003
IOCAP_IOCAP4	equ	0x0004
IOCAP_IOCAP5	equ	0x0005

IOCAN	equ	0x01F3E
; bitfield definitions
IOCAN_IOCAN0	equ	0x0000
IOCAN_IOCAN1	equ	0x0001
IOCAN_IOCAN2	equ	0x0002
IOCAN_IOCAN3	equ	0x0003
IOCAN_IOCAN4	equ	0x0004
IOCAN_IOCAN5	equ	0x0005

IOCAF	equ	0x01F3F
; bitfield definitions
IOCAF_IOCAF0	equ	0x0000
IOCAF_IOCAF1	equ	0x0001
IOCAF_IOCAF2	equ	0x0002
IOCAF_IOCAF3	equ	0x0003
IOCAF_IOCAF4	equ	0x0004
IOCAF_IOCAF5	equ	0x0005

ANSELB	equ	0x01F43
; bitfield definitions
ANSELB_ANSB4	equ	0x0004
ANSELB_ANSB5	equ	0x0005
ANSELB_ANSB6	equ	0x0006
ANSELB_ANSB7	equ	0x0007

WPUB	equ	0x01F44
; bitfield definitions
WPUB_WPUB4	equ	0x0004
WPUB_WPUB5	equ	0x0005
WPUB_WPUB6	equ	0x0006
WPUB_WPUB7	equ	0x0007

ODCONB	equ	0x01F45
; bitfield definitions
ODCONB_ODCB4	equ	0x0004
ODCONB_ODCB5	equ	0x0005
ODCONB_ODCB6	equ	0x0006
ODCONB_ODCB7	equ	0x0007

SLRCONB	equ	0x01F46
; bitfield definitions
SLRCONB_SLRB4	equ	0x0004
SLRCONB_SLRB5	equ	0x0005
SLRCONB_SLRB6	equ	0x0006
SLRCONB_SLRB7	equ	0x0007

INLVLB	equ	0x01F47
; bitfield definitions
INLVLB_INLVLB4	equ	0x0004
INLVLB_INLVLB5	equ	0x0005
INLVLB_INLVLB6	equ	0x0006
INLVLB_INLVLB7	equ	0x0007

; Register:	IOCBP
IOCBP	equ	0x01F48
; bitfield definitions
IOCBP_IOCBP4	equ	0x0004
IOCBP_IOCBP5	equ	0x0005
IOCBP_IOCBP6	equ	0x0006
IOCBP_IOCBP7	equ	0x0007

IOCBN	equ	0x01F49
; bitfield definitions
IOCBN_IOCBN4	equ	0x0004
IOCBN_IOCBN5	equ	0x0005
IOCBN_IOCBN6	equ	0x0006
IOCBN_IOCBN7	equ	0x0007

IOCBF	equ	0x01F4A
; bitfield definitions
IOCBF_IOCBF4	equ	0x0004
IOCBF_IOCBF5	equ	0x0005
IOCBF_IOCBF6	equ	0x0006
IOCBF_IOCBF7	equ	0x0007

ANSELC	equ	0x01F4E
; bitfield definitions
ANSELC_ANSC0	equ	0x0000
ANSELC_ANSC1	equ	0x0001
ANSELC_ANSC2	equ	0x0002
ANSELC_ANSC3	equ	0x0003
ANSELC_ANSC4	equ	0x0004
ANSELC_ANSC5	equ	0x0005
ANSELC_ANSC6	equ	0x0006
ANSELC_ANSC7	equ	0x0007

WPUC	equ	0x01F4F
; bitfield definitions
WPUC_WPUC0	equ	0x0000
WPUC_WPUC1	equ	0x0001
WPUC_WPUC2	equ	0x0002
WPUC_WPUC3	equ	0x0003
WPUC_WPUC4	equ	0x0004
WPUC_WPUC5	equ	0x0005
WPUC_WPUC6	equ	0x0006
WPUC_WPUC7	equ	0x0007

ODCONC	equ	0x01F50
; bitfield definitions
ODCONC_ODCC0	equ	0x0000
ODCONC_ODCC1	equ	0x0001
ODCONC_ODCC2	equ	0x0002
ODCONC_ODCC3	equ	0x0003
ODCONC_ODCC4	equ	0x0004
ODCONC_ODCC5	equ	0x0005
ODCONC_ODCC6	equ	0x0006
ODCONC_ODCC7	equ	0x0007

SLRCONC	equ	0x01F51
; bitfield definitions
SLRCONC_SLRC0	equ	0x0000
SLRCONC_SLRC1	equ	0x0001
SLRCONC_SLRC2	equ	0x0002
SLRCONC_SLRC3	equ	0x0003
SLRCONC_SLRC4	equ	0x0004
SLRCONC_SLRC5	equ	0x0005
SLRCONC_SLRC6	equ	0x0006
SLRCONC_SLRC7	equ	0x0007

INLVLC	equ	0x01F52
; bitfield definitions
INLVLC_INLVLC0	equ	0x0000
INLVLC_INLVLC1	equ	0x0001
INLVLC_INLVLC2	equ	0x0002
INLVLC_INLVLC3	equ	0x0003
INLVLC_INLVLC4	equ	0x0004
INLVLC_INLVLC5	equ	0x0005
INLVLC_INLVLC6	equ	0x0006
INLVLC_INLVLC7	equ	0x0007

IOCCP	equ	0x01F53
; bitfield definitions
IOCCP_IOCCP0	equ	0x0000
IOCCP_IOCCP1	equ	0x0001
IOCCP_IOCCP2	equ	0x0002
IOCCP_IOCCP3	equ	0x0003
IOCCP_IOCCP4	equ	0x0004
IOCCP_IOCCP5	equ	0x0005
IOCCP_IOCCP6	equ	0x0006
IOCCP_IOCCP7	equ	0x0007

IOCCN	equ	0x01F54
; bitfield definitions
IOCCN_IOCCN0	equ	0x0000
IOCCN_IOCCN1	equ	0x0001
IOCCN_IOCCN2	equ	0x0002
IOCCN_IOCCN3	equ	0x0003
IOCCN_IOCCN4	equ	0x0004
IOCCN_IOCCN5	equ	0x0005
IOCCN_IOCCN6	equ	0x0006
IOCCN_IOCCN7	equ	0x0007

IOCCF	equ	0x01F55
; bitfield definitions
IOCCF_IOCCF0	equ	0x0000
IOCCF_IOCCF1	equ	0x0001
IOCCF_IOCCF2	equ	0x0002
IOCCF_IOCCF3	equ	0x0003
IOCCF_IOCCF4	equ	0x0004
IOCCF_IOCCF5	equ	0x0005
IOCCF_IOCCF6	equ	0x0006
IOCCF_IOCCF7	equ	0x0007

; Bank	63

SHAD	equ	0x01FE4
WREG_SHAD	equ	0x01FE5
BSR_SHAD	equ	0x01FE6
PCLATH_SHAD	equ	0x01FE7
FSR0L_SHAD	equ	0x01FE8
FSR0H_SHAD	equ	0x01FE9
FSR1L_SHAD	equ	0x01FEA
FSR1H_SHAD	equ	0x01FEB

STKPTR	equ	0x01FED
TOSL	equ	0x01FEE
TOSH	equ	0x01FEF

;==========================================================================
;
; Configuration	Bits
;
; NAME	Address
; CONFIG1	8007h
; CONFIG2	8008h
; CONFIG3	8009h
; CONFIG4	800Ah
; CONFIG5	800Bh
;
;==========================================================================

; The	following	is	an	assignment	of	address	values	for	all	of	the
; configuration	registers	for	the	purpose	of	table	reads
_CONFIG1	EQU	H'8007'
_CONFIG2	EQU	H'8008'
_CONFIG3	EQU	H'8009'
_CONFIG4	EQU	H'800A'
_CONFIG5	EQU	H'800B'

;-----	CONFIG1	Options	--------------------------------------------------

;-----	CONFIG2	Options	--------------------------------------------------

;-----	CONFIG3	Options	--------------------------------------------------

;-----	CONFIG4	Options	--------------------------------------------------
;-----	CONFIG5	Options	--------------------------------------------------
;-----	DEVID	Equates	--------------------------------------------------
_DEVID1	EQU	H'8006'

;-----	IDLOC	Equates	--------------------------------------------------
_IDLOC0	EQU	H'8000'
_IDLOC1	EQU	H'8001'
_IDLOC2	EQU	H'8002'
_IDLOC3	EQU	H'8003'


