

================================================================
== Vitis HLS Report for 'algo_Pipeline_REMAINDER_LOOP'
================================================================
* Date:           Tue Oct  7 16:23:28 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ping_pong
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.708 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      114|      114|  1.140 us|  1.140 us|  114|  114|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- REMAINDER_LOOP  |      112|      112|        14|          1|          1|   100|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     195|    135|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     120|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     315|    233|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |mux_2_1_8_1_1_U1        |mux_2_1_8_1_1        |        0|   0|    0|    9|    0|
    |urem_8ns_5ns_4_12_1_U2  |urem_8ns_5ns_4_12_1  |        0|   0|  195|  126|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        0|   0|  195|  135|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_118_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln24_fu_112_p2  |      icmp|   0|  0|  14|           7|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          15|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |i_fu_48                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_1_reg_184                        |   7|   0|    7|          0|
    |i_cast1_reg_204                    |   7|   0|   64|         57|
    |i_fu_48                            |   7|   0|    7|          0|
    |tmp_reg_209                        |   8|   0|    8|          0|
    |i_cast1_reg_204                    |  64|  32|   64|         57|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 120|  32|  177|        114|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  algo_Pipeline_REMAINDER_LOOP|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  algo_Pipeline_REMAINDER_LOOP|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  algo_Pipeline_REMAINDER_LOOP|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  algo_Pipeline_REMAINDER_LOOP|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  algo_Pipeline_REMAINDER_LOOP|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  algo_Pipeline_REMAINDER_LOOP|  return value|
|vecIn_0_address0  |  out|    6|   ap_memory|                       vecIn_0|         array|
|vecIn_0_ce0       |  out|    1|   ap_memory|                       vecIn_0|         array|
|vecIn_0_q0        |   in|    8|   ap_memory|                       vecIn_0|         array|
|vecIn_1_address0  |  out|    6|   ap_memory|                       vecIn_1|         array|
|vecIn_1_ce0       |  out|    1|   ap_memory|                       vecIn_1|         array|
|vecIn_1_q0        |   in|    8|   ap_memory|                       vecIn_1|         array|
|a_address0        |  out|    7|   ap_memory|                             a|         array|
|a_ce0             |  out|    1|   ap_memory|                             a|         array|
|a_we0             |  out|    1|   ap_memory|                             a|         array|
|a_d0              |  out|    2|   ap_memory|                             a|         array|
|b_address0        |  out|    7|   ap_memory|                             b|         array|
|b_ce0             |  out|    1|   ap_memory|                             b|         array|
|b_we0             |  out|    1|   ap_memory|                             b|         array|
|b_d0              |  out|    4|   ap_memory|                             b|         array|
+------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecIn_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecIn_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i"   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.87ns)   --->   "%icmp_ln24 = icmp_eq  i7 %i_1, i7 100" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 24 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.87ns)   --->   "%add_ln24 = add i7 %i_1, i7 1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 25 'add' 'add_ln24' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.i.split, void %for.inc.i9.preheader.exitStub" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 26 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %i_1, i32 1, i32 6" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 27 'partselect' 'lshr_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %lshr_ln" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 28 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%vecIn_0_addr = getelementptr i8 %vecIn_0, i64 0, i64 %zext_ln24" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:27->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 29 'getelementptr' 'vecIn_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%vecIn_0_load = load i6 %vecIn_0_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:27->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 30 'load' 'vecIn_0_load' <Predicate = (!icmp_ln24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%vecIn_1_addr = getelementptr i8 %vecIn_1, i64 0, i64 %zext_ln24" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:27->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 31 'getelementptr' 'vecIn_1_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%vecIn_1_load = load i6 %vecIn_1_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:27->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 32 'load' 'vecIn_1_load' <Predicate = (!icmp_ln24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln24 = store i7 %add_ln24, i7 %i" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 33 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.23>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_cast1 = zext i7 %i_1"   --->   Operation 34 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_1"   --->   Operation 35 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%vecIn_0_load = load i6 %vecIn_0_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:27->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 36 'load' 'vecIn_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%vecIn_1_load = load i6 %vecIn_1_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:27->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 37 'load' 'vecIn_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %vecIn_0_load, i8 %vecIn_1_load, i1 %empty" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:27->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 38 'mux' 'tmp' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i8 %tmp" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:27->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 39 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i2 %a, i64 0, i64 %i_cast1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:27->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 40 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln27 = store i2 %trunc_ln27, i7 %a_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:27->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 41 'store' 'store_ln27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 4.38>
ST_3 : Operation 42 [12/12] (4.38ns)   --->   "%urem_ln28 = urem i8 %tmp, i8 9" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 42 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.38>
ST_4 : Operation 43 [11/12] (4.38ns)   --->   "%urem_ln28 = urem i8 %tmp, i8 9" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 43 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.38>
ST_5 : Operation 44 [10/12] (4.38ns)   --->   "%urem_ln28 = urem i8 %tmp, i8 9" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 44 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.38>
ST_6 : Operation 45 [9/12] (4.38ns)   --->   "%urem_ln28 = urem i8 %tmp, i8 9" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 45 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 46 [8/12] (4.38ns)   --->   "%urem_ln28 = urem i8 %tmp, i8 9" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 46 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 47 [7/12] (4.38ns)   --->   "%urem_ln28 = urem i8 %tmp, i8 9" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 47 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.38>
ST_9 : Operation 48 [6/12] (4.38ns)   --->   "%urem_ln28 = urem i8 %tmp, i8 9" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 48 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.38>
ST_10 : Operation 49 [5/12] (4.38ns)   --->   "%urem_ln28 = urem i8 %tmp, i8 9" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 49 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.38>
ST_11 : Operation 50 [4/12] (4.38ns)   --->   "%urem_ln28 = urem i8 %tmp, i8 9" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 50 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.38>
ST_12 : Operation 51 [3/12] (4.38ns)   --->   "%urem_ln28 = urem i8 %tmp, i8 9" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 51 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.38>
ST_13 : Operation 52 [2/12] (4.38ns)   --->   "%urem_ln28 = urem i8 %tmp, i8 9" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 52 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.70>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 54 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/12] (4.38ns)   --->   "%urem_ln28 = urem i8 %tmp, i8 9" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 55 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i4 %urem_ln28" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 56 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i4 %b, i64 0, i64 %i_cast1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 57 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln28 = store i4 %trunc_ln28, i7 %b_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:28->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 58 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 100> <RAM>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc.i" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:13]   --->   Operation 59 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vecIn_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vecIn_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
store_ln0              (store            ) [ 000000000000000]
br_ln0                 (br               ) [ 000000000000000]
i_1                    (load             ) [ 011000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000]
icmp_ln24              (icmp             ) [ 011111111111110]
add_ln24               (add              ) [ 000000000000000]
br_ln24                (br               ) [ 000000000000000]
lshr_ln                (partselect       ) [ 000000000000000]
zext_ln24              (zext             ) [ 000000000000000]
vecIn_0_addr           (getelementptr    ) [ 011000000000000]
vecIn_1_addr           (getelementptr    ) [ 011000000000000]
store_ln24             (store            ) [ 000000000000000]
i_cast1                (zext             ) [ 010111111111111]
empty                  (trunc            ) [ 000000000000000]
vecIn_0_load           (load             ) [ 000000000000000]
vecIn_1_load           (load             ) [ 000000000000000]
tmp                    (mux              ) [ 010111111111111]
trunc_ln27             (trunc            ) [ 000000000000000]
a_addr                 (getelementptr    ) [ 000000000000000]
store_ln27             (store            ) [ 000000000000000]
speclooptripcount_ln24 (speclooptripcount) [ 000000000000000]
specloopname_ln24      (specloopname     ) [ 000000000000000]
urem_ln28              (urem             ) [ 000000000000000]
trunc_ln28             (trunc            ) [ 000000000000000]
b_addr                 (getelementptr    ) [ 000000000000000]
store_ln28             (store            ) [ 000000000000000]
br_ln24                (br               ) [ 000000000000000]
ret_ln0                (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vecIn_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecIn_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vecIn_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecIn_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i8.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="vecIn_0_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="0"/>
<pin id="56" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vecIn_0_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="6" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vecIn_0_load/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="vecIn_1_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="6" slack="0"/>
<pin id="69" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vecIn_1_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vecIn_1_load/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln27_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="2" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="b_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="7" slack="12"/>
<pin id="95" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/14 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln28_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/14 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln0_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_1_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln24_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="7" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln24_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="lshr_ln_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="7" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="4" slack="0"/>
<pin id="129" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln24_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln24_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_cast1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="1"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="empty_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="0" index="3" bw="1" slack="0"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln27_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln28/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln28_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/14 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="1"/>
<pin id="186" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="icmp_ln24_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="12"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="194" class="1005" name="vecIn_0_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="1"/>
<pin id="196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vecIn_0_addr "/>
</bind>
</comp>

<comp id="199" class="1005" name="vecIn_1_addr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="1"/>
<pin id="201" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vecIn_1_addr "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_cast1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="12"/>
<pin id="206" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="tmp_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="1"/>
<pin id="211" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="34" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="109" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="124" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="144"><net_src comp="118" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="145" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="59" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="72" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="149" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="152" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="180"><net_src comp="48" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="187"><net_src comp="109" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="193"><net_src comp="112" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="52" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="202"><net_src comp="65" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="207"><net_src comp="145" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="212"><net_src comp="152" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vecIn_0 | {}
	Port: vecIn_1 | {}
	Port: a | {2 }
	Port: b | {14 }
 - Input state : 
	Port: algo_Pipeline_REMAINDER_LOOP : vecIn_0 | {1 2 }
	Port: algo_Pipeline_REMAINDER_LOOP : vecIn_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln24 : 2
		add_ln24 : 2
		br_ln24 : 3
		lshr_ln : 2
		zext_ln24 : 3
		vecIn_0_addr : 4
		vecIn_0_load : 5
		vecIn_1_addr : 4
		vecIn_1_load : 5
		store_ln24 : 3
	State 2
		tmp : 1
		trunc_ln27 : 2
		a_addr : 1
		store_ln27 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		trunc_ln28 : 1
		store_ln28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   urem   |     grp_fu_167    |   195   |   126   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln24_fu_112 |    0    |    14   |
|----------|-------------------|---------|---------|
|    add   |  add_ln24_fu_118  |    0    |    14   |
|----------|-------------------|---------|---------|
|    mux   |     tmp_fu_152    |    0    |    9    |
|----------|-------------------|---------|---------|
|partselect|   lshr_ln_fu_124  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln24_fu_134 |    0    |    0    |
|          |   i_cast1_fu_145  |    0    |    0    |
|----------|-------------------|---------|---------|
|          |    empty_fu_149   |    0    |    0    |
|   trunc  | trunc_ln27_fu_162 |    0    |    0    |
|          | trunc_ln28_fu_172 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |   195   |   163   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_1_reg_184    |    7   |
|   i_cast1_reg_204  |   64   |
|      i_reg_177     |    7   |
|  icmp_ln24_reg_190 |    1   |
|     tmp_reg_209    |    8   |
|vecIn_0_addr_reg_194|    6   |
|vecIn_1_addr_reg_199|    6   |
+--------------------+--------+
|        Total       |   99   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_72 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   195  |   163  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   99   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   294  |   181  |
+-----------+--------+--------+--------+
