; SMART (STT-MRAM with Deferred Sensing) Configuration
; Based on "Rethinking DRAM via STT-MRAM" Paper - Table 3 & 4
; DDR4-2666 (1333 MHz), 8Gb x8 device, 1KB Page Size
;
; Key Innovation:
; - Sensing is DEFERRED from ACT to READ/WRITE command
; - ACT only activates wordline, does NOT sense data
; - This allows full 1KB page size with fewer Sense Amplifiers
;
; Key Differences from Conv-STT-MRAM:
; - tRCD is SHORT (no sensing at ACT)
; - CL is LONG (sensing happens at READ)
; - tFAW and tRRD are very small (no power spike at ACT)
; - Full 1KB page size (same as DRAM)

; ============================================
; Physical Structure Parameters
; ============================================
NUM_BANKS=16
NUM_ROWS=65536
NUM_COLS=1024
DEVICE_WIDTH=8
isSmartMRAM=true

; ============================================
; Timing Parameters (in cycles, tCK=0.75ns)
; ============================================
tCK=0.75

; Refresh - Non-volatile, no refresh needed
REFRESH_PERIOD=999999999

; CAS Latency and Burst
; CL is LONG because sensing happens here
CL=29
AL=0
BL=8

; Core Timing
; tRCD is SHORT (ACT only activates wordline, no sensing)
; tRAS is SHORT (no long sensing period needed)
; tRP is short (fast recovery, same as Conv-STT)
; tFAW and tRRD are minimal (ACT power is very low)
tRAS=15
tRCD=14
tRRD=1				; tRRD_S=1, tRRD_L=4 (using _S for stream workload)
tRC=23
tRP=8
tCCD=4				; tCCD_S=4, tCCD_L=8 (using _S)
tRTP=15
tWTR=10
tWR=31
tRTRS=1
tRFC=1
tFAW=4
tCKE=8
tXP=8
tCMD=1

; ============================================
; Current Parameters (mA)
; ============================================
; IDD0 is MUCH lower (no sensing at ACT)
; IDD4R is higher (sensing happens at READ)
IDD0=38
IDD1=115
IDD2P=10
IDD2Q=50
IDD2N=37
IDD3Pf=45
IDD3Ps=45
IDD3N=37
IDD4W=152
IDD4R=150
IDD5=0
IDD6=9
IDD6L=12
IDD7=400

; ============================================
; Voltage (V)
; ============================================
Vdd=1.2
