

================================================================
== Vivado HLS Report for 'loadPCL'
================================================================
* Date:           Sat May 13 19:59:12 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.146|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1538|  1538|  1538|  1538|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1536|  1536|         2|          1|          1|  1536|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     117|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|     128|     192|
|Multiplexer      |        -|      -|       -|     166|
|Register         |        -|      -|      57|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     185|     475|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |pcl_V_0_U      |loadPCL_pcl_V_0      |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_10416_U  |loadPCL_pcl_V_10416  |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_11417_U  |loadPCL_pcl_V_11417  |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_12418_U  |loadPCL_pcl_V_12418  |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_13419_U  |loadPCL_pcl_V_13419  |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_1415_U   |loadPCL_pcl_V_1415   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_14420_U  |loadPCL_pcl_V_14420  |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_15421_U  |loadPCL_pcl_V_15421  |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_2422_U   |loadPCL_pcl_V_2422   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_3423_U   |loadPCL_pcl_V_3423   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_4424_U   |loadPCL_pcl_V_4424   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_5425_U   |loadPCL_pcl_V_5425   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_6426_U   |loadPCL_pcl_V_6426   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_7427_U   |loadPCL_pcl_V_7427   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_8428_U   |loadPCL_pcl_V_8428   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_9429_U   |loadPCL_pcl_V_9429   |        0|  8|  12|    96|    8|     1|          768|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                     |        0|128| 192|  1536|  128|    16|        12288|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_422_p2                     |     +    |      0|  0|  18|          11|           1|
    |next_mul_fu_428_p2                |     +    |      0|  0|  30|          23|          12|
    |next_urem_fu_464_p2               |     +    |      0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_158                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_528                  |    and   |      0|  0|   2|           1|           1|
    |tmp_2_fu_470_p2                   |   icmp   |      0|  0|  13|          11|           7|
    |tmp_fu_416_p2                     |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |idx_urem_fu_476_p3                |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 117|          76|          51|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |PCL_V_V_blk_n                     |   9|          2|    1|          2|
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_phi_mux_temp_V_phi_fu_365_p32  |  85|         17|    8|        136|
    |i_reg_329                         |   9|          2|   11|         22|
    |phi_mul_reg_340                   |   9|          2|   23|         46|
    |phi_urem_reg_351                  |   9|          2|   11|         22|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 166|         34|   57|        237|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_329                |  11|   0|   11|          0|
    |phi_mul_reg_340          |  23|   0|   23|          0|
    |phi_urem_reg_351         |  11|   0|   11|          0|
    |tmp_1_reg_498            |   5|   0|    5|          0|
    |tmp_reg_484              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  57|   0|   57|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    loadPCL   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    loadPCL   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    loadPCL   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    loadPCL   | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    loadPCL   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    loadPCL   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    loadPCL   | return value |
|PCL_V_V_din     | out |    8|   ap_fifo  |    PCL_V_V   |    pointer   |
|PCL_V_V_full_n  |  in |    1|   ap_fifo  |    PCL_V_V   |    pointer   |
|PCL_V_V_write   | out |    1|   ap_fifo  |    PCL_V_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp)
	3  / (!tmp)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %PCL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.30ns)   --->   "br label %0" [S2/conv1d.h:1865]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i11 [ 0, %codeRepl ], [ %i_1, %"aesl_mux_load.16[96 x i8]P.i32.i64.exit" ]"   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul = phi i23 [ 0, %codeRepl ], [ %next_mul, %"aesl_mux_load.16[96 x i8]P.i32.i64.exit" ]"   --->   Operation 8 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%phi_urem = phi i11 [ 0, %codeRepl ], [ %idx_urem, %"aesl_mux_load.16[96 x i8]P.i32.i64.exit" ]"   --->   Operation 9 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.52ns)   --->   "%tmp = icmp eq i11 %i, -512" [S2/conv1d.h:1865]   --->   Operation 10 'icmp' 'tmp' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.70ns)   --->   "%i_1 = add i11 %i, 1" [S2/conv1d.h:1865]   --->   Operation 12 'add' 'i_1' <Predicate = true> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %1" [S2/conv1d.h:1865]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.95ns)   --->   "%next_mul = add i23 %phi_mul, 2731"   --->   Operation 14 'add' 'next_mul' <Predicate = (!tmp)> <Delay = 1.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i23.i32.i32(i23 %phi_mul, i32 18, i32 22)"   --->   Operation 15 'partselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%newIndex1 = zext i11 %phi_urem to i64"   --->   Operation 16 'zext' 'newIndex1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.18ns)   --->   "switch i5 %tmp_1, label %case15.i [
    i5 0, label %case0.i
    i5 1, label %case1.i
    i5 2, label %case2.i
    i5 3, label %case3.i
    i5 4, label %case4.i
    i5 5, label %case5.i
    i5 6, label %case6.i
    i5 7, label %case7.i
    i5 8, label %case8.i
    i5 9, label %case9.i
    i5 10, label %case10.i
    i5 11, label %case11.i
    i5 12, label %case12.i
    i5 13, label %case13.i
    i5 14, label %case14.i
  ]"   --->   Operation 17 'switch' <Predicate = (!tmp)> <Delay = 1.18>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%pcl_V_14420_addr = getelementptr [96 x i8]* @pcl_V_14420, i64 0, i64 %newIndex1"   --->   Operation 18 'getelementptr' 'pcl_V_14420_addr' <Predicate = (!tmp & tmp_1 == 14)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.77ns)   --->   "%pcl_V_14420_load = load i8* %pcl_V_14420_addr, align 1"   --->   Operation 19 'load' 'pcl_V_14420_load' <Predicate = (!tmp & tmp_1 == 14)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%pcl_V_13419_addr = getelementptr [96 x i8]* @pcl_V_13419, i64 0, i64 %newIndex1"   --->   Operation 20 'getelementptr' 'pcl_V_13419_addr' <Predicate = (!tmp & tmp_1 == 13)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.77ns)   --->   "%pcl_V_13419_load = load i8* %pcl_V_13419_addr, align 1"   --->   Operation 21 'load' 'pcl_V_13419_load' <Predicate = (!tmp & tmp_1 == 13)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%pcl_V_12418_addr = getelementptr [96 x i8]* @pcl_V_12418, i64 0, i64 %newIndex1"   --->   Operation 22 'getelementptr' 'pcl_V_12418_addr' <Predicate = (!tmp & tmp_1 == 12)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%pcl_V_12418_load = load i8* %pcl_V_12418_addr, align 1"   --->   Operation 23 'load' 'pcl_V_12418_load' <Predicate = (!tmp & tmp_1 == 12)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%pcl_V_11417_addr = getelementptr [96 x i8]* @pcl_V_11417, i64 0, i64 %newIndex1"   --->   Operation 24 'getelementptr' 'pcl_V_11417_addr' <Predicate = (!tmp & tmp_1 == 11)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%pcl_V_11417_load = load i8* %pcl_V_11417_addr, align 1"   --->   Operation 25 'load' 'pcl_V_11417_load' <Predicate = (!tmp & tmp_1 == 11)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%pcl_V_10416_addr = getelementptr [96 x i8]* @pcl_V_10416, i64 0, i64 %newIndex1"   --->   Operation 26 'getelementptr' 'pcl_V_10416_addr' <Predicate = (!tmp & tmp_1 == 10)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%pcl_V_10416_load = load i8* %pcl_V_10416_addr, align 1"   --->   Operation 27 'load' 'pcl_V_10416_load' <Predicate = (!tmp & tmp_1 == 10)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%pcl_V_9429_addr = getelementptr [96 x i8]* @pcl_V_9429, i64 0, i64 %newIndex1"   --->   Operation 28 'getelementptr' 'pcl_V_9429_addr' <Predicate = (!tmp & tmp_1 == 9)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.77ns)   --->   "%pcl_V_9429_load = load i8* %pcl_V_9429_addr, align 1"   --->   Operation 29 'load' 'pcl_V_9429_load' <Predicate = (!tmp & tmp_1 == 9)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pcl_V_8428_addr = getelementptr [96 x i8]* @pcl_V_8428, i64 0, i64 %newIndex1"   --->   Operation 30 'getelementptr' 'pcl_V_8428_addr' <Predicate = (!tmp & tmp_1 == 8)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.77ns)   --->   "%pcl_V_8428_load = load i8* %pcl_V_8428_addr, align 1"   --->   Operation 31 'load' 'pcl_V_8428_load' <Predicate = (!tmp & tmp_1 == 8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%pcl_V_7427_addr = getelementptr [96 x i8]* @pcl_V_7427, i64 0, i64 %newIndex1"   --->   Operation 32 'getelementptr' 'pcl_V_7427_addr' <Predicate = (!tmp & tmp_1 == 7)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.77ns)   --->   "%pcl_V_7427_load = load i8* %pcl_V_7427_addr, align 1"   --->   Operation 33 'load' 'pcl_V_7427_load' <Predicate = (!tmp & tmp_1 == 7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%pcl_V_6426_addr = getelementptr [96 x i8]* @pcl_V_6426, i64 0, i64 %newIndex1"   --->   Operation 34 'getelementptr' 'pcl_V_6426_addr' <Predicate = (!tmp & tmp_1 == 6)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.77ns)   --->   "%pcl_V_6426_load = load i8* %pcl_V_6426_addr, align 1"   --->   Operation 35 'load' 'pcl_V_6426_load' <Predicate = (!tmp & tmp_1 == 6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%pcl_V_5425_addr = getelementptr [96 x i8]* @pcl_V_5425, i64 0, i64 %newIndex1"   --->   Operation 36 'getelementptr' 'pcl_V_5425_addr' <Predicate = (!tmp & tmp_1 == 5)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.77ns)   --->   "%pcl_V_5425_load = load i8* %pcl_V_5425_addr, align 1"   --->   Operation 37 'load' 'pcl_V_5425_load' <Predicate = (!tmp & tmp_1 == 5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%pcl_V_4424_addr = getelementptr [96 x i8]* @pcl_V_4424, i64 0, i64 %newIndex1"   --->   Operation 38 'getelementptr' 'pcl_V_4424_addr' <Predicate = (!tmp & tmp_1 == 4)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.77ns)   --->   "%pcl_V_4424_load = load i8* %pcl_V_4424_addr, align 1"   --->   Operation 39 'load' 'pcl_V_4424_load' <Predicate = (!tmp & tmp_1 == 4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%pcl_V_3423_addr = getelementptr [96 x i8]* @pcl_V_3423, i64 0, i64 %newIndex1"   --->   Operation 40 'getelementptr' 'pcl_V_3423_addr' <Predicate = (!tmp & tmp_1 == 3)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.77ns)   --->   "%pcl_V_3423_load = load i8* %pcl_V_3423_addr, align 1"   --->   Operation 41 'load' 'pcl_V_3423_load' <Predicate = (!tmp & tmp_1 == 3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%pcl_V_2422_addr = getelementptr [96 x i8]* @pcl_V_2422, i64 0, i64 %newIndex1"   --->   Operation 42 'getelementptr' 'pcl_V_2422_addr' <Predicate = (!tmp & tmp_1 == 2)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.77ns)   --->   "%pcl_V_2422_load = load i8* %pcl_V_2422_addr, align 1"   --->   Operation 43 'load' 'pcl_V_2422_load' <Predicate = (!tmp & tmp_1 == 2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%pcl_V_1415_addr = getelementptr [96 x i8]* @pcl_V_1415, i64 0, i64 %newIndex1"   --->   Operation 44 'getelementptr' 'pcl_V_1415_addr' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.77ns)   --->   "%pcl_V_1415_load = load i8* %pcl_V_1415_addr, align 1"   --->   Operation 45 'load' 'pcl_V_1415_load' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%pcl_V_0_addr = getelementptr [96 x i8]* @pcl_V_0, i64 0, i64 %newIndex1"   --->   Operation 46 'getelementptr' 'pcl_V_0_addr' <Predicate = (!tmp & tmp_1 == 0)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.77ns)   --->   "%pcl_V_0_load = load i8* %pcl_V_0_addr, align 1"   --->   Operation 47 'load' 'pcl_V_0_load' <Predicate = (!tmp & tmp_1 == 0)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%pcl_V_15421_addr = getelementptr [96 x i8]* @pcl_V_15421, i64 0, i64 %newIndex1"   --->   Operation 48 'getelementptr' 'pcl_V_15421_addr' <Predicate = (!tmp & tmp_1 != 0 & tmp_1 != 1 & tmp_1 != 2 & tmp_1 != 3 & tmp_1 != 4 & tmp_1 != 5 & tmp_1 != 6 & tmp_1 != 7 & tmp_1 != 8 & tmp_1 != 9 & tmp_1 != 10 & tmp_1 != 11 & tmp_1 != 12 & tmp_1 != 13 & tmp_1 != 14)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.77ns)   --->   "%pcl_V_15421_load = load i8* %pcl_V_15421_addr, align 1"   --->   Operation 49 'load' 'pcl_V_15421_load' <Predicate = (!tmp & tmp_1 != 0 & tmp_1 != 1 & tmp_1 != 2 & tmp_1 != 3 & tmp_1 != 4 & tmp_1 != 5 & tmp_1 != 6 & tmp_1 != 7 & tmp_1 != 8 & tmp_1 != 9 & tmp_1 != 10 & tmp_1 != 11 & tmp_1 != 12 & tmp_1 != 13 & tmp_1 != 14)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_2 : Operation 50 [1/1] (1.70ns)   --->   "%next_urem = add i11 %phi_urem, 1"   --->   Operation 50 'add' 'next_urem' <Predicate = (!tmp)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.52ns)   --->   "%tmp_2 = icmp ult i11 %next_urem, 96"   --->   Operation 51 'icmp' 'tmp_2' <Predicate = (!tmp)> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%idx_urem = select i1 %tmp_2, i11 %next_urem, i11 0"   --->   Operation 52 'select' 'idx_urem' <Predicate = (!tmp)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.14>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [S2/conv1d.h:1865]   --->   Operation 53 'specregionbegin' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:1866]   --->   Operation 54 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (2.77ns)   --->   "%pcl_V_14420_load = load i8* %pcl_V_14420_addr, align 1"   --->   Operation 55 'load' 'pcl_V_14420_load' <Predicate = (!tmp & tmp_1 == 14)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 56 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 56 'br' <Predicate = (!tmp & tmp_1 == 14)> <Delay = 1.97>
ST_3 : Operation 57 [1/2] (2.77ns)   --->   "%pcl_V_13419_load = load i8* %pcl_V_13419_addr, align 1"   --->   Operation 57 'load' 'pcl_V_13419_load' <Predicate = (!tmp & tmp_1 == 13)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 58 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 58 'br' <Predicate = (!tmp & tmp_1 == 13)> <Delay = 1.97>
ST_3 : Operation 59 [1/2] (2.77ns)   --->   "%pcl_V_12418_load = load i8* %pcl_V_12418_addr, align 1"   --->   Operation 59 'load' 'pcl_V_12418_load' <Predicate = (!tmp & tmp_1 == 12)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 60 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 60 'br' <Predicate = (!tmp & tmp_1 == 12)> <Delay = 1.97>
ST_3 : Operation 61 [1/2] (2.77ns)   --->   "%pcl_V_11417_load = load i8* %pcl_V_11417_addr, align 1"   --->   Operation 61 'load' 'pcl_V_11417_load' <Predicate = (!tmp & tmp_1 == 11)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 62 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 62 'br' <Predicate = (!tmp & tmp_1 == 11)> <Delay = 1.97>
ST_3 : Operation 63 [1/2] (2.77ns)   --->   "%pcl_V_10416_load = load i8* %pcl_V_10416_addr, align 1"   --->   Operation 63 'load' 'pcl_V_10416_load' <Predicate = (!tmp & tmp_1 == 10)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 64 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 64 'br' <Predicate = (!tmp & tmp_1 == 10)> <Delay = 1.97>
ST_3 : Operation 65 [1/2] (2.77ns)   --->   "%pcl_V_9429_load = load i8* %pcl_V_9429_addr, align 1"   --->   Operation 65 'load' 'pcl_V_9429_load' <Predicate = (!tmp & tmp_1 == 9)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 66 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 66 'br' <Predicate = (!tmp & tmp_1 == 9)> <Delay = 1.97>
ST_3 : Operation 67 [1/2] (2.77ns)   --->   "%pcl_V_8428_load = load i8* %pcl_V_8428_addr, align 1"   --->   Operation 67 'load' 'pcl_V_8428_load' <Predicate = (!tmp & tmp_1 == 8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 68 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 68 'br' <Predicate = (!tmp & tmp_1 == 8)> <Delay = 1.97>
ST_3 : Operation 69 [1/2] (2.77ns)   --->   "%pcl_V_7427_load = load i8* %pcl_V_7427_addr, align 1"   --->   Operation 69 'load' 'pcl_V_7427_load' <Predicate = (!tmp & tmp_1 == 7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 70 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 70 'br' <Predicate = (!tmp & tmp_1 == 7)> <Delay = 1.97>
ST_3 : Operation 71 [1/2] (2.77ns)   --->   "%pcl_V_6426_load = load i8* %pcl_V_6426_addr, align 1"   --->   Operation 71 'load' 'pcl_V_6426_load' <Predicate = (!tmp & tmp_1 == 6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 72 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 72 'br' <Predicate = (!tmp & tmp_1 == 6)> <Delay = 1.97>
ST_3 : Operation 73 [1/2] (2.77ns)   --->   "%pcl_V_5425_load = load i8* %pcl_V_5425_addr, align 1"   --->   Operation 73 'load' 'pcl_V_5425_load' <Predicate = (!tmp & tmp_1 == 5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 74 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 74 'br' <Predicate = (!tmp & tmp_1 == 5)> <Delay = 1.97>
ST_3 : Operation 75 [1/2] (2.77ns)   --->   "%pcl_V_4424_load = load i8* %pcl_V_4424_addr, align 1"   --->   Operation 75 'load' 'pcl_V_4424_load' <Predicate = (!tmp & tmp_1 == 4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 76 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 76 'br' <Predicate = (!tmp & tmp_1 == 4)> <Delay = 1.97>
ST_3 : Operation 77 [1/2] (2.77ns)   --->   "%pcl_V_3423_load = load i8* %pcl_V_3423_addr, align 1"   --->   Operation 77 'load' 'pcl_V_3423_load' <Predicate = (!tmp & tmp_1 == 3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 78 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 78 'br' <Predicate = (!tmp & tmp_1 == 3)> <Delay = 1.97>
ST_3 : Operation 79 [1/2] (2.77ns)   --->   "%pcl_V_2422_load = load i8* %pcl_V_2422_addr, align 1"   --->   Operation 79 'load' 'pcl_V_2422_load' <Predicate = (!tmp & tmp_1 == 2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 80 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 80 'br' <Predicate = (!tmp & tmp_1 == 2)> <Delay = 1.97>
ST_3 : Operation 81 [1/2] (2.77ns)   --->   "%pcl_V_1415_load = load i8* %pcl_V_1415_addr, align 1"   --->   Operation 81 'load' 'pcl_V_1415_load' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 82 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 82 'br' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 1.97>
ST_3 : Operation 83 [1/2] (2.77ns)   --->   "%pcl_V_0_load = load i8* %pcl_V_0_addr, align 1"   --->   Operation 83 'load' 'pcl_V_0_load' <Predicate = (!tmp & tmp_1 == 0)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 84 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 84 'br' <Predicate = (!tmp & tmp_1 == 0)> <Delay = 1.97>
ST_3 : Operation 85 [1/2] (2.77ns)   --->   "%pcl_V_15421_load = load i8* %pcl_V_15421_addr, align 1"   --->   Operation 85 'load' 'pcl_V_15421_load' <Predicate = (!tmp & tmp_1 != 0 & tmp_1 != 1 & tmp_1 != 2 & tmp_1 != 3 & tmp_1 != 4 & tmp_1 != 5 & tmp_1 != 6 & tmp_1 != 7 & tmp_1 != 8 & tmp_1 != 9 & tmp_1 != 10 & tmp_1 != 11 & tmp_1 != 12 & tmp_1 != 13 & tmp_1 != 14)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 96> <ROM>
ST_3 : Operation 86 [1/1] (1.97ns)   --->   "br label %"aesl_mux_load.16[96 x i8]P.i32.i64.exit""   --->   Operation 86 'br' <Predicate = (!tmp & tmp_1 != 0 & tmp_1 != 1 & tmp_1 != 2 & tmp_1 != 3 & tmp_1 != 4 & tmp_1 != 5 & tmp_1 != 6 & tmp_1 != 7 & tmp_1 != 8 & tmp_1 != 9 & tmp_1 != 10 & tmp_1 != 11 & tmp_1 != 12 & tmp_1 != 13 & tmp_1 != 14)> <Delay = 1.97>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%temp_V = phi i8 [ %pcl_V_0_load, %case0.i ], [ %pcl_V_1415_load, %case1.i ], [ %pcl_V_2422_load, %case2.i ], [ %pcl_V_3423_load, %case3.i ], [ %pcl_V_4424_load, %case4.i ], [ %pcl_V_5425_load, %case5.i ], [ %pcl_V_6426_load, %case6.i ], [ %pcl_V_7427_load, %case7.i ], [ %pcl_V_8428_load, %case8.i ], [ %pcl_V_9429_load, %case9.i ], [ %pcl_V_10416_load, %case10.i ], [ %pcl_V_11417_load, %case11.i ], [ %pcl_V_12418_load, %case12.i ], [ %pcl_V_13419_load, %case13.i ], [ %pcl_V_14420_load, %case14.i ], [ %pcl_V_15421_load, %case15.i ]"   --->   Operation 87 'phi' 'temp_V' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %PCL_V_V, i8 %temp_V)" [S2/conv1d.h:1869]   --->   Operation 88 'write' <Predicate = (!tmp)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_s)" [S2/conv1d.h:1870]   --->   Operation 89 'specregionend' 'empty_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %0" [S2/conv1d.h:1865]   --->   Operation 90 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:1871]   --->   Operation 91 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ PCL_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pcl_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_1415]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_2422]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_3423]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_4424]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_5425]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_6426]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_7427]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_8428]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_9429]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_10416]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_11417]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_12418]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_13419]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_14420]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pcl_V_15421]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5       (specinterface    ) [ 00000]
StgValue_6       (br               ) [ 01110]
i                (phi              ) [ 00100]
phi_mul          (phi              ) [ 00100]
phi_urem         (phi              ) [ 00100]
tmp              (icmp             ) [ 00110]
empty            (speclooptripcount) [ 00000]
i_1              (add              ) [ 01110]
StgValue_13      (br               ) [ 00000]
next_mul         (add              ) [ 01110]
tmp_1            (partselect       ) [ 00110]
newIndex1        (zext             ) [ 00000]
StgValue_17      (switch           ) [ 00000]
pcl_V_14420_addr (getelementptr    ) [ 00110]
pcl_V_13419_addr (getelementptr    ) [ 00110]
pcl_V_12418_addr (getelementptr    ) [ 00110]
pcl_V_11417_addr (getelementptr    ) [ 00110]
pcl_V_10416_addr (getelementptr    ) [ 00110]
pcl_V_9429_addr  (getelementptr    ) [ 00110]
pcl_V_8428_addr  (getelementptr    ) [ 00110]
pcl_V_7427_addr  (getelementptr    ) [ 00110]
pcl_V_6426_addr  (getelementptr    ) [ 00110]
pcl_V_5425_addr  (getelementptr    ) [ 00110]
pcl_V_4424_addr  (getelementptr    ) [ 00110]
pcl_V_3423_addr  (getelementptr    ) [ 00110]
pcl_V_2422_addr  (getelementptr    ) [ 00110]
pcl_V_1415_addr  (getelementptr    ) [ 00110]
pcl_V_0_addr     (getelementptr    ) [ 00110]
pcl_V_15421_addr (getelementptr    ) [ 00110]
next_urem        (add              ) [ 00000]
tmp_2            (icmp             ) [ 00000]
idx_urem         (select           ) [ 01110]
tmp_s            (specregionbegin  ) [ 00000]
StgValue_54      (specpipeline     ) [ 00000]
pcl_V_14420_load (load             ) [ 00000]
StgValue_56      (br               ) [ 00000]
pcl_V_13419_load (load             ) [ 00000]
StgValue_58      (br               ) [ 00000]
pcl_V_12418_load (load             ) [ 00000]
StgValue_60      (br               ) [ 00000]
pcl_V_11417_load (load             ) [ 00000]
StgValue_62      (br               ) [ 00000]
pcl_V_10416_load (load             ) [ 00000]
StgValue_64      (br               ) [ 00000]
pcl_V_9429_load  (load             ) [ 00000]
StgValue_66      (br               ) [ 00000]
pcl_V_8428_load  (load             ) [ 00000]
StgValue_68      (br               ) [ 00000]
pcl_V_7427_load  (load             ) [ 00000]
StgValue_70      (br               ) [ 00000]
pcl_V_6426_load  (load             ) [ 00000]
StgValue_72      (br               ) [ 00000]
pcl_V_5425_load  (load             ) [ 00000]
StgValue_74      (br               ) [ 00000]
pcl_V_4424_load  (load             ) [ 00000]
StgValue_76      (br               ) [ 00000]
pcl_V_3423_load  (load             ) [ 00000]
StgValue_78      (br               ) [ 00000]
pcl_V_2422_load  (load             ) [ 00000]
StgValue_80      (br               ) [ 00000]
pcl_V_1415_load  (load             ) [ 00000]
StgValue_82      (br               ) [ 00000]
pcl_V_0_load     (load             ) [ 00000]
StgValue_84      (br               ) [ 00000]
pcl_V_15421_load (load             ) [ 00000]
StgValue_86      (br               ) [ 00000]
temp_V           (phi              ) [ 00000]
StgValue_88      (write            ) [ 00000]
empty_21         (specregionend    ) [ 00000]
StgValue_90      (br               ) [ 01110]
StgValue_91      (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="PCL_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PCL_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pcl_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pcl_V_1415">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_1415"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pcl_V_2422">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_2422"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pcl_V_3423">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_3423"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pcl_V_4424">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_4424"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pcl_V_5425">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_5425"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pcl_V_6426">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_6426"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pcl_V_7427">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_7427"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pcl_V_8428">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_8428"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pcl_V_9429">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_9429"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pcl_V_10416">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_10416"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pcl_V_11417">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_11417"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pcl_V_12418">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_12418"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pcl_V_13419">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_13419"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pcl_V_14420">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_14420"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pcl_V_15421">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcl_V_15421"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_88_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_88/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="pcl_V_14420_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_14420_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_14420_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="pcl_V_13419_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="11" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_13419_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_13419_load/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="pcl_V_12418_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_12418_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_12418_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="pcl_V_11417_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_11417_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_11417_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="pcl_V_10416_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="11" slack="0"/>
<pin id="177" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_10416_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_10416_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="pcl_V_9429_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_9429_addr/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_9429_load/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="pcl_V_8428_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="11" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_8428_addr/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_8428_load/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="pcl_V_7427_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="11" slack="0"/>
<pin id="216" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_7427_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_7427_load/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="pcl_V_6426_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="11" slack="0"/>
<pin id="229" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_6426_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_6426_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="pcl_V_5425_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="11" slack="0"/>
<pin id="242" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_5425_addr/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_5425_load/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="pcl_V_4424_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="11" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_4424_addr/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_4424_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="pcl_V_3423_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_3423_addr/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_3423_load/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="pcl_V_2422_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="11" slack="0"/>
<pin id="281" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_2422_addr/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_2422_load/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="pcl_V_1415_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="11" slack="0"/>
<pin id="294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_1415_addr/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_1415_load/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="pcl_V_0_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="11" slack="0"/>
<pin id="307" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_0_addr/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_0_load/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="pcl_V_15421_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="11" slack="0"/>
<pin id="320" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcl_V_15421_addr/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcl_V_15421_load/2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="1"/>
<pin id="331" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="11" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="phi_mul_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="23" slack="1"/>
<pin id="342" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="phi_mul_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="23" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="phi_urem_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="1"/>
<pin id="353" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="phi_urem_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="11" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="temp_V_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="364" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_V (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="temp_V_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="4" bw="8" slack="0"/>
<pin id="371" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="6" bw="8" slack="0"/>
<pin id="373" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="8" bw="8" slack="0"/>
<pin id="375" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="10" bw="8" slack="0"/>
<pin id="377" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="12" bw="8" slack="0"/>
<pin id="379" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="14" bw="8" slack="0"/>
<pin id="381" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="16" bw="8" slack="0"/>
<pin id="383" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="18" bw="8" slack="0"/>
<pin id="385" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="20" bw="8" slack="0"/>
<pin id="387" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="22" bw="8" slack="0"/>
<pin id="389" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="24" bw="8" slack="0"/>
<pin id="391" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="26" bw="8" slack="0"/>
<pin id="393" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="28" bw="8" slack="0"/>
<pin id="395" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="30" bw="8" slack="0"/>
<pin id="397" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="32" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_V/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="0" index="1" bw="11" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="i_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="next_mul_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="23" slack="0"/>
<pin id="430" dir="0" index="1" bw="13" slack="0"/>
<pin id="431" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="0" index="1" bw="23" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="0"/>
<pin id="438" dir="0" index="3" bw="6" slack="0"/>
<pin id="439" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="newIndex1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="next_urem_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="0"/>
<pin id="472" dir="0" index="1" bw="11" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="idx_urem_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="11" slack="0"/>
<pin id="479" dir="0" index="2" bw="11" slack="0"/>
<pin id="480" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/2 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="488" class="1005" name="i_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="0"/>
<pin id="490" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="next_mul_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="23" slack="0"/>
<pin id="495" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="1"/>
<pin id="500" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="pcl_V_14420_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="1"/>
<pin id="504" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_14420_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="pcl_V_13419_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="1"/>
<pin id="509" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_13419_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="pcl_V_12418_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="7" slack="1"/>
<pin id="514" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_12418_addr "/>
</bind>
</comp>

<comp id="517" class="1005" name="pcl_V_11417_addr_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="1"/>
<pin id="519" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_11417_addr "/>
</bind>
</comp>

<comp id="522" class="1005" name="pcl_V_10416_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="1"/>
<pin id="524" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_10416_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="pcl_V_9429_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="1"/>
<pin id="529" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_9429_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="pcl_V_8428_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="1"/>
<pin id="534" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_8428_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="pcl_V_7427_addr_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="1"/>
<pin id="539" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_7427_addr "/>
</bind>
</comp>

<comp id="542" class="1005" name="pcl_V_6426_addr_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="1"/>
<pin id="544" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_6426_addr "/>
</bind>
</comp>

<comp id="547" class="1005" name="pcl_V_5425_addr_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="1"/>
<pin id="549" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_5425_addr "/>
</bind>
</comp>

<comp id="552" class="1005" name="pcl_V_4424_addr_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="1"/>
<pin id="554" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_4424_addr "/>
</bind>
</comp>

<comp id="557" class="1005" name="pcl_V_3423_addr_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="1"/>
<pin id="559" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_3423_addr "/>
</bind>
</comp>

<comp id="562" class="1005" name="pcl_V_2422_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="1"/>
<pin id="564" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_2422_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="pcl_V_1415_addr_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="1"/>
<pin id="569" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_1415_addr "/>
</bind>
</comp>

<comp id="572" class="1005" name="pcl_V_0_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="1"/>
<pin id="574" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_0_addr "/>
</bind>
</comp>

<comp id="577" class="1005" name="pcl_V_15421_addr_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="7" slack="1"/>
<pin id="579" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pcl_V_15421_addr "/>
</bind>
</comp>

<comp id="582" class="1005" name="idx_urem_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="0"/>
<pin id="584" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="110" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="96" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="96" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="96" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="96" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="96" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="96" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="96" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="96" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="96" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="96" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="96" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="96" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="6" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="96" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="4" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="96" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="2" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="96" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="96" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="399"><net_src comp="310" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="400"><net_src comp="297" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="401"><net_src comp="284" pin="3"/><net_sink comp="365" pin=4"/></net>

<net id="402"><net_src comp="271" pin="3"/><net_sink comp="365" pin=6"/></net>

<net id="403"><net_src comp="258" pin="3"/><net_sink comp="365" pin=8"/></net>

<net id="404"><net_src comp="245" pin="3"/><net_sink comp="365" pin=10"/></net>

<net id="405"><net_src comp="232" pin="3"/><net_sink comp="365" pin=12"/></net>

<net id="406"><net_src comp="219" pin="3"/><net_sink comp="365" pin=14"/></net>

<net id="407"><net_src comp="206" pin="3"/><net_sink comp="365" pin=16"/></net>

<net id="408"><net_src comp="193" pin="3"/><net_sink comp="365" pin=18"/></net>

<net id="409"><net_src comp="180" pin="3"/><net_sink comp="365" pin=20"/></net>

<net id="410"><net_src comp="167" pin="3"/><net_sink comp="365" pin=22"/></net>

<net id="411"><net_src comp="154" pin="3"/><net_sink comp="365" pin=24"/></net>

<net id="412"><net_src comp="141" pin="3"/><net_sink comp="365" pin=26"/></net>

<net id="413"><net_src comp="128" pin="3"/><net_sink comp="365" pin=28"/></net>

<net id="414"><net_src comp="323" pin="3"/><net_sink comp="365" pin=30"/></net>

<net id="415"><net_src comp="365" pin="32"/><net_sink comp="114" pin=2"/></net>

<net id="420"><net_src comp="333" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="333" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="344" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="58" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="344" pin="4"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="355" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="451"><net_src comp="444" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="456"><net_src comp="444" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="457"><net_src comp="444" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="458"><net_src comp="444" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="459"><net_src comp="444" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="460"><net_src comp="444" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="461"><net_src comp="444" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="462"><net_src comp="444" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="463"><net_src comp="444" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="468"><net_src comp="355" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="98" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="464" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="46" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="416" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="422" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="496"><net_src comp="428" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="501"><net_src comp="434" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="121" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="510"><net_src comp="134" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="515"><net_src comp="147" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="520"><net_src comp="160" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="525"><net_src comp="173" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="530"><net_src comp="186" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="535"><net_src comp="199" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="540"><net_src comp="212" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="545"><net_src comp="225" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="550"><net_src comp="238" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="555"><net_src comp="251" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="560"><net_src comp="264" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="565"><net_src comp="277" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="570"><net_src comp="290" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="575"><net_src comp="303" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="580"><net_src comp="316" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="585"><net_src comp="476" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="355" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PCL_V_V | {3 }
	Port: pcl_V_0 | {}
	Port: pcl_V_1415 | {}
	Port: pcl_V_2422 | {}
	Port: pcl_V_3423 | {}
	Port: pcl_V_4424 | {}
	Port: pcl_V_5425 | {}
	Port: pcl_V_6426 | {}
	Port: pcl_V_7427 | {}
	Port: pcl_V_8428 | {}
	Port: pcl_V_9429 | {}
	Port: pcl_V_10416 | {}
	Port: pcl_V_11417 | {}
	Port: pcl_V_12418 | {}
	Port: pcl_V_13419 | {}
	Port: pcl_V_14420 | {}
	Port: pcl_V_15421 | {}
 - Input state : 
	Port: loadPCL : pcl_V_0 | {2 3 }
	Port: loadPCL : pcl_V_1415 | {2 3 }
	Port: loadPCL : pcl_V_2422 | {2 3 }
	Port: loadPCL : pcl_V_3423 | {2 3 }
	Port: loadPCL : pcl_V_4424 | {2 3 }
	Port: loadPCL : pcl_V_5425 | {2 3 }
	Port: loadPCL : pcl_V_6426 | {2 3 }
	Port: loadPCL : pcl_V_7427 | {2 3 }
	Port: loadPCL : pcl_V_8428 | {2 3 }
	Port: loadPCL : pcl_V_9429 | {2 3 }
	Port: loadPCL : pcl_V_10416 | {2 3 }
	Port: loadPCL : pcl_V_11417 | {2 3 }
	Port: loadPCL : pcl_V_12418 | {2 3 }
	Port: loadPCL : pcl_V_13419 | {2 3 }
	Port: loadPCL : pcl_V_14420 | {2 3 }
	Port: loadPCL : pcl_V_15421 | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_13 : 2
		next_mul : 1
		tmp_1 : 1
		newIndex1 : 1
		StgValue_17 : 2
		pcl_V_14420_addr : 2
		pcl_V_14420_load : 3
		pcl_V_13419_addr : 2
		pcl_V_13419_load : 3
		pcl_V_12418_addr : 2
		pcl_V_12418_load : 3
		pcl_V_11417_addr : 2
		pcl_V_11417_load : 3
		pcl_V_10416_addr : 2
		pcl_V_10416_load : 3
		pcl_V_9429_addr : 2
		pcl_V_9429_load : 3
		pcl_V_8428_addr : 2
		pcl_V_8428_load : 3
		pcl_V_7427_addr : 2
		pcl_V_7427_load : 3
		pcl_V_6426_addr : 2
		pcl_V_6426_load : 3
		pcl_V_5425_addr : 2
		pcl_V_5425_load : 3
		pcl_V_4424_addr : 2
		pcl_V_4424_load : 3
		pcl_V_3423_addr : 2
		pcl_V_3423_load : 3
		pcl_V_2422_addr : 2
		pcl_V_2422_load : 3
		pcl_V_1415_addr : 2
		pcl_V_1415_load : 3
		pcl_V_0_addr : 2
		pcl_V_0_load : 3
		pcl_V_15421_addr : 2
		pcl_V_15421_load : 3
		next_urem : 1
		tmp_2 : 2
		idx_urem : 3
	State 3
		temp_V : 1
		StgValue_88 : 2
		empty_21 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        i_1_fu_422        |    0    |    18   |
|    add   |      next_mul_fu_428     |    0    |    30   |
|          |     next_urem_fu_464     |    0    |    18   |
|----------|--------------------------|---------|---------|
|   icmp   |        tmp_fu_416        |    0    |    13   |
|          |       tmp_2_fu_470       |    0    |    13   |
|----------|--------------------------|---------|---------|
|  select  |      idx_urem_fu_476     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   write  | StgValue_88_write_fu_114 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_1_fu_434       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     newIndex1_fu_444     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   103   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_1_reg_488      |   11   |
|        i_reg_329       |   11   |
|    idx_urem_reg_582    |   11   |
|    next_mul_reg_493    |   23   |
|  pcl_V_0_addr_reg_572  |    7   |
|pcl_V_10416_addr_reg_522|    7   |
|pcl_V_11417_addr_reg_517|    7   |
|pcl_V_12418_addr_reg_512|    7   |
|pcl_V_13419_addr_reg_507|    7   |
| pcl_V_1415_addr_reg_567|    7   |
|pcl_V_14420_addr_reg_502|    7   |
|pcl_V_15421_addr_reg_577|    7   |
| pcl_V_2422_addr_reg_562|    7   |
| pcl_V_3423_addr_reg_557|    7   |
| pcl_V_4424_addr_reg_552|    7   |
| pcl_V_5425_addr_reg_547|    7   |
| pcl_V_6426_addr_reg_542|    7   |
| pcl_V_7427_addr_reg_537|    7   |
| pcl_V_8428_addr_reg_532|    7   |
| pcl_V_9429_addr_reg_527|    7   |
|     phi_mul_reg_340    |   23   |
|    phi_urem_reg_351    |   11   |
|     temp_V_reg_362     |    8   |
|      tmp_1_reg_498     |    5   |
|       tmp_reg_484      |    1   |
+------------------------+--------+
|          Total         |   216  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_128 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_141 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_206 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_232 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_245 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_258 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_271 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_284 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_297 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_310 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_323 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   224  ||  20.864 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   20   |    -   |   144  |
|  Register |    -   |   216  |    -   |
+-----------+--------+--------+--------+
|   Total   |   20   |   216  |   247  |
+-----------+--------+--------+--------+
