(module WireSidePlate_001 (layer F.Cu) (tedit 61220B6C)
  (fp_text reference REF** (at 0 0.5) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value WireSidePlate_001 (at 0 -0.5) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (pad 1 smd rect (at 0 2.2) (size 3 1.5) (layers F.Cu F.Paste F.Mask))
)
