#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Feb 18 12:53:11 2016
# Process ID: 13460
# Current directory: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9556 C:\Users\junhao.zhang.freddie\Vivado_Projects\lab3\project_2\project_2.xpr
# Log file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/vivado.log
# Journal file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 18 15:08:07 2016...
create_project project_3 C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
file mkdir C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new
close [ open C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/mux.v w ]
add_files C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/mux.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/demux.v w ]
add_files C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/demux.v
update_compile_order -fileset sources_1
close [ open C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/wrapper.v w ]
add_files C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/wrapper.v
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/demux.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/demux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/mux.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/wrapper.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/wrapper.v:1]
[Thu Feb 18 17:24:52 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/constrs_1
file mkdir C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/constrs_1/new
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/constrs_1/new/cons.xdc
close [ open C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/constrs_1/new/cons.xdc w ]
add_files -fileset constrs_1 C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/constrs_1/new/cons.xdc
close [ open C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v w ]
add_files C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/demux.v
set_property top Decoder [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:41]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/mux.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/wrapper.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/wrapper.v:1]
CRITICAL WARNING: [filemgmt 20-742] The top module "Decoder" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Thu Feb 18 18:51:39 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1 -noclean_dir 
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/mux.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/wrapper.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/wrapper.v:1]
[Thu Feb 18 18:55:49 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

set_property top Decoder [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/mux.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/wrapper.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/wrapper.v:1]
[Thu Feb 18 18:56:01 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
remove_files C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/mux.v
remove_files C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/wrapper.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
[Thu Feb 18 18:57:11 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
[Thu Feb 18 18:58:06 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1
[Thu Feb 18 18:58:36 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 18 18:59:28 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
[Thu Feb 18 18:59:28 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 946.922 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736731A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/impl_1/Decoder.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 946.922 ; gain = 0.000
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183736731A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736731A
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/impl_1/Decoder.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/impl_1/Decoder.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Labtools 27-3165] End of startup status: LOW
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 946.922 ; gain = 0.000
INFO: [Common 17-344] 'program_hw_devices' was cancelled
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183736731A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736731A
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/impl_1/Decoder.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/impl_1/Decoder.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:14]
[Thu Feb 18 19:08:11 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:14]
[Thu Feb 18 19:08:41 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:14]
[Thu Feb 18 19:08:58 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:14]
[Thu Feb 18 19:09:30 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
[Thu Feb 18 19:10:17 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
[Thu Feb 18 19:10:39 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
[Thu Feb 18 19:11:21 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
[Thu Feb 18 19:11:41 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
[Thu Feb 18 19:12:51 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.srcs/sources_1/new/Decoder.v:1]
[Thu Feb 18 19:13:30 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1
[Thu Feb 18 19:13:58 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 18 19:14:47 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_3/project_3.runs/impl_1/Decoder.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
