// Seed: 3755229472
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    output wor id_7,
    input wor id_8,
    output wor id_9,
    input wand id_10,
    input supply1 id_11,
    input wor id_12
);
  assign id_3 = id_5 ? 1'b0 : id_5;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output supply1 id_2
    , id_26,
    output wire id_3,
    input supply0 id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output uwire id_8,
    input wand id_9,
    input wor id_10,
    output tri0 id_11,
    input wand id_12,
    output wire id_13,
    output uwire id_14,
    output uwire id_15,
    output supply0 id_16,
    input wire id_17,
    input wor id_18,
    inout tri0 id_19,
    output uwire id_20,
    output tri0 id_21,
    output wand id_22,
    output tri id_23,
    output tri0 id_24
);
  wire id_27;
  module_0 modCall_1 (
      id_19,
      id_4,
      id_10,
      id_11,
      id_12,
      id_19,
      id_19,
      id_14,
      id_10,
      id_20,
      id_17,
      id_7,
      id_17
  );
endmodule
