Initial state: (0)
Initial register assignments: rl=0, rw=0
(0) c->s:workload{workload>0/\rl'=rl/\rw'=workload} (1)
(1) s->w1:workload{workload=rw/\rl!=1/\rl'=1/\rw'=rw} (2)
(2) w1->s:result{rl'=rl/\rw'=rw} (0)
(1) s->w2:workload{workload=rw/\rl!=2/\rl'=2/\rw'=rw} (3)
(3) w2->s:result{rl'=rl/\rw'=rw} (0)
(1) s->w3:workload{workload=rw/\rl!=3/\rl'=3/\rw'=rw} (4)
(4) w3->s:result{rl'=rl/\rw'=rw} (0)
(0) c->s:done{done=0/\rl'=rl/\rw'=rw} (5)
Final states: (5)