#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Jul 02 20:59:13 2017
# Process ID: 11712
# Current directory: C:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.runs/design_1_counter_0_2_synth_1
# Command line: vivado.exe -log design_1_counter_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_counter_0_2.tcl
# Log file: C:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.runs/design_1_counter_0_2_synth_1/design_1_counter_0_2.vds
# Journal file: C:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.runs/design_1_counter_0_2_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_counter_0_2.tcl -notrace
