Fitter report for NCO_quartus
Wed Sep 27 20:10:58 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Incremental Compilation Routing Preservation
 10. Fitter Incremental Compilation Conflicts
 11. Ignored Assignments
 12. Pin-Out File
 13. Fitter Resource Usage Summary
 14. Fitter Partition Statistics
 15. Input Pins
 16. Output Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux14_rtl_0|altsyncram_ni01:auto_generated|ALTSYNCRAM
 30. Fitter DSP Block Usage Summary
 31. DSP Block Details
 32. Routing Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Estimated Delay Added for Hold Timing Summary
 44. Estimated Delay Added for Hold Timing Details
 45. Fitter Messages
 46. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Sep 27 20:10:58 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; NCO_quartus                                 ;
; Top-level Entity Name              ; NCO_quartus                                 ;
; Family                             ; Cyclone III                                 ;
; Device                             ; EP3C16F484C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,716 / 15,408 ( 24 % )                     ;
;     Total combinational functions  ; 2,611 / 15,408 ( 17 % )                     ;
;     Dedicated logic registers      ; 3,364 / 15,408 ( 22 % )                     ;
; Total registers                    ; 3364                                        ;
; Total pins                         ; 32 / 347 ( 9 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 17,600 / 516,096 ( 3 % )                    ;
; Embedded Multiplier 9-bit elements ; 80 / 112 ( 71 % )                           ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16F484C6                          ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.11        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;  22.2%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; CLK_DAC      ; Missing drive strength and slew rate ;
; MCLK_CS4334  ; Missing drive strength and slew rate ;
; LRCK_CS4334  ; Missing drive strength and slew rate ;
; SCLK_CS4334  ; Missing drive strength and slew rate ;
; SDATA_CS4334 ; Missing drive strength and slew rate ;
; DAT_DAC[11]  ; Missing drive strength and slew rate ;
; DAT_DAC[10]  ; Missing drive strength and slew rate ;
; DAT_DAC[9]   ; Missing drive strength and slew rate ;
; DAT_DAC[8]   ; Missing drive strength and slew rate ;
; DAT_DAC[7]   ; Missing drive strength and slew rate ;
; DAT_DAC[6]   ; Missing drive strength and slew rate ;
; DAT_DAC[5]   ; Missing drive strength and slew rate ;
; DAT_DAC[4]   ; Missing drive strength and slew rate ;
; DAT_DAC[3]   ; Missing drive strength and slew rate ;
; DAT_DAC[2]   ; Missing drive strength and slew rate ;
; DAT_DAC[1]   ; Missing drive strength and slew rate ;
; DAT_DAC[0]   ; Missing drive strength and slew rate ;
; LEDG[2]      ; Missing drive strength and slew rate ;
; LEDG[1]      ; Missing drive strength and slew rate ;
; LEDG[0]      ; Missing drive strength and slew rate ;
+--------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                            ;
+---------------------+---------------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]             ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------------+----------------------------+--------------------------+
; Placement (by node) ;                           ;                            ;                          ;
;     -- Requested    ; 84.57 % ( 5777 / 6831 )   ; 84.57 % ( 5777 / 6831 )    ; 0.00 % ( 0 / 6831 )      ;
;     -- Achieved     ; 84.41 % ( 5766 / 6831 )   ; 84.41 % ( 5766 / 6831 )    ; 0.00 % ( 0 / 6831 )      ;
;                     ;                           ;                            ;                          ;
; Routing (by net)    ;                           ;                            ;                          ;
;     -- Requested    ; 92.84 % ( 10043 / 10817 ) ; 92.84 % ( 10043 / 10817 )  ; 0.00 % ( 0 / 10817 )     ;
;     -- Achieved     ; 92.84 % ( 10043 / 10817 ) ; 92.84 % ( 10043 / 10817 )  ; 0.00 % ( 0 / 10817 )     ;
+---------------------+---------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Post-Fit          ; Placement and Routing   ; Post-Fit               ; Placement and Routing        ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                       ;
+--------------------------------+-------------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved   ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-------------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 99.81 % ( 5766 / 5777 ) ; Placement and Routing   ; Post-Fit          ; Design Partitions   ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 212 )      ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 828 )      ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )       ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-------------------------+-------------------------+-------------------+---------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                            ;
+--------------------------------+--------------------------------+----------------------------+----------------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested     ; Preservation Achieved      ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+----------------------------+----------------------------+---------------------+-------+
; Top                            ; Top                            ; 100.00 % ( 24134 / 24134 ) ; 100.00 % ( 24134 / 24134 ) ; Design Partitions   ;       ;
; sld_hub:auto_hub               ; Top                            ; 0.00 % ( 0 / 51 )          ; 0.00 % ( 0 / 51 )          ; N/A                 ;       ;
; Top                            ; sld_hub:auto_hub               ; 0.00 % ( 0 / 51 )          ; 0.00 % ( 0 / 51 )          ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_hub:auto_hub               ; 0.00 % ( 0 / 754 )         ; 0.00 % ( 0 / 754 )         ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; Top                            ; 0.00 % ( 0 / 113 )         ; 0.00 % ( 0 / 113 )         ; N/A                 ;       ;
; Top                            ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 113 )         ; 0.00 % ( 0 / 113 )         ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; sld_hub:auto_hub               ; 0.00 % ( 0 / 119 )         ; 0.00 % ( 0 / 119 )         ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 119 )         ; 0.00 % ( 0 / 119 )         ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2372 )        ; 0.00 % ( 0 / 2372 )        ; N/A                 ;       ;
; hard_block:auto_generated_inst ; Top                            ; 100.00 % ( 8 / 8 )         ; 100.00 % ( 8 / 8 )         ; Design Partitions   ;       ;
; Top                            ; hard_block:auto_generated_inst ; 100.00 % ( 8 / 8 )         ; 100.00 % ( 8 / 8 )         ; Design Partitions   ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 100.00 % ( 8 / 8 )         ; 100.00 % ( 8 / 8 )         ; Design Partitions   ;       ;
+--------------------------------+--------------------------------+----------------------------+----------------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Incremental Compilation Conflicts                                                                                                  ;
+-----------------+-----------------+---------------+----------------+----------------+-----------------+---------------+-------------------+
; Ignored Target  ; Ignored Setting ; Ignored Value ; Ignored Type   ; Honored Target ; Honored Setting ; Honored Value ; Honored Type      ;
+-----------------+-----------------+---------------+----------------+----------------+-----------------+---------------+-------------------+
; SW[8]           ; PCI I/O         ; OFF           ; QSF Assignment ; SW[8]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[8]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; SW[8]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[7]           ; PCI I/O         ; OFF           ; QSF Assignment ; SW[7]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[7]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; SW[7]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[6]           ; PCI I/O         ; OFF           ; QSF Assignment ; SW[6]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[6]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; SW[6]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[5]           ; PCI I/O         ; OFF           ; QSF Assignment ; SW[5]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[5]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; SW[5]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[4]           ; PCI I/O         ; OFF           ; QSF Assignment ; SW[4]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[4]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; SW[4]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[3]           ; PCI I/O         ; OFF           ; QSF Assignment ; SW[3]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[3]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; SW[3]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; CLOCK_50        ; PCI I/O         ; OFF           ; QSF Assignment ; CLOCK_50       ; PCI I/O         ; ON            ; Post-Fit Property ;
; CLOCK_50~input  ; PCI I/O         ; OFF           ; QSF Assignment ; CLOCK_50       ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[9]           ; PCI I/O         ; OFF           ; QSF Assignment ; SW[9]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[9]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; SW[9]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; button[2]       ; PCI I/O         ; OFF           ; QSF Assignment ; button[2]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; button[2]~input ; PCI I/O         ; OFF           ; QSF Assignment ; button[2]      ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[2]           ; PCI I/O         ; OFF           ; QSF Assignment ; SW[2]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[2]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; SW[2]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[1]           ; PCI I/O         ; OFF           ; QSF Assignment ; SW[1]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[1]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; SW[1]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[0]           ; PCI I/O         ; OFF           ; QSF Assignment ; SW[0]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[0]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; SW[0]          ; PCI I/O         ; ON            ; Post-Fit Property ;
+-----------------+-----------------+---------------+----------------+----------------+-----------------+---------------+-------------------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; BUTTON [0]    ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; BUTTON [1]    ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; BUTTON [2]    ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; BUTTON[0]     ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; BUTTON[1]     ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; CLOCK_50_2    ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; DATA0         ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; DATA1_ASDO    ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; DCLK          ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12] ; PIN_C8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_0     ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_1     ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_G8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_E6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_E5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_G7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_D10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_E10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_H10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_E9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_G9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_H9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_F8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM     ; PIN_E7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_F7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM     ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; FLASH_nCE     ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; HEX0_DP       ; PIN_D13       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[0]     ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[1]     ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[2]     ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[3]     ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[4]     ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[5]     ; PIN_F12       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[6]     ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; HEX1_DP       ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[0]     ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[1]     ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[2]     ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[3]     ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[4]     ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[5]     ; PIN_E14       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[6]     ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; HEX2_DP       ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[0]     ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[1]     ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[2]     ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[3]     ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[4]     ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[5]     ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[6]     ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; HEX3_DP       ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[0]     ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[1]     ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[2]     ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[3]     ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[4]     ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[5]     ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[6]     ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; LEDG[3]       ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[4]       ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[5]       ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[6]       ; PIN_C1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[7]       ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[8]       ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[9]       ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]      ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]      ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]      ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]      ; PIN_K18       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]      ; PIN_H22       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]      ; PIN_J17       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]      ; PIN_K17       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]      ; PIN_J21       ; QSF Assignment ;
; Location ;                ;              ; VGA_HS        ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]      ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]      ; PIN_H17       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]      ; PIN_H20       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]      ; PIN_H21       ; QSF Assignment ;
; Location ;                ;              ; VGA_VS        ; PIN_L22       ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 3,716 / 15,408 ( 24 % )  ;
;     -- Combinational with no register       ; 352                      ;
;     -- Register only                        ; 1105                     ;
;     -- Combinational with a register        ; 2259                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 246                      ;
;     -- 3 input functions                    ; 2051                     ;
;     -- <=2 input functions                  ; 314                      ;
;     -- Register only                        ; 1105                     ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 572                      ;
;     -- arithmetic mode                      ; 2039                     ;
;                                             ;                          ;
; Total registers*                            ; 3,364 / 17,068 ( 20 % )  ;
;     -- Dedicated logic registers            ; 3,364 / 15,408 ( 22 % )  ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )        ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 322 / 963 ( 33 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 32 / 347 ( 9 % )         ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )           ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )           ;
;                                             ;                          ;
; Global signals                              ; 7                        ;
; M9Ks                                        ; 4 / 56 ( 7 % )           ;
; Total block memory bits                     ; 17,600 / 516,096 ( 3 % ) ;
; Total block memory implementation bits      ; 36,864 / 516,096 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 80 / 112 ( 71 % )        ;
; PLLs                                        ; 2 / 4 ( 50 % )           ;
; Global clocks                               ; 7 / 20 ( 35 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%             ;
; Peak interconnect usage (total/H/V)         ; 3% / 4% / 3%             ;
; Maximum fan-out                             ; 2721                     ;
; Highest non-global fan-out                  ; 194                      ;
; Total fan-out                               ; 16977                    ;
; Average fan-out                             ; 2.43                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                             ;                       ;                       ;                                ;                                ;
; Total logic elements                        ; 3006 / 15408 ( 20 % ) ; 146 / 15408 ( < 1 % ) ; 564 / 15408 ( 4 % )            ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 208                   ; 56                    ; 88                             ; 0                              ;
;     -- Register only                        ; 853                   ; 24                    ; 228                            ; 0                              ;
;     -- Combinational with a register        ; 1945                  ; 66                    ; 248                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 52                    ; 50                    ; 144                            ; 0                              ;
;     -- 3 input functions                    ; 1920                  ; 36                    ; 95                             ; 0                              ;
;     -- <=2 input functions                  ; 181                   ; 36                    ; 97                             ; 0                              ;
;     -- Register only                        ; 853                   ; 24                    ; 228                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;                                ;
;     -- normal mode                          ; 188                   ; 114                   ; 270                            ; 0                              ;
;     -- arithmetic mode                      ; 1965                  ; 8                     ; 66                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total registers                             ; 2798                  ; 90                    ; 476                            ; 0                              ;
;     -- Dedicated logic registers            ; 2798 / 15408 ( 18 % ) ; 90 / 15408 ( < 1 % )  ; 476 / 15408 ( 3 % )            ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 261 / 963 ( 27 % )    ; 14 / 963 ( 1 % )      ; 48 / 963 ( 5 % )               ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 32                    ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 80 / 112 ( 71 % )     ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 15424                 ; 0                     ; 2176                           ; 0                              ;
; Total RAM block bits                        ; 27648                 ; 0                     ; 9216                           ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 2 / 4 ( 50 % )                 ;
; M9K                                         ; 3 / 56 ( 5 % )        ; 0 / 56 ( 0 % )        ; 1 / 56 ( 1 % )                 ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )       ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 2 / 24 ( 8 % )                 ;
;                                             ;                       ;                       ;                                ;                                ;
; Connections                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                    ; 58                    ; 133                   ; 649                            ; 2                              ;
;     -- Registered Input Connections         ; 56                    ; 100                   ; 516                            ; 0                              ;
;     -- Output Connections                   ; 642                   ; 142                   ; 1                              ; 57                             ;
;     -- Registered Output Connections        ; 24                    ; 141                   ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                    ; 15739                 ; 827                   ; 2733                           ; 68                             ;
;     -- Registered Connections               ; 4777                  ; 584                   ; 1350                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; External Connections                        ;                       ;                       ;                                ;                                ;
;     -- Top                                  ; 0                     ; 123                   ; 518                            ; 59                             ;
;     -- sld_hub:auto_hub                     ; 123                   ; 20                    ; 132                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 518                   ; 132                   ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 59                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                          ; 15                    ; 21                    ; 93                             ; 2                              ;
;     -- Output Ports                         ; 21                    ; 39                    ; 46                             ; 2                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 26                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 28                    ; 35                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 40                             ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                    ; 35                             ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50  ; G21   ; 6        ; 41           ; 15           ; 0            ; 301                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[0]     ; J6    ; 1        ; 0            ; 24           ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[1]     ; H5    ; 1        ; 0            ; 27           ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[2]     ; H6    ; 1        ; 0            ; 25           ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[3]     ; G4    ; 1        ; 0            ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[4]     ; G5    ; 1        ; 0            ; 27           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[5]     ; J7    ; 1        ; 0            ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[6]     ; H7    ; 1        ; 0            ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[7]     ; E3    ; 1        ; 0            ; 26           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[8]     ; E4    ; 1        ; 0            ; 26           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[9]     ; D2    ; 1        ; 0            ; 25           ; 0            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; button[2] ; F1    ; 1        ; 0            ; 23           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; CLK_DAC      ; T16   ; 4        ; 37           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[0]   ; V6    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[10]  ; U12   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[11]  ; T12   ; 4        ; 28           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[1]   ; V7    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[2]   ; Y7    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[3]   ; U8    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[4]   ; U9    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[5]   ; T9    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[6]   ; U10   ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[7]   ; T10   ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[8]   ; R11   ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[9]   ; R12   ; 3        ; 5            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]      ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]      ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]      ; J3    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LRCK_CS4334  ; AA17  ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MCLK_CS4334  ; AB17  ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCLK_CS4334  ; AA18  ; 4        ; 35           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDATA_CS4334 ; AB18  ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; E4       ; DIFFIO_L2p, nRESET          ; Use as regular IO        ; SW[8]                   ; Dual Purpose Pin          ;
; D1       ; DIFFIO_L4n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; L5       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; L2       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; L1       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; L4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; L3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R16n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 18 / 33 ( 55 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 10 / 46 ( 22 % ) ; 2.5V          ; --           ;
; 4        ; 7 / 41 ( 17 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 46 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 2 / 43 ( 5 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 47 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 43 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 350        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 336        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 326        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 312        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 298        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 151        ; 4        ; LRCK_CS4334                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ; 163        ; 4        ; SCLK_CS4334                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 152        ; 4        ; MCLK_CS4334                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 162        ; 4        ; SDATA_CS4334                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 346        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 337        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 327        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 313        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 299        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; SW[9]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 4          ; 1        ; SW[8]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E10      ; 325        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 317        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 311        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; button[2]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 17         ; 1        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 3          ; 1        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 342        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 341        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 305        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 11         ; 1        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 10         ; 1        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 323        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 304        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 28         ; 1        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 27         ; 1        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 22         ; 1        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 34         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 33         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 212        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; DAT_DAC[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 98         ; 3        ; DAT_DAC[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 206        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; DAT_DAC[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 121        ; 3        ; DAT_DAC[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; DAT_DAC[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 171        ; 4        ; CLK_DAC                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; DAT_DAC[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 112        ; 3        ; DAT_DAC[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 122        ; 3        ; DAT_DAC[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 147        ; 4        ; DAT_DAC[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 92         ; 3        ; DAT_DAC[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 105        ; 3        ; DAT_DAC[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 142        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 158        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W15      ; 159        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; DAT_DAC[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                   ;
+-------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Name                          ; pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 ; pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; SDC pin name                  ; inst2|altpll_component|auto_generated|pll1                                       ; inst1|altpll_component|auto_generated|pll1                                 ;
; PLL mode                      ; Normal                                                                           ; Normal                                                                     ;
; Compensate clock              ; clock0                                                                           ; clock0                                                                     ;
; Compensated input/output pins ; --                                                                               ; --                                                                         ;
; Switchover type               ; --                                                                               ; --                                                                         ;
; Input frequency 0             ; 50.0 MHz                                                                         ; 50.0 MHz                                                                   ;
; Input frequency 1             ; --                                                                               ; --                                                                         ;
; Nominal PFD frequency         ; 50.0 MHz                                                                         ; 5.6 MHz                                                                    ;
; Nominal VCO frequency         ; 400.0 MHz                                                                        ; 638.9 MHz                                                                  ;
; VCO post scale K counter      ; 2                                                                                ; 2                                                                          ;
; VCO frequency control         ; Auto                                                                             ; Auto                                                                       ;
; VCO phase shift step          ; 312 ps                                                                           ; 195 ps                                                                     ;
; VCO multiply                  ; --                                                                               ; --                                                                         ;
; VCO divide                    ; --                                                                               ; --                                                                         ;
; Freq min lock                 ; 37.5 MHz                                                                         ; 45.0 MHz                                                                   ;
; Freq max lock                 ; 81.27 MHz                                                                        ; 50.89 MHz                                                                  ;
; M VCO Tap                     ; 0                                                                                ; 0                                                                          ;
; M Initial                     ; 1                                                                                ; 1                                                                          ;
; M value                       ; 8                                                                                ; 115                                                                        ;
; N value                       ; 1                                                                                ; 9                                                                          ;
; Charge pump current           ; setting 1                                                                        ; setting 1                                                                  ;
; Loop filter resistance        ; setting 27                                                                       ; setting 8                                                                  ;
; Loop filter capacitance       ; setting 0                                                                        ; setting 0                                                                  ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                             ; 300 kHz to 390 kHz                                                         ;
; Bandwidth type                ; Medium                                                                           ; Low                                                                        ;
; Real time reconfigurable      ; Off                                                                              ; Off                                                                        ;
; Scan chain MIF file           ; --                                                                               ; --                                                                         ;
; Preserve PLL counter order    ; Off                                                                              ; Off                                                                        ;
; PLL location                  ; PLL_2                                                                            ; PLL_4                                                                      ;
; Inclk0 signal                 ; CLOCK_50                                                                         ; CLOCK_50                                                                   ;
; Inclk1 signal                 ; --                                                                               ; --                                                                         ;
; Inclk0 signal type            ; Dedicated Pin                                                                    ; Dedicated Pin                                                              ;
; Inclk1 signal type            ; --                                                                               ; --                                                                         ;
+-------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 8    ; 5   ; 80.0 MHz         ; 0 (0 ps)    ; 9.00 (312 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|wire_pll1_clk[0]       ; clock0       ; 115  ; 234 ; 24.57 MHz        ; 0 (0 ps)    ; 1.73 (195 ps)    ; 50/50      ; C0      ; 26            ; 13/13 Even ; --            ; 1       ; 0       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |NCO_quartus                                                                                            ; 3716 (4)    ; 3364 (0)                  ; 0 (0)         ; 17600       ; 4    ; 80           ; 0       ; 40        ; 32   ; 0            ; 352 (4)      ; 1105 (0)          ; 2259 (0)         ; |NCO_quartus                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |DAC_interface:inst12|                                                                               ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 13 (13)          ; |NCO_quartus|DAC_interface:inst12                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |NCO_32:inst20|                                                                                      ; 2860 (0)    ; 2677 (0)                  ; 0 (0)         ; 15424       ; 3    ; 80           ; 0       ; 40        ; 0    ; 0            ; 183 (0)      ; 822 (0)           ; 1855 (0)         ; |NCO_quartus|NCO_32:inst20                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |Subsystem:u_Sub|                                                                                 ; 2860 (0)    ; 2677 (0)                  ; 0 (0)         ; 15424       ; 3    ; 80           ; 0       ; 40        ; 0    ; 0            ; 183 (0)      ; 822 (0)           ; 1855 (0)         ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub                                                                                                                                                                                                                                                                                                        ; work         ;
;          |Discrete_FIR_Filter:u_Discrete_FIR_Filter|                                                    ; 2708 (0)    ; 2560 (0)                  ; 0 (0)         ; 0           ; 0    ; 80           ; 0       ; 40        ; 0    ; 0            ; 148 (0)      ; 788 (0)           ; 1772 (0)         ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter                                                                                                                                                                                                                                                              ; work         ;
;             |Filter:u_FilterBank|                                                                       ; 2708 (0)    ; 2560 (0)                  ; 0 (0)         ; 0           ; 0    ; 80           ; 0       ; 40        ; 0    ; 0            ; 148 (0)      ; 788 (0)           ; 1772 (0)         ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank                                                                                                                                                                                                                                          ; work         ;
;                |subFilter:u_subFilter_1_re|                                                             ; 2708 (32)   ; 2560 (32)                 ; 0 (0)         ; 0           ; 0    ; 80           ; 0       ; 40        ; 0    ; 0            ; 148 (0)      ; 788 (25)          ; 1772 (0)         ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re                                                                                                                                                                                                               ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_10|                                         ; 77 (77)     ; 67 (67)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 4 (4)        ; 27 (27)           ; 46 (46)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_c3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|lpm_mult:Mult0|mult_c3t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_11|                                         ; 73 (73)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 56 (56)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_c3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|lpm_mult:Mult0|mult_c3t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_12|                                         ; 81 (81)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 2 (2)        ; 24 (24)           ; 55 (55)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_g3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|lpm_mult:Mult0|mult_g3t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_13|                                         ; 78 (78)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 63 (63)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_g3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|lpm_mult:Mult0|mult_g3t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_14|                                         ; 79 (79)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 2 (2)        ; 16 (16)           ; 61 (61)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_g3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|lpm_mult:Mult0|mult_g3t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_15|                                         ; 81 (81)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 63 (63)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_e3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0|mult_e3t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_16|                                         ; 81 (81)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 66 (66)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_g3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|mult_g3t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_17|                                         ; 82 (82)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 3 (3)        ; 20 (20)           ; 59 (59)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_p4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|lpm_mult:Mult0|mult_p4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_18|                                         ; 79 (79)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 63 (63)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_r4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|mult_r4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_19|                                         ; 81 (81)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 20 (20)           ; 52 (52)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_r4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|mult_r4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_1|                                          ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_1                                                                                                                                                                    ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_1|lpm_mult:Mult0                                                                                                                                                     ; work         ;
;                         |mult_83t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_1|lpm_mult:Mult0|mult_83t:auto_generated                                                                                                                             ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_20|                                         ; 72 (72)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 56 (56)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_g3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|mult_g3t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_21|                                         ; 82 (82)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 12 (12)      ; 26 (26)           ; 44 (44)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_p4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|mult_p4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_22|                                         ; 83 (83)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 57 (57)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_r4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|mult_r4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_23|                                         ; 83 (83)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 67 (67)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_t4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|mult_t4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_24|                                         ; 83 (83)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 66 (66)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_t4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|mult_t4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_25|                                         ; 83 (83)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 12 (12)      ; 15 (15)           ; 56 (56)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_p4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|mult_p4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_26|                                         ; 73 (73)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 55 (55)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_r4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|mult_r4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_27|                                         ; 76 (76)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 2 (2)        ; 19 (19)           ; 55 (55)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_t4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|lpm_mult:Mult0|mult_t4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_28|                                         ; 74 (74)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 57 (57)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_m4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|mult_m4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_29|                                         ; 77 (77)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 56 (56)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_m4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_m4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_2|                                          ; 55 (55)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 2 (2)        ; 13 (13)           ; 40 (40)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2                                                                                                                                                                    ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|lpm_mult:Mult0                                                                                                                                                     ; work         ;
;                         |mult_a3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|lpm_mult:Mult0|mult_a3t:auto_generated                                                                                                                             ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_30|                                         ; 82 (82)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 3 (3)        ; 21 (21)           ; 58 (58)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_r4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|mult_r4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_31|                                         ; 77 (77)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 3 (3)        ; 16 (16)           ; 58 (58)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_t4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|mult_t4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_32|                                         ; 82 (82)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 65 (65)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_m4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0|mult_m4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_33|                                         ; 82 (82)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 66 (66)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_o4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_34|                                         ; 82 (82)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 14 (14)      ; 17 (17)           ; 51 (51)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_o4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|mult_o4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_35|                                         ; 82 (82)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 12 (12)      ; 26 (26)           ; 44 (44)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_m4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0|mult_m4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_36|                                         ; 74 (74)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 53 (53)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_m4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0|mult_m4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_37|                                         ; 82 (82)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 63 (63)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_q4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|mult_q4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_38|                                         ; 81 (81)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 57 (57)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_s4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_39|                                         ; 86 (86)     ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 69 (69)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_s4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_3|                                          ; 66 (66)     ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 5 (5)        ; 15 (15)           ; 46 (46)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3                                                                                                                                                                    ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|lpm_mult:Mult0                                                                                                                                                     ; work         ;
;                         |mult_a3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|lpm_mult:Mult0|mult_a3t:auto_generated                                                                                                                             ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_40|                                         ; 94 (94)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 10 (10)      ; 28 (28)           ; 56 (56)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40                                                                                                                                                                   ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0                                                                                                                                                    ; work         ;
;                         |mult_s4t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_4|                                          ; 74 (74)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 12 (12)      ; 30 (30)           ; 32 (32)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4                                                                                                                                                                    ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|lpm_mult:Mult0                                                                                                                                                     ; work         ;
;                         |mult_a3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|lpm_mult:Mult0|mult_a3t:auto_generated                                                                                                                             ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_5|                                          ; 64 (64)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 47 (47)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5                                                                                                                                                                    ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|lpm_mult:Mult0                                                                                                                                                     ; work         ;
;                         |mult_83t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|lpm_mult:Mult0|mult_83t:auto_generated                                                                                                                             ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_6|                                          ; 68 (68)     ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 7 (7)        ; 22 (22)           ; 39 (39)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6                                                                                                                                                                    ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|lpm_mult:Mult0                                                                                                                                                     ; work         ;
;                         |mult_a3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|lpm_mult:Mult0|mult_a3t:auto_generated                                                                                                                             ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_7|                                          ; 72 (72)     ; 61 (61)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 5 (5)        ; 23 (23)           ; 44 (44)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7                                                                                                                                                                    ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|lpm_mult:Mult0                                                                                                                                                     ; work         ;
;                         |mult_c3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|lpm_mult:Mult0|mult_c3t:auto_generated                                                                                                                             ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_8|                                          ; 81 (81)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 54 (54)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8                                                                                                                                                                    ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|lpm_mult:Mult0                                                                                                                                                     ; work         ;
;                         |mult_e3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|lpm_mult:Mult0|mult_e3t:auto_generated                                                                                                                             ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_9|                                          ; 81 (81)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 12 (12)      ; 15 (15)           ; 54 (54)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9                                                                                                                                                                    ; work         ;
;                      |lpm_mult:Mult0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|lpm_mult:Mult0                                                                                                                                                     ; work         ;
;                         |mult_e3t:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|lpm_mult:Mult0|mult_e3t:auto_generated                                                                                                                             ; work         ;
;          |NCO_block:u_NCO|                                                                              ; 152 (67)    ; 117 (68)                  ; 0 (0)         ; 15424       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 34 (15)           ; 83 (32)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO                                                                                                                                                                                                                                                                                        ; work         ;
;             |DitherGen:u_dither_inst|                                                                   ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 6 (6)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|DitherGen:u_dither_inst                                                                                                                                                                                                                                                                ; work         ;
;             |WaveformGen:u_Wave_inst|                                                                   ; 83 (73)     ; 28 (18)                   ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 5 (5)             ; 43 (33)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst                                                                                                                                                                                                                                                                ; work         ;
;                |LookUpTableGen:u_SineWave_inst|                                                         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst                                                                                                                                                                                                                                 ; work         ;
;                   |altsyncram:Mux14_rtl_0|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux14_rtl_0                                                                                                                                                                                                          ; work         ;
;                      |altsyncram_ni01:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux14_rtl_0|altsyncram_ni01:auto_generated                                                                                                                                                                           ; work         ;
;             |altshift_taps:sine_1_rtl_0|                                                                ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0                                                                                                                                                                                                                                                             ; work         ;
;                |shift_taps_65m:auto_generated|                                                          ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_rc81:altsyncram2|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2                                                                                                                                                                                                   ; work         ;
;                   |cntr_unf:cntr1|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|cntr_unf:cntr1                                                                                                                                                                                                                ; work         ;
;    |auout_cs4334:inst9|                                                                                 ; 66 (66)     ; 61 (61)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 16 (16)           ; 45 (45)          ; |NCO_quartus|auout_cs4334:inst9                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |cnt_sync:inst5|                                                                                     ; 48 (48)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 4 (4)             ; 28 (28)          ; |NCO_quartus|cnt_sync:inst5                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |fre_sel_audio:inst14|                                                                               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |NCO_quartus|fre_sel_audio:inst14                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |pll_DAC_ADC:inst2|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|pll_DAC_ADC:inst2                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|pll_DAC_ADC:inst2|altpll:altpll_component                                                                                                                                                                                                                                                                                            ; work         ;
;          |pll_DAC_ADC_altpll:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;    |pll_MCLK:inst1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|pll_MCLK:inst1                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|pll_MCLK:inst1|altpll:altpll_component                                                                                                                                                                                                                                                                                               ; work         ;
;          |pll_MCLK_altpll:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 146 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (1)       ; 24 (0)            ; 66 (0)           ; |NCO_quartus|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 145 (104)   ; 90 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (42)      ; 24 (24)           ; 66 (41)          ; |NCO_quartus|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |NCO_quartus|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |NCO_quartus|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 564 (35)    ; 476 (34)                  ; 0 (0)         ; 2176        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (1)       ; 228 (34)          ; 248 (0)          ; |NCO_quartus|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 529 (0)     ; 442 (0)                   ; 0 (0)         ; 2176        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (0)       ; 194 (0)           ; 248 (0)          ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 529 (174)   ; 442 (142)                 ; 0 (0)         ; 2176        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (32)      ; 194 (85)          ; 248 (57)         ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 48 (46)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 31 (31)           ; 16 (0)           ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_jrc:auto_generated|                                                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_jrc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2176        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_7t14:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2176        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7t14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 17 (17)          ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 67 (67)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 7 (7)             ; 40 (40)          ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 106 (1)     ; 101 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 64 (0)            ; 37 (1)           ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 85 (0)      ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 51 (0)            ; 34 (0)           ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 51 (51)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 34 (34)           ; 17 (17)          ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 51 (0)      ; 34 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 34 (0)           ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 16 (6)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 9 (0)             ; 2 (1)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 80 (9)      ; 64 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (9)       ; 0 (0)             ; 64 (0)           ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_8fi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8fi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_95j:auto_generated|                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_95j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_5fi:auto_generated|                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5fi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 15 (15)          ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |NCO_quartus|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; CLK_DAC      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MCLK_CS4334  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[4]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LRCK_CS4334  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCLK_CS4334  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDATA_CS4334 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_50     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SW[9]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; button[2]    ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; SW[2]        ; Input    ; (6) 1314 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[1]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[0]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                 ;
+------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------+-------------------+---------+
; SW[8]                                                            ;                   ;         ;
; SW[7]                                                            ;                   ;         ;
; SW[6]                                                            ;                   ;         ;
; SW[5]                                                            ;                   ;         ;
; SW[4]                                                            ;                   ;         ;
; SW[3]                                                            ;                   ;         ;
; CLOCK_50                                                         ;                   ;         ;
; SW[9]                                                            ;                   ;         ;
;      - DAC_interface:inst12|ShiftRight0~11                       ; 0                 ; 6       ;
;      - DAC_interface:inst12|ShiftRight0~10                       ; 0                 ; 6       ;
;      - DAC_interface:inst12|ShiftRight0~9                        ; 0                 ; 6       ;
;      - DAC_interface:inst12|ShiftRight0~8                        ; 0                 ; 6       ;
;      - DAC_interface:inst12|ShiftRight0~7                        ; 0                 ; 6       ;
;      - DAC_interface:inst12|ShiftRight0~6                        ; 0                 ; 6       ;
;      - DAC_interface:inst12|ShiftRight0~5                        ; 0                 ; 6       ;
;      - DAC_interface:inst12|ShiftRight0~4                        ; 0                 ; 6       ;
;      - DAC_interface:inst12|ShiftRight0~3                        ; 0                 ; 6       ;
;      - DAC_interface:inst12|ShiftRight0~2                        ; 0                 ; 6       ;
;      - DAC_interface:inst12|ShiftRight0~1                        ; 0                 ; 6       ;
;      - DAC_interface:inst12|ShiftRight0~0                        ; 0                 ; 6       ;
; button[2]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; 1                 ; 0       ;
;      - inst7                                                     ; 0                 ; 0       ;
; SW[2]                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; 1                 ; 6       ;
;      - fre_sel_audio:inst14|WideOr0~0                            ; 0                 ; 6       ;
;      - fre_sel_audio:inst14|Decoder0~1                           ; 0                 ; 6       ;
;      - fre_sel_audio:inst14|Decoder0~0                           ; 0                 ; 6       ;
; SW[1]                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]~feeder ; 1                 ; 6       ;
;      - fre_sel_audio:inst14|WideOr0~0                            ; 1                 ; 6       ;
;      - fre_sel_audio:inst14|Decoder0~2                           ; 1                 ; 6       ;
;      - fre_sel_audio:inst14|Decoder0~1                           ; 1                 ; 6       ;
;      - fre_sel_audio:inst14|Decoder0~0                           ; 1                 ; 6       ;
; SW[0]                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; 1                 ; 6       ;
;      - fre_sel_audio:inst14|WideOr0~0                            ; 1                 ; 6       ;
;      - fre_sel_audio:inst14|Decoder0~2                           ; 1                 ; 6       ;
;      - fre_sel_audio:inst14|Decoder0~1                           ; 1                 ; 6       ;
;      - fre_sel_audio:inst14|Decoder0~0                           ; 1                 ; 6       ;
+------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                            ; PIN_G21            ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                            ; PIN_G21            ; 298     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y15_N0     ; 331     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y15_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; auout_cs4334:inst9|L_data_sh_R[22]~3                                                                                                                                                                                                                                                                ; LCCOMB_X29_Y3_N24  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; auout_cs4334:inst9|R_data_sh_R[22]~3                                                                                                                                                                                                                                                                ; LCCOMB_X29_Y3_N28  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cnt_sync:inst5|Equal0                                                                                                                                                                                                                                                                               ; LCCOMB_X1_Y9_N0    ; 4       ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; cnt_sync:inst5|LessThan0~0                                                                                                                                                                                                                                                                          ; LCCOMB_X1_Y9_N30   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; inst7                                                                                                                                                                                                                                                                                               ; LCCOMB_X1_Y14_N14  ; 2721    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                        ; PLL_2              ; 25      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                              ; PLL_4              ; 32      ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; FF_X7_Y24_N29      ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; LCCOMB_X6_Y23_N14  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; LCCOMB_X6_Y23_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; LCCOMB_X7_Y22_N30  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; LCCOMB_X5_Y23_N10  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X5_Y23_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; LCCOMB_X7_Y22_N26  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; FF_X8_Y22_N21      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; FF_X9_Y22_N9       ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; LCCOMB_X8_Y22_N4   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15                                                                                                                                                                                                                  ; LCCOMB_X7_Y23_N26  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16                                                                                                                                                                                                                  ; LCCOMB_X7_Y24_N30  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                 ; LCCOMB_X7_Y24_N2   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; LCCOMB_X8_Y24_N24  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; LCCOMB_X8_Y24_N30  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; FF_X4_Y24_N13      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; FF_X5_Y24_N17      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; FF_X7_Y24_N25      ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; FF_X7_Y22_N25      ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; LCCOMB_X5_Y24_N10  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; FF_X6_Y24_N25      ; 27      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X12_Y23_N10 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X12_Y23_N28 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X12_Y23_N15     ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X11_Y23_N28 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                             ; LCCOMB_X10_Y24_N24 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                             ; LCCOMB_X10_Y24_N10 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X9_Y25_N9       ; 166     ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]~1                                                                                                                                      ; LCCOMB_X11_Y25_N2  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; LCCOMB_X11_Y23_N10 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X11_Y23_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                               ; LCCOMB_X10_Y22_N6  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X14_Y20_N0  ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8fi:auto_generated|counter_reg_bit[4]~0 ; LCCOMB_X12_Y22_N24 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5fi:auto_generated|counter_reg_bit[3]~0                ; LCCOMB_X10_Y22_N4  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X11_Y22_N4  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X12_Y22_N20 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~11                                                                                                                                                     ; LCCOMB_X10_Y21_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~7                                                                                                                                                 ; LCCOMB_X10_Y21_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                   ; LCCOMB_X12_Y25_N26 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]~34                                                                                                                                                                   ; LCCOMB_X10_Y24_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                              ; LCCOMB_X10_Y25_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X10_Y24_N22 ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                              ; PIN_G21           ; 298     ; 27                                   ; Global Clock         ; GCLK9            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y15_N0    ; 331     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; cnt_sync:inst5|Equal0                                                                                                 ; LCCOMB_X1_Y9_N0   ; 4       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; inst7                                                                                                                 ; LCCOMB_X1_Y14_N14 ; 2721    ; 560                                  ; Global Clock         ; GCLK4            ; --                        ;
; pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|wire_pll1_clk[0]                          ; PLL_2             ; 25      ; 4                                    ; Global Clock         ; GCLK8            ; --                        ;
; pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|wire_pll1_clk[0]                                ; PLL_4             ; 32      ; 4                                    ; Global Clock         ; GCLK18           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X9_Y25_N9      ; 166     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[5]                                                                                                                ; 194     ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[15]                                                                                                               ; 80      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; 72      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]                                                                                                                ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]                                                                                                                ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]                                                                                                                ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]                                                                                                                ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]                                                                                                                ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]                                                                                                                ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[6]                                                                                                                ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]                                                                                                                ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[8]                                                                                                                ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[9]                                                                                                                ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[10]                                                                                                               ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[11]                                                                                                               ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[12]                                                                                                               ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[13]                                                                                                               ; 40      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[14]                                                                                                               ; 40      ;
; auout_cs4334:inst9|clkCntR[8]                                                                                                                                                                                                                                                                       ; 40      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; 34      ;
; auout_cs4334:inst9|LRclk_R1                                                                                                                                                                                                                                                                         ; 34      ;
; cnt_sync:inst5|LessThan0~0                                                                                                                                                                                                                                                                          ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]~34                                                                                                                                                                   ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                             ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                             ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                    ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                   ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                     ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                     ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                       ; 18      ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|SelsignRegister_reg[2]                                                                                                                                                                                                        ; 17      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                 ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                   ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                              ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                         ; 16      ;
; auout_cs4334:inst9|L_data_sh_R[22]~3                                                                                                                                                                                                                                                                ; 15      ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[2]                                                                                                                                                                                                   ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated|eq_node[0]~1                                                               ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated|eq_node[1]~0                                                               ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; 15      ;
; auout_cs4334:inst9|R_data_sh_R[22]~3                                                                                                                                                                                                                                                                ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                           ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                          ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                        ; 14      ;
; fre_sel_audio:inst14|inc_32[10]                                                                                                                                                                                                                                                                     ; 13      ;
; fre_sel_audio:inst14|inc_32[11]                                                                                                                                                                                                                                                                     ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]~1                                                                                                                                      ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ; 13      ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[10]                                                                                                                                                                                                               ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]~0                                                                                                                                 ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; 12      ;
; SW[9]~input                                                                                                                                                                                                                                                                                         ; 12      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|lpm_mult:Mult0|mult_c3t:auto_generated|mac_out2~DATAOUT23                                                                        ; 11      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|lpm_mult:Mult0|mult_c3t:auto_generated|mac_out2~DATAOUT23                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                     ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                     ; 11      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0|mult_e3t:auto_generated|mac_out2~DATAOUT24                                                                        ; 10      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|lpm_mult:Mult0|mult_e3t:auto_generated|mac_out2~DATAOUT24                                                                         ; 10      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|lpm_mult:Mult0|mult_e3t:auto_generated|mac_out2~DATAOUT24                                                                         ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; 10      ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|mult_g3t:auto_generated|mac_out2~DATAOUT25                                                                        ; 9       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|mult_g3t:auto_generated|mac_out2~DATAOUT25                                                                        ; 9       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|lpm_mult:Mult0|mult_g3t:auto_generated|mac_out2~DATAOUT25                                                                        ; 9       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|lpm_mult:Mult0|mult_g3t:auto_generated|mac_out2~DATAOUT25                                                                        ; 9       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|lpm_mult:Mult0|mult_g3t:auto_generated|mac_out2~DATAOUT25                                                                        ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                     ; 9       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|mult_p4t:auto_generated|mac_out2~DATAOUT26                                                                        ; 8       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|mult_p4t:auto_generated|mac_out2~DATAOUT26                                                                        ; 8       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|lpm_mult:Mult0|mult_p4t:auto_generated|mac_out2~DATAOUT26                                                                        ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]~1                                                                                                                                 ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                   ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                     ; 8       ;
; auout_cs4334:inst9|clkCntR[2]                                                                                                                                                                                                                                                                       ; 7       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out2~DATAOUT27                                                                        ; 7       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out2~DATAOUT27                                                                        ; 7       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out2~DATAOUT27                                                                        ; 7       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out2~DATAOUT27                                                                        ; 7       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out2~DATAOUT27                                                                        ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                   ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; 7       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|mult_t4t:auto_generated|mac_out2~DATAOUT28                                                                        ; 6       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|lpm_mult:Mult0|mult_t4t:auto_generated|mac_out2~DATAOUT28                                                                        ; 6       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|mult_t4t:auto_generated|mac_out2~DATAOUT28                                                                        ; 6       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|mult_t4t:auto_generated|mac_out2~DATAOUT28                                                                        ; 6       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|lpm_mult:Mult0|mult_c3t:auto_generated|mac_out2~DATAOUT23                                                                         ; 6       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|lpm_mult:Mult0|mult_a3t:auto_generated|mac_out2~DATAOUT22                                                                         ; 6       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|lpm_mult:Mult0|mult_83t:auto_generated|mac_out2~DATAOUT21                                                                         ; 6       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[28]                                                                                                               ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                     ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                               ; 6       ;
; SW[0]~input                                                                                                                                                                                                                                                                                         ; 6       ;
; SW[1]~input                                                                                                                                                                                                                                                                                         ; 6       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0|mult_m4t:auto_generated|mac_out2~DATAOUT29                                                                        ; 5       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0|mult_m4t:auto_generated|mac_out2~DATAOUT29                                                                        ; 5       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0|mult_m4t:auto_generated|mac_out2~DATAOUT29                                                                        ; 5       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_m4t:auto_generated|mac_out2~DATAOUT29                                                                        ; 5       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|mult_m4t:auto_generated|mac_out2~DATAOUT29                                                                        ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8fi:auto_generated|counter_reg_bit[4]~0 ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                               ; 5       ;
; SW[2]~input                                                                                                                                                                                                                                                                                         ; 5       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|mult_o4t:auto_generated|mac_out2~DATAOUT30                                                                        ; 4       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o4t:auto_generated|mac_out2~DATAOUT30                                                                        ; 4       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|lpm_mult:Mult0|mult_a3t:auto_generated|mac_out2~DATAOUT22                                                                         ; 4       ;
; auout_cs4334:inst9|sclk_R1                                                                                                                                                                                                                                                                          ; 4       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[0]                                                                                                                                                                                                                     ; 4       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[14]                                                                                                                                                                                                                    ; 4       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[18]                                                                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~7                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~11                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5fi:auto_generated|counter_reg_bit[3]~0                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                         ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~7                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                               ; 4       ;
; auout_cs4334:inst9|LRCLK_H2L_W                                                                                                                                                                                                                                                                      ; 4       ;
; cnt_sync:inst5|CNTVAL[8]                                                                                                                                                                                                                                                                            ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|mult_q4t:auto_generated|mac_out2~DATAOUT31                                                                        ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|lpm_mult:Mult0|mult_a3t:auto_generated|mac_out2~DATAOUT22                                                                         ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_1|fTap_addout_reg[32]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0                                                                                                                                                     ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[15]                                                                                                               ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[15]                                                                                                                ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_din1_reg1[15]                                                                                                                ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_din1_reg1[15]                                                                                                                ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_din1_reg1[15]                                                                                                                ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_din1_reg1[15]                                                                                                                ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_din1_reg1[15]                                                                                                                ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_din1_reg1[15]                                                                                                                ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|cntr_unf:cntr1|counter_reg_bit[0]                                                                                                                                                            ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|cntr_unf:cntr1|counter_reg_bit[1]                                                                                                                                                            ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[2]                                                                                                                                                                                                                     ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[16]                                                                                                                                                                                                                    ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[17]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8fi:auto_generated|counter_reg_bit[1]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8fi:auto_generated|counter_reg_bit[2]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8fi:auto_generated|counter_reg_bit[3]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8fi:auto_generated|counter_reg_bit[4]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8fi:auto_generated|counter_reg_bit[0]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated|counter_reg_bit[0]                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5fi:auto_generated|counter_reg_bit[0]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5fi:auto_generated|counter_reg_bit[2]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5fi:auto_generated|counter_reg_bit[1]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5fi:auto_generated|counter_reg_bit[3]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                    ; 3       ;
; button[2]~input                                                                                                                                                                                                                                                                                     ; 3       ;
; CLOCK_50~input                                                                                                                                                                                                                                                                                      ; 3       ;
; DAC_interface:inst12|DAT2DAC[0]                                                                                                                                                                                                                                                                     ; 3       ;
; DAC_interface:inst12|DAT2DAC[1]                                                                                                                                                                                                                                                                     ; 3       ;
; DAC_interface:inst12|DAT2DAC[2]                                                                                                                                                                                                                                                                     ; 3       ;
; DAC_interface:inst12|DAT2DAC[3]                                                                                                                                                                                                                                                                     ; 3       ;
; DAC_interface:inst12|DAT2DAC[4]                                                                                                                                                                                                                                                                     ; 3       ;
; DAC_interface:inst12|DAT2DAC[5]                                                                                                                                                                                                                                                                     ; 3       ;
; DAC_interface:inst12|DAT2DAC[6]                                                                                                                                                                                                                                                                     ; 3       ;
; DAC_interface:inst12|DAT2DAC[7]                                                                                                                                                                                                                                                                     ; 3       ;
; DAC_interface:inst12|DAT2DAC[8]                                                                                                                                                                                                                                                                     ; 3       ;
; DAC_interface:inst12|DAT2DAC[9]                                                                                                                                                                                                                                                                     ; 3       ;
; DAC_interface:inst12|DAT2DAC[10]                                                                                                                                                                                                                                                                    ; 3       ;
; DAC_interface:inst12|DAT2DAC[11]                                                                                                                                                                                                                                                                    ; 3       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out2~DATAOUT32                                                                        ; 2       ;
; cnt_sync:inst5|CNTVAL[9]                                                                                                                                                                                                                                                                            ; 2       ;
; cnt_sync:inst5|CNTVAL[10]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[11]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[12]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[13]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[14]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[15]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[16]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[17]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[18]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[19]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[20]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[21]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[22]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[23]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[24]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[25]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[26]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[27]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[28]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[29]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[30]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[31]                                                                                                                                                                                                                                                                           ; 2       ;
; cnt_sync:inst5|CNTVAL[0]                                                                                                                                                                                                                                                                            ; 2       ;
; cnt_sync:inst5|CNTVAL[1]                                                                                                                                                                                                                                                                            ; 2       ;
; cnt_sync:inst5|CNTVAL[2]                                                                                                                                                                                                                                                                            ; 2       ;
; cnt_sync:inst5|CNTVAL[3]                                                                                                                                                                                                                                                                            ; 2       ;
; cnt_sync:inst5|CNTVAL[4]                                                                                                                                                                                                                                                                            ; 2       ;
; cnt_sync:inst5|CNTVAL[5]                                                                                                                                                                                                                                                                            ; 2       ;
; cnt_sync:inst5|CNTVAL[6]                                                                                                                                                                                                                                                                            ; 2       ;
; cnt_sync:inst5|CNTVAL[7]                                                                                                                                                                                                                                                                            ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out2~DATAOUT32                                                                        ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out2~DATAOUT32                                                                        ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[27]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[26]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[25]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[24]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[23]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|lpm_mult:Mult0|mult_a3t:auto_generated|mac_out2~DATAOUT22                                                                         ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1                                                                                                                                                     ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a2                                                                                                                                                     ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a3                                                                                                                                                     ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a4                                                                                                                                                     ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a5                                                                                                                                                     ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a6                                                                                                                                                     ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a7                                                                                                                                                     ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a8                                                                                                                                                     ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a9                                                                                                                                                     ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a10                                                                                                                                                    ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a11                                                                                                                                                    ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a12                                                                                                                                                    ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a13                                                                                                                                                    ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a14                                                                                                                                                    ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a15                                                                                                                                                    ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[0]                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[1]                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[2]                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[3]                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[4]                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[5]                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[6]                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[7]                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[8]                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[9]                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[0]                                                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[1]                                                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[2]                                                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[3]                                                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[4]                                                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[5]                                                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[6]                                                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[7]                                                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[8]                                                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[9]                                                                                                                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[31]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[30]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[29]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[28]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[27]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[26]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[25]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[24]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[23]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[22]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[21]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[20]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[19]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[18]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[17]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[16]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[15]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[14]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[13]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[12]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[11]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[10]                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[9]                                                                                                                                                                                                                                       ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[8]                                                                                                                                                                                                                                       ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[7]                                                                                                                                                                                                                                       ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[6]                                                                                                                                                                                                                                       ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[5]                                                                                                                                                                                                                                       ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[4]                                                                                                                                                                                                                                       ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[3]                                                                                                                                                                                                                                       ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[2]                                                                                                                                                                                                                                       ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[1]                                                                                                                                                                                                                                       ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|accphase_reg[0]                                                                                                                                                                                                                                       ; 2       ;
; auout_cs4334:inst9|R_data_sh_R[31]                                                                                                                                                                                                                                                                  ; 2       ;
; auout_cs4334:inst9|L_data_sh_R[31]                                                                                                                                                                                                                                                                  ; 2       ;
; auout_cs4334:inst9|clkCntR[0]                                                                                                                                                                                                                                                                       ; 2       ;
; auout_cs4334:inst9|R_data_sh_R~0                                                                                                                                                                                                                                                                    ; 2       ;
; auout_cs4334:inst9|L_data_sh_R~0                                                                                                                                                                                                                                                                    ; 2       ;
; auout_cs4334:inst9|LRCLK_L2H_W                                                                                                                                                                                                                                                                      ; 2       ;
; DAC_interface:inst12|datin_R1[11]                                                                                                                                                                                                                                                                   ; 2       ;
; DAC_interface:inst12|datin_R1[10]                                                                                                                                                                                                                                                                   ; 2       ;
; DAC_interface:inst12|datin_R1[9]                                                                                                                                                                                                                                                                    ; 2       ;
; DAC_interface:inst12|datin_R1[8]                                                                                                                                                                                                                                                                    ; 2       ;
; DAC_interface:inst12|datin_R1[7]                                                                                                                                                                                                                                                                    ; 2       ;
; DAC_interface:inst12|datin_R1[6]                                                                                                                                                                                                                                                                    ; 2       ;
; DAC_interface:inst12|datin_R1[5]                                                                                                                                                                                                                                                                    ; 2       ;
; DAC_interface:inst12|datin_R1[4]                                                                                                                                                                                                                                                                    ; 2       ;
; DAC_interface:inst12|datin_R1[3]                                                                                                                                                                                                                                                                    ; 2       ;
; DAC_interface:inst12|datin_R1[2]                                                                                                                                                                                                                                                                    ; 2       ;
; DAC_interface:inst12|datin_R1[1]                                                                                                                                                                                                                                                                    ; 2       ;
; auout_cs4334:inst9|L_din_R1[15]                                                                                                                                                                                                                                                                     ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14]                                                                                                                                                              ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12]                                                                                                                                                              ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11]                                                                                                                                                              ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                                                                                                                              ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]                                                                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]                                                                                                                                                               ; 2       ;
; auout_cs4334:inst9|L_din_R1[14]                                                                                                                                                                                                                                                                     ; 2       ;
; auout_cs4334:inst9|L_din_R1[13]                                                                                                                                                                                                                                                                     ; 2       ;
; auout_cs4334:inst9|L_din_R1[12]                                                                                                                                                                                                                                                                     ; 2       ;
; cnt_sync:inst5|Equal0~7                                                                                                                                                                                                                                                                             ; 2       ;
; cnt_sync:inst5|Equal0~8                                                                                                                                                                                                                                                                             ; 2       ;
; cnt_sync:inst5|Equal0~9                                                                                                                                                                                                                                                                             ; 2       ;
; auout_cs4334:inst9|L_din_R1[11]                                                                                                                                                                                                                                                                     ; 2       ;
; auout_cs4334:inst9|L_din_R1[10]                                                                                                                                                                                                                                                                     ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[14]                                                                                                               ; 2       ;
; auout_cs4334:inst9|L_din_R1[9]                                                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; auout_cs4334:inst9|L_din_R1[8]                                                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; auout_cs4334:inst9|L_din_R1[7]                                                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; auout_cs4334:inst9|L_din_R1[6]                                                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; auout_cs4334:inst9|L_din_R1[5]                                                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; auout_cs4334:inst9|L_din_R1[4]                                                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; auout_cs4334:inst9|L_din_R1[3]                                                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; auout_cs4334:inst9|L_din_R1[2]                                                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; auout_cs4334:inst9|R_data_sh_R[15]                                                                                                                                                                                                                                                                  ; 2       ;
; auout_cs4334:inst9|L_din_R1[1]                                                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; auout_cs4334:inst9|L_din_R1[0]                                                                                                                                                                                                                                                                      ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[0]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[1]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[2]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[3]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[4]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[5]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[6]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[7]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[8]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[9]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[10]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[11]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[12]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[13]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_din1_reg1[14]                                                                                                               ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[0]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[1]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[2]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[3]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[4]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[5]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[6]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[7]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[8]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[9]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[10]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[11]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[12]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[13]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[14]                                                                                                                ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_din1_reg1[0]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_din1_reg1[1]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_din1_reg1[2]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_din1_reg1[3]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_din1_reg1[4]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_din1_reg1[5]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_din1_reg1[6]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_din1_reg1[7]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_din1_reg1[8]                                                                                                                 ; 2       ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_din1_reg1[9]                                                                                                                 ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                              ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux14_rtl_0|altsyncram_ni01:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; Single Clock ; 1024         ; 15           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 15360 ; 1024                        ; 15                          ; --                          ; --                          ; 15360               ; 2    ; NCO_quartus.NCO_quartus0.rtl.mif ; M9K_X13_Y24_N0, M9K_X13_Y23_N0 ; Don't care           ; Old data        ; Old data        ; Yes           ;
; NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 16           ; 4            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 64    ; 4                           ; 16                          ; 4                           ; 16                          ; 64                  ; 1    ; None                             ; M9K_X25_Y23_N0                 ; Old data             ; Old data        ; Old data        ; Yes           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7t14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 17           ; 128          ; 17           ; yes                    ; no                      ; yes                    ; no                      ; 2176  ; 128                         ; 17                          ; 128                         ; 17                          ; 2176                ; 1    ; None                             ; M9K_X13_Y20_N0                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------+--------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |NCO_quartus|NCO_32:inst20|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux14_rtl_0|altsyncram_ni01:auto_generated|ALTSYNCRAM                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000) (0) (0) (00)    ;(000000000011001) (31) (25) (19)   ;(000000000110010) (62) (50) (32)   ;(000000001001011) (113) (75) (4B)   ;(000000001100101) (145) (101) (65)   ;(000000001111110) (176) (126) (7E)   ;(000000010010111) (227) (151) (97)   ;(000000010110000) (260) (176) (B0)   ;
;8;(000000011001001) (311) (201) (C9)    ;(000000011100010) (342) (226) (E2)   ;(000000011111011) (373) (251) (FB)   ;(000000100010100) (424) (276) (114)   ;(000000100101110) (456) (302) (12E)   ;(000000101000111) (507) (327) (147)   ;(000000101100000) (540) (352) (160)   ;(000000101111001) (571) (377) (179)   ;
;16;(000000110010010) (622) (402) (192)    ;(000000110101011) (653) (427) (1AB)   ;(000000111000100) (704) (452) (1C4)   ;(000000111011101) (735) (477) (1DD)   ;(000000111110111) (767) (503) (1F7)   ;(000001000010000) (1020) (528) (210)   ;(000001000101001) (1051) (553) (229)   ;(000001001000010) (1102) (578) (242)   ;
;24;(000001001011011) (1133) (603) (25B)    ;(000001001110100) (1164) (628) (274)   ;(000001010001101) (1215) (653) (28D)   ;(000001010100110) (1246) (678) (2A6)   ;(000001011000000) (1300) (704) (2C0)   ;(000001011011001) (1331) (729) (2D9)   ;(000001011110010) (1362) (754) (2F2)   ;(000001100001011) (1413) (779) (30B)   ;
;32;(000001100100100) (1444) (804) (324)    ;(000001100111101) (1475) (829) (33D)   ;(000001101010110) (1526) (854) (356)   ;(000001101101111) (1557) (879) (36F)   ;(000001110001000) (1610) (904) (388)   ;(000001110100001) (1641) (929) (3A1)   ;(000001110111011) (1673) (955) (3BB)   ;(000001111010100) (1724) (980) (3D4)   ;
;40;(000001111101101) (1755) (1005) (3ED)    ;(000010000000110) (2006) (1030) (406)   ;(000010000011111) (2037) (1055) (41F)   ;(000010000111000) (2070) (1080) (438)   ;(000010001010001) (2121) (1105) (451)   ;(000010001101010) (2152) (1130) (46A)   ;(000010010000011) (2203) (1155) (483)   ;(000010010011100) (2234) (1180) (49C)   ;
;48;(000010010110101) (2265) (1205) (4B5)    ;(000010011001110) (2316) (1230) (4CE)   ;(000010011100111) (2347) (1255) (4E7)   ;(000010100000000) (2400) (1280) (500)   ;(000010100011010) (2432) (1306) (51A)   ;(000010100110011) (2463) (1331) (533)   ;(000010101001100) (2514) (1356) (54C)   ;(000010101100101) (2545) (1381) (565)   ;
;56;(000010101111110) (2576) (1406) (57E)    ;(000010110010111) (2627) (1431) (597)   ;(000010110110000) (2660) (1456) (5B0)   ;(000010111001001) (2711) (1481) (5C9)   ;(000010111100010) (2742) (1506) (5E2)   ;(000010111111011) (2773) (1531) (5FB)   ;(000011000010100) (3024) (1556) (614)   ;(000011000101101) (3055) (1581) (62D)   ;
;64;(000011001000110) (3106) (1606) (646)    ;(000011001011111) (3137) (1631) (65F)   ;(000011001111000) (3170) (1656) (678)   ;(000011010010001) (3221) (1681) (691)   ;(000011010101010) (3252) (1706) (6AA)   ;(000011011000011) (3303) (1731) (6C3)   ;(000011011011100) (3334) (1756) (6DC)   ;(000011011110101) (3365) (1781) (6F5)   ;
;72;(000011100001110) (3416) (1806) (70E)    ;(000011100100111) (3447) (1831) (727)   ;(000011101000000) (3500) (1856) (740)   ;(000011101011001) (3531) (1881) (759)   ;(000011101110010) (3562) (1906) (772)   ;(000011110001011) (3613) (1931) (78B)   ;(000011110100100) (3644) (1956) (7A4)   ;(000011110111101) (3675) (1981) (7BD)   ;
;80;(000011111010110) (3726) (2006) (7D6)    ;(000011111101111) (3757) (2031) (7EF)   ;(000100000000111) (4007) (2055) (807)   ;(000100000100000) (4040) (2080) (820)   ;(000100000111001) (4071) (2105) (839)   ;(000100001010010) (4122) (2130) (852)   ;(000100001101011) (4153) (2155) (86B)   ;(000100010000100) (4204) (2180) (884)   ;
;88;(000100010011101) (4235) (2205) (89D)    ;(000100010110110) (4266) (2230) (8B6)   ;(000100011001111) (4317) (2255) (8CF)   ;(000100011101000) (4350) (2280) (8E8)   ;(000100100000001) (4401) (2305) (901)   ;(000100100011001) (4431) (2329) (919)   ;(000100100110010) (4462) (2354) (932)   ;(000100101001011) (4513) (2379) (94B)   ;
;96;(000100101100100) (4544) (2404) (964)    ;(000100101111101) (4575) (2429) (97D)   ;(000100110010110) (4626) (2454) (996)   ;(000100110101111) (4657) (2479) (9AF)   ;(000100111000111) (4707) (2503) (9C7)   ;(000100111100000) (4740) (2528) (9E0)   ;(000100111111001) (4771) (2553) (9F9)   ;(000101000010010) (5022) (2578) (A12)   ;
;104;(000101000101011) (5053) (2603) (A2B)    ;(000101001000100) (5104) (2628) (A44)   ;(000101001011100) (5134) (2652) (A5C)   ;(000101001110101) (5165) (2677) (A75)   ;(000101010001110) (5216) (2702) (A8E)   ;(000101010100111) (5247) (2727) (AA7)   ;(000101011000000) (5300) (2752) (AC0)   ;(000101011011000) (5330) (2776) (AD8)   ;
;112;(000101011110001) (5361) (2801) (AF1)    ;(000101100001010) (5412) (2826) (B0A)   ;(000101100100011) (5443) (2851) (B23)   ;(000101100111011) (5473) (2875) (B3B)   ;(000101101010100) (5524) (2900) (B54)   ;(000101101101101) (5555) (2925) (B6D)   ;(000101110000101) (5605) (2949) (B85)   ;(000101110011110) (5636) (2974) (B9E)   ;
;120;(000101110110111) (5667) (2999) (BB7)    ;(000101111010000) (5720) (3024) (BD0)   ;(000101111101000) (5750) (3048) (BE8)   ;(000110000000001) (6001) (3073) (C01)   ;(000110000011010) (6032) (3098) (C1A)   ;(000110000110010) (6062) (3122) (C32)   ;(000110001001011) (6113) (3147) (C4B)   ;(000110001100100) (6144) (3172) (C64)   ;
;128;(000110001111100) (6174) (3196) (C7C)    ;(000110010010101) (6225) (3221) (C95)   ;(000110010101110) (6256) (3246) (CAE)   ;(000110011000110) (6306) (3270) (CC6)   ;(000110011011111) (6337) (3295) (CDF)   ;(000110011111000) (6370) (3320) (CF8)   ;(000110100010000) (6420) (3344) (D10)   ;(000110100101001) (6451) (3369) (D29)   ;
;136;(000110101000001) (6501) (3393) (D41)    ;(000110101011010) (6532) (3418) (D5A)   ;(000110101110010) (6562) (3442) (D72)   ;(000110110001011) (6613) (3467) (D8B)   ;(000110110100100) (6644) (3492) (DA4)   ;(000110110111100) (6674) (3516) (DBC)   ;(000110111010101) (6725) (3541) (DD5)   ;(000110111101101) (6755) (3565) (DED)   ;
;144;(000111000000110) (7006) (3590) (E06)    ;(000111000011110) (7036) (3614) (E1E)   ;(000111000110111) (7067) (3639) (E37)   ;(000111001001111) (7117) (3663) (E4F)   ;(000111001101000) (7150) (3688) (E68)   ;(000111010000000) (7200) (3712) (E80)   ;(000111010011001) (7231) (3737) (E99)   ;(000111010110001) (7261) (3761) (EB1)   ;
;152;(000111011001010) (7312) (3786) (ECA)    ;(000111011100010) (7342) (3810) (EE2)   ;(000111011111011) (7373) (3835) (EFB)   ;(000111100010011) (7423) (3859) (F13)   ;(000111100101011) (7453) (3883) (F2B)   ;(000111101000100) (7504) (3908) (F44)   ;(000111101011100) (7534) (3932) (F5C)   ;(000111101110101) (7565) (3957) (F75)   ;
;160;(000111110001101) (7615) (3981) (F8D)    ;(000111110100101) (7645) (4005) (FA5)   ;(000111110111110) (7676) (4030) (FBE)   ;(000111111010110) (7726) (4054) (FD6)   ;(000111111101110) (7756) (4078) (FEE)   ;(001000000000111) (10007) (4103) (1007)   ;(001000000011111) (10037) (4127) (101F)   ;(001000000110111) (10067) (4151) (1037)   ;
;168;(001000001010000) (10120) (4176) (1050)    ;(001000001101000) (10150) (4200) (1068)   ;(001000010000000) (10200) (4224) (1080)   ;(001000010011001) (10231) (4249) (1099)   ;(001000010110001) (10261) (4273) (10B1)   ;(001000011001001) (10311) (4297) (10C9)   ;(001000011100001) (10341) (4321) (10E1)   ;(001000011111010) (10372) (4346) (10FA)   ;
;176;(001000100010010) (10422) (4370) (1112)    ;(001000100101010) (10452) (4394) (112A)   ;(001000101000010) (10502) (4418) (1142)   ;(001000101011010) (10532) (4442) (115A)   ;(001000101110011) (10563) (4467) (1173)   ;(001000110001011) (10613) (4491) (118B)   ;(001000110100011) (10643) (4515) (11A3)   ;(001000110111011) (10673) (4539) (11BB)   ;
;184;(001000111010011) (10723) (4563) (11D3)    ;(001000111101011) (10753) (4587) (11EB)   ;(001001000000100) (11004) (4612) (1204)   ;(001001000011100) (11034) (4636) (121C)   ;(001001000110100) (11064) (4660) (1234)   ;(001001001001100) (11114) (4684) (124C)   ;(001001001100100) (11144) (4708) (1264)   ;(001001001111100) (11174) (4732) (127C)   ;
;192;(001001010010100) (11224) (4756) (1294)    ;(001001010101100) (11254) (4780) (12AC)   ;(001001011000100) (11304) (4804) (12C4)   ;(001001011011100) (11334) (4828) (12DC)   ;(001001011110100) (11364) (4852) (12F4)   ;(001001100001100) (11414) (4876) (130C)   ;(001001100100100) (11444) (4900) (1324)   ;(001001100111100) (11474) (4924) (133C)   ;
;200;(001001101010100) (11524) (4948) (1354)    ;(001001101101100) (11554) (4972) (136C)   ;(001001110000100) (11604) (4996) (1384)   ;(001001110011100) (11634) (5020) (139C)   ;(001001110110100) (11664) (5044) (13B4)   ;(001001111001100) (11714) (5068) (13CC)   ;(001001111100100) (11744) (5092) (13E4)   ;(001001111111011) (11773) (5115) (13FB)   ;
;208;(001010000010011) (12023) (5139) (1413)    ;(001010000101011) (12053) (5163) (142B)   ;(001010001000011) (12103) (5187) (1443)   ;(001010001011011) (12133) (5211) (145B)   ;(001010001110011) (12163) (5235) (1473)   ;(001010010001011) (12213) (5259) (148B)   ;(001010010100010) (12242) (5282) (14A2)   ;(001010010111010) (12272) (5306) (14BA)   ;
;216;(001010011010010) (12322) (5330) (14D2)    ;(001010011101010) (12352) (5354) (14EA)   ;(001010100000001) (12401) (5377) (1501)   ;(001010100011001) (12431) (5401) (1519)   ;(001010100110001) (12461) (5425) (1531)   ;(001010101001001) (12511) (5449) (1549)   ;(001010101100000) (12540) (5472) (1560)   ;(001010101111000) (12570) (5496) (1578)   ;
;224;(001010110010000) (12620) (5520) (1590)    ;(001010110100111) (12647) (5543) (15A7)   ;(001010110111111) (12677) (5567) (15BF)   ;(001010111010111) (12727) (5591) (15D7)   ;(001010111101110) (12756) (5614) (15EE)   ;(001011000000110) (13006) (5638) (1606)   ;(001011000011101) (13035) (5661) (161D)   ;(001011000110101) (13065) (5685) (1635)   ;
;232;(001011001001100) (13114) (5708) (164C)    ;(001011001100100) (13144) (5732) (1664)   ;(001011001111100) (13174) (5756) (167C)   ;(001011010010011) (13223) (5779) (1693)   ;(001011010101011) (13253) (5803) (16AB)   ;(001011011000010) (13302) (5826) (16C2)   ;(001011011011010) (13332) (5850) (16DA)   ;(001011011110001) (13361) (5873) (16F1)   ;
;240;(001011100001001) (13411) (5897) (1709)    ;(001011100100000) (13440) (5920) (1720)   ;(001011100110111) (13467) (5943) (1737)   ;(001011101001111) (13517) (5967) (174F)   ;(001011101100110) (13546) (5990) (1766)   ;(001011101111110) (13576) (6014) (177E)   ;(001011110010101) (13625) (6037) (1795)   ;(001011110101100) (13654) (6060) (17AC)   ;
;248;(001011111000100) (13704) (6084) (17C4)    ;(001011111011011) (13733) (6107) (17DB)   ;(001011111110010) (13762) (6130) (17F2)   ;(001100000001010) (14012) (6154) (180A)   ;(001100000100001) (14041) (6177) (1821)   ;(001100000111000) (14070) (6200) (1838)   ;(001100001001111) (14117) (6223) (184F)   ;(001100001100111) (14147) (6247) (1867)   ;
;256;(001100001111110) (14176) (6270) (187E)    ;(001100010010101) (14225) (6293) (1895)   ;(001100010101100) (14254) (6316) (18AC)   ;(001100011000011) (14303) (6339) (18C3)   ;(001100011011011) (14333) (6363) (18DB)   ;(001100011110010) (14362) (6386) (18F2)   ;(001100100001001) (14411) (6409) (1909)   ;(001100100100000) (14440) (6432) (1920)   ;
;264;(001100100110111) (14467) (6455) (1937)    ;(001100101001110) (14516) (6478) (194E)   ;(001100101100101) (14545) (6501) (1965)   ;(001100101111100) (14574) (6524) (197C)   ;(001100110010011) (14623) (6547) (1993)   ;(001100110101010) (14652) (6570) (19AA)   ;(001100111000001) (14701) (6593) (19C1)   ;(001100111011000) (14730) (6616) (19D8)   ;
;272;(001100111101111) (14757) (6639) (19EF)    ;(001101000000110) (15006) (6662) (1A06)   ;(001101000011101) (15035) (6685) (1A1D)   ;(001101000110100) (15064) (6708) (1A34)   ;(001101001001011) (15113) (6731) (1A4B)   ;(001101001100010) (15142) (6754) (1A62)   ;(001101001111001) (15171) (6777) (1A79)   ;(001101010010000) (15220) (6800) (1A90)   ;
;280;(001101010100111) (15247) (6823) (1AA7)    ;(001101010111110) (15276) (6846) (1ABE)   ;(001101011010100) (15324) (6868) (1AD4)   ;(001101011101011) (15353) (6891) (1AEB)   ;(001101100000010) (15402) (6914) (1B02)   ;(001101100011001) (15431) (6937) (1B19)   ;(001101100110000) (15460) (6960) (1B30)   ;(001101101000110) (15506) (6982) (1B46)   ;
;288;(001101101011101) (15535) (7005) (1B5D)    ;(001101101110100) (15564) (7028) (1B74)   ;(001101110001010) (15612) (7050) (1B8A)   ;(001101110100001) (15641) (7073) (1BA1)   ;(001101110111000) (15670) (7096) (1BB8)   ;(001101111001110) (15716) (7118) (1BCE)   ;(001101111100101) (15745) (7141) (1BE5)   ;(001101111111100) (15774) (7164) (1BFC)   ;
;296;(001110000010010) (16022) (7186) (1C12)    ;(001110000101001) (16051) (7209) (1C29)   ;(001110000111111) (16077) (7231) (1C3F)   ;(001110001010110) (16126) (7254) (1C56)   ;(001110001101100) (16154) (7276) (1C6C)   ;(001110010000011) (16203) (7299) (1C83)   ;(001110010011001) (16231) (7321) (1C99)   ;(001110010110000) (16260) (7344) (1CB0)   ;
;304;(001110011000110) (16306) (7366) (1CC6)    ;(001110011011101) (16335) (7389) (1CDD)   ;(001110011110011) (16363) (7411) (1CF3)   ;(001110100001010) (16412) (7434) (1D0A)   ;(001110100100000) (16440) (7456) (1D20)   ;(001110100110110) (16466) (7478) (1D36)   ;(001110101001101) (16515) (7501) (1D4D)   ;(001110101100011) (16543) (7523) (1D63)   ;
;312;(001110101111001) (16571) (7545) (1D79)    ;(001110110010000) (16620) (7568) (1D90)   ;(001110110100110) (16646) (7590) (1DA6)   ;(001110110111100) (16674) (7612) (1DBC)   ;(001110111010011) (16723) (7635) (1DD3)   ;(001110111101001) (16751) (7657) (1DE9)   ;(001110111111111) (16777) (7679) (1DFF)   ;(001111000010101) (17025) (7701) (1E15)   ;
;320;(001111000101011) (17053) (7723) (1E2B)    ;(001111001000010) (17102) (7746) (1E42)   ;(001111001011000) (17130) (7768) (1E58)   ;(001111001101110) (17156) (7790) (1E6E)   ;(001111010000100) (17204) (7812) (1E84)   ;(001111010011010) (17232) (7834) (1E9A)   ;(001111010110000) (17260) (7856) (1EB0)   ;(001111011000110) (17306) (7878) (1EC6)   ;
;328;(001111011011100) (17334) (7900) (1EDC)    ;(001111011110010) (17362) (7922) (1EF2)   ;(001111100001000) (17410) (7944) (1F08)   ;(001111100011110) (17436) (7966) (1F1E)   ;(001111100110100) (17464) (7988) (1F34)   ;(001111101001010) (17512) (8010) (1F4A)   ;(001111101100000) (17540) (8032) (1F60)   ;(001111101110110) (17566) (8054) (1F76)   ;
;336;(001111110001100) (17614) (8076) (1F8C)    ;(001111110100010) (17642) (8098) (1FA2)   ;(001111110110111) (17667) (8119) (1FB7)   ;(001111111001101) (17715) (8141) (1FCD)   ;(001111111100011) (17743) (8163) (1FE3)   ;(001111111111001) (17771) (8185) (1FF9)   ;(010000000001111) (20017) (8207) (200F)   ;(010000000100100) (20044) (8228) (2024)   ;
;344;(010000000111010) (20072) (8250) (203A)    ;(010000001010000) (20120) (8272) (2050)   ;(010000001100101) (20145) (8293) (2065)   ;(010000001111011) (20173) (8315) (207B)   ;(010000010010001) (20221) (8337) (2091)   ;(010000010100110) (20246) (8358) (20A6)   ;(010000010111100) (20274) (8380) (20BC)   ;(010000011010001) (20321) (8401) (20D1)   ;
;352;(010000011100111) (20347) (8423) (20E7)    ;(010000011111101) (20375) (8445) (20FD)   ;(010000100010010) (20422) (8466) (2112)   ;(010000100101000) (20450) (8488) (2128)   ;(010000100111101) (20475) (8509) (213D)   ;(010000101010011) (20523) (8531) (2153)   ;(010000101101000) (20550) (8552) (2168)   ;(010000101111101) (20575) (8573) (217D)   ;
;360;(010000110010011) (20623) (8595) (2193)    ;(010000110101000) (20650) (8616) (21A8)   ;(010000110111110) (20676) (8638) (21BE)   ;(010000111010011) (20723) (8659) (21D3)   ;(010000111101000) (20750) (8680) (21E8)   ;(010000111111110) (20776) (8702) (21FE)   ;(010001000010011) (21023) (8723) (2213)   ;(010001000101000) (21050) (8744) (2228)   ;
;368;(010001000111101) (21075) (8765) (223D)    ;(010001001010011) (21123) (8787) (2253)   ;(010001001101000) (21150) (8808) (2268)   ;(010001001111101) (21175) (8829) (227D)   ;(010001010010010) (21222) (8850) (2292)   ;(010001010100111) (21247) (8871) (22A7)   ;(010001010111100) (21274) (8892) (22BC)   ;(010001011010010) (21322) (8914) (22D2)   ;
;376;(010001011100111) (21347) (8935) (22E7)    ;(010001011111100) (21374) (8956) (22FC)   ;(010001100010001) (21421) (8977) (2311)   ;(010001100100110) (21446) (8998) (2326)   ;(010001100111011) (21473) (9019) (233B)   ;(010001101010000) (21520) (9040) (2350)   ;(010001101100101) (21545) (9061) (2365)   ;(010001101111010) (21572) (9082) (237A)   ;
;384;(010001110001110) (21616) (9102) (238E)    ;(010001110100011) (21643) (9123) (23A3)   ;(010001110111000) (21670) (9144) (23B8)   ;(010001111001101) (21715) (9165) (23CD)   ;(010001111100010) (21742) (9186) (23E2)   ;(010001111110111) (21767) (9207) (23F7)   ;(010010000001011) (22013) (9227) (240B)   ;(010010000100000) (22040) (9248) (2420)   ;
;392;(010010000110101) (22065) (9269) (2435)    ;(010010001001010) (22112) (9290) (244A)   ;(010010001011110) (22136) (9310) (245E)   ;(010010001110011) (22163) (9331) (2473)   ;(010010010001000) (22210) (9352) (2488)   ;(010010010011100) (22234) (9372) (249C)   ;(010010010110001) (22261) (9393) (24B1)   ;(010010011000101) (22305) (9413) (24C5)   ;
;400;(010010011011010) (22332) (9434) (24DA)    ;(010010011101111) (22357) (9455) (24EF)   ;(010010100000011) (22403) (9475) (2503)   ;(010010100011000) (22430) (9496) (2518)   ;(010010100101100) (22454) (9516) (252C)   ;(010010101000001) (22501) (9537) (2541)   ;(010010101010101) (22525) (9557) (2555)   ;(010010101101001) (22551) (9577) (2569)   ;
;408;(010010101111110) (22576) (9598) (257E)    ;(010010110010010) (22622) (9618) (2592)   ;(010010110100110) (22646) (9638) (25A6)   ;(010010110111011) (22673) (9659) (25BB)   ;(010010111001111) (22717) (9679) (25CF)   ;(010010111100011) (22743) (9699) (25E3)   ;(010010111111000) (22770) (9720) (25F8)   ;(010011000001100) (23014) (9740) (260C)   ;
;416;(010011000100000) (23040) (9760) (2620)    ;(010011000110100) (23064) (9780) (2634)   ;(010011001001000) (23110) (9800) (2648)   ;(010011001011100) (23134) (9820) (265C)   ;(010011001110001) (23161) (9841) (2671)   ;(010011010000101) (23205) (9861) (2685)   ;(010011010011001) (23231) (9881) (2699)   ;(010011010101101) (23255) (9901) (26AD)   ;
;424;(010011011000001) (23301) (9921) (26C1)    ;(010011011010101) (23325) (9941) (26D5)   ;(010011011101001) (23351) (9961) (26E9)   ;(010011011111101) (23375) (9981) (26FD)   ;(010011100010001) (23421) (10001) (2711)   ;(010011100100100) (23444) (10020) (2724)   ;(010011100111000) (23470) (10040) (2738)   ;(010011101001100) (23514) (10060) (274C)   ;
;432;(010011101100000) (23540) (10080) (2760)    ;(010011101110100) (23564) (10100) (2774)   ;(010011110001000) (23610) (10120) (2788)   ;(010011110011011) (23633) (10139) (279B)   ;(010011110101111) (23657) (10159) (27AF)   ;(010011111000011) (23703) (10179) (27C3)   ;(010011111010110) (23726) (10198) (27D6)   ;(010011111101010) (23752) (10218) (27EA)   ;
;440;(010011111111110) (23776) (10238) (27FE)    ;(010100000010001) (24021) (10257) (2811)   ;(010100000100101) (24045) (10277) (2825)   ;(010100000111000) (24070) (10296) (2838)   ;(010100001001100) (24114) (10316) (284C)   ;(010100001100000) (24140) (10336) (2860)   ;(010100001110011) (24163) (10355) (2873)   ;(010100010000110) (24206) (10374) (2886)   ;
;448;(010100010011010) (24232) (10394) (289A)    ;(010100010101101) (24255) (10413) (28AD)   ;(010100011000001) (24301) (10433) (28C1)   ;(010100011010100) (24324) (10452) (28D4)   ;(010100011100111) (24347) (10471) (28E7)   ;(010100011111011) (24373) (10491) (28FB)   ;(010100100001110) (24416) (10510) (290E)   ;(010100100100001) (24441) (10529) (2921)   ;
;456;(010100100110101) (24465) (10549) (2935)    ;(010100101001000) (24510) (10568) (2948)   ;(010100101011011) (24533) (10587) (295B)   ;(010100101101110) (24556) (10606) (296E)   ;(010100110000001) (24601) (10625) (2981)   ;(010100110010100) (24624) (10644) (2994)   ;(010100110100111) (24647) (10663) (29A7)   ;(010100110111011) (24673) (10683) (29BB)   ;
;464;(010100111001110) (24716) (10702) (29CE)    ;(010100111100001) (24741) (10721) (29E1)   ;(010100111110100) (24764) (10740) (29F4)   ;(010101000000111) (25007) (10759) (2A07)   ;(010101000011010) (25032) (10778) (2A1A)   ;(010101000101100) (25054) (10796) (2A2C)   ;(010101000111111) (25077) (10815) (2A3F)   ;(010101001010010) (25122) (10834) (2A52)   ;
;472;(010101001100101) (25145) (10853) (2A65)    ;(010101001111000) (25170) (10872) (2A78)   ;(010101010001011) (25213) (10891) (2A8B)   ;(010101010011101) (25235) (10909) (2A9D)   ;(010101010110000) (25260) (10928) (2AB0)   ;(010101011000011) (25303) (10947) (2AC3)   ;(010101011010110) (25326) (10966) (2AD6)   ;(010101011101000) (25350) (10984) (2AE8)   ;
;480;(010101011111011) (25373) (11003) (2AFB)    ;(010101100001101) (25415) (11021) (2B0D)   ;(010101100100000) (25440) (11040) (2B20)   ;(010101100110011) (25463) (11059) (2B33)   ;(010101101000101) (25505) (11077) (2B45)   ;(010101101011000) (25530) (11096) (2B58)   ;(010101101101010) (25552) (11114) (2B6A)   ;(010101101111101) (25575) (11133) (2B7D)   ;
;488;(010101110001111) (25617) (11151) (2B8F)    ;(010101110100001) (25641) (11169) (2BA1)   ;(010101110110100) (25664) (11188) (2BB4)   ;(010101111000110) (25706) (11206) (2BC6)   ;(010101111011000) (25730) (11224) (2BD8)   ;(010101111101011) (25753) (11243) (2BEB)   ;(010101111111101) (25775) (11261) (2BFD)   ;(010110000001111) (26017) (11279) (2C0F)   ;
;496;(010110000100001) (26041) (11297) (2C21)    ;(010110000110100) (26064) (11316) (2C34)   ;(010110001000110) (26106) (11334) (2C46)   ;(010110001011000) (26130) (11352) (2C58)   ;(010110001101010) (26152) (11370) (2C6A)   ;(010110001111100) (26174) (11388) (2C7C)   ;(010110010001110) (26216) (11406) (2C8E)   ;(010110010100000) (26240) (11424) (2CA0)   ;
;504;(010110010110010) (26262) (11442) (2CB2)    ;(010110011000100) (26304) (11460) (2CC4)   ;(010110011010110) (26326) (11478) (2CD6)   ;(010110011101000) (26350) (11496) (2CE8)   ;(010110011111010) (26372) (11514) (2CFA)   ;(010110100001100) (26414) (11532) (2D0C)   ;(010110100011110) (26436) (11550) (2D1E)   ;(010110100101111) (26457) (11567) (2D2F)   ;
;512;(010110101000001) (26501) (11585) (2D41)    ;(010110101010011) (26523) (11603) (2D53)   ;(010110101100101) (26545) (11621) (2D65)   ;(010110101110110) (26566) (11638) (2D76)   ;(010110110001000) (26610) (11656) (2D88)   ;(010110110011010) (26632) (11674) (2D9A)   ;(010110110101011) (26653) (11691) (2DAB)   ;(010110110111101) (26675) (11709) (2DBD)   ;
;520;(010110111001111) (26717) (11727) (2DCF)    ;(010110111100000) (26740) (11744) (2DE0)   ;(010110111110010) (26762) (11762) (2DF2)   ;(010111000000011) (27003) (11779) (2E03)   ;(010111000010101) (27025) (11797) (2E15)   ;(010111000100110) (27046) (11814) (2E26)   ;(010111000110111) (27067) (11831) (2E37)   ;(010111001001001) (27111) (11849) (2E49)   ;
;528;(010111001011010) (27132) (11866) (2E5A)    ;(010111001101011) (27153) (11883) (2E6B)   ;(010111001111101) (27175) (11901) (2E7D)   ;(010111010001110) (27216) (11918) (2E8E)   ;(010111010011111) (27237) (11935) (2E9F)   ;(010111010110000) (27260) (11952) (2EB0)   ;(010111011000010) (27302) (11970) (2EC2)   ;(010111011010011) (27323) (11987) (2ED3)   ;
;536;(010111011100100) (27344) (12004) (2EE4)    ;(010111011110101) (27365) (12021) (2EF5)   ;(010111100000110) (27406) (12038) (2F06)   ;(010111100010111) (27427) (12055) (2F17)   ;(010111100101000) (27450) (12072) (2F28)   ;(010111100111001) (27471) (12089) (2F39)   ;(010111101001010) (27512) (12106) (2F4A)   ;(010111101011011) (27533) (12123) (2F5B)   ;
;544;(010111101101100) (27554) (12140) (2F6C)    ;(010111101111101) (27575) (12157) (2F7D)   ;(010111110001101) (27615) (12173) (2F8D)   ;(010111110011110) (27636) (12190) (2F9E)   ;(010111110101111) (27657) (12207) (2FAF)   ;(010111111000000) (27700) (12224) (2FC0)   ;(010111111010000) (27720) (12240) (2FD0)   ;(010111111100001) (27741) (12257) (2FE1)   ;
;552;(010111111110010) (27762) (12274) (2FF2)    ;(011000000000010) (30002) (12290) (3002)   ;(011000000010011) (30023) (12307) (3013)   ;(011000000100100) (30044) (12324) (3024)   ;(011000000110100) (30064) (12340) (3034)   ;(011000001000101) (30105) (12357) (3045)   ;(011000001010101) (30125) (12373) (3055)   ;(011000001100110) (30146) (12390) (3066)   ;
;560;(011000001110110) (30166) (12406) (3076)    ;(011000010000111) (30207) (12423) (3087)   ;(011000010010111) (30227) (12439) (3097)   ;(011000010100111) (30247) (12455) (30A7)   ;(011000010111000) (30270) (12472) (30B8)   ;(011000011001000) (30310) (12488) (30C8)   ;(011000011011000) (30330) (12504) (30D8)   ;(011000011101000) (30350) (12520) (30E8)   ;
;568;(011000011111001) (30371) (12537) (30F9)    ;(011000100001001) (30411) (12553) (3109)   ;(011000100011001) (30431) (12569) (3119)   ;(011000100101001) (30451) (12585) (3129)   ;(011000100111001) (30471) (12601) (3139)   ;(011000101001001) (30511) (12617) (3149)   ;(011000101011001) (30531) (12633) (3159)   ;(011000101101001) (30551) (12649) (3169)   ;
;576;(011000101111001) (30571) (12665) (3179)    ;(011000110001001) (30611) (12681) (3189)   ;(011000110011001) (30631) (12697) (3199)   ;(011000110101001) (30651) (12713) (31A9)   ;(011000110111001) (30671) (12729) (31B9)   ;(011000111001000) (30710) (12744) (31C8)   ;(011000111011000) (30730) (12760) (31D8)   ;(011000111101000) (30750) (12776) (31E8)   ;
;584;(011000111111000) (30770) (12792) (31F8)    ;(011001000000111) (31007) (12807) (3207)   ;(011001000010111) (31027) (12823) (3217)   ;(011001000100111) (31047) (12839) (3227)   ;(011001000110110) (31066) (12854) (3236)   ;(011001001000110) (31106) (12870) (3246)   ;(011001001010101) (31125) (12885) (3255)   ;(011001001100101) (31145) (12901) (3265)   ;
;592;(011001001110100) (31164) (12916) (3274)    ;(011001010000100) (31204) (12932) (3284)   ;(011001010010011) (31223) (12947) (3293)   ;(011001010100011) (31243) (12963) (32A3)   ;(011001010110010) (31262) (12978) (32B2)   ;(011001011000001) (31301) (12993) (32C1)   ;(011001011010000) (31320) (13008) (32D0)   ;(011001011100000) (31340) (13024) (32E0)   ;
;600;(011001011101111) (31357) (13039) (32EF)    ;(011001011111110) (31376) (13054) (32FE)   ;(011001100001101) (31415) (13069) (330D)   ;(011001100011101) (31435) (13085) (331D)   ;(011001100101100) (31454) (13100) (332C)   ;(011001100111011) (31473) (13115) (333B)   ;(011001101001010) (31512) (13130) (334A)   ;(011001101011001) (31531) (13145) (3359)   ;
;608;(011001101101000) (31550) (13160) (3368)    ;(011001101110111) (31567) (13175) (3377)   ;(011001110000110) (31606) (13190) (3386)   ;(011001110010101) (31625) (13205) (3395)   ;(011001110100011) (31643) (13219) (33A3)   ;(011001110110010) (31662) (13234) (33B2)   ;(011001111000001) (31701) (13249) (33C1)   ;(011001111010000) (31720) (13264) (33D0)   ;
;616;(011001111011111) (31737) (13279) (33DF)    ;(011001111101101) (31755) (13293) (33ED)   ;(011001111111100) (31774) (13308) (33FC)   ;(011010000001011) (32013) (13323) (340B)   ;(011010000011001) (32031) (13337) (3419)   ;(011010000101000) (32050) (13352) (3428)   ;(011010000110110) (32066) (13366) (3436)   ;(011010001000101) (32105) (13381) (3445)   ;
;624;(011010001010011) (32123) (13395) (3453)    ;(011010001100010) (32142) (13410) (3462)   ;(011010001110000) (32160) (13424) (3470)   ;(011010001111111) (32177) (13439) (347F)   ;(011010010001101) (32215) (13453) (348D)   ;(011010010011011) (32233) (13467) (349B)   ;(011010010101010) (32252) (13482) (34AA)   ;(011010010111000) (32270) (13496) (34B8)   ;
;632;(011010011000110) (32306) (13510) (34C6)    ;(011010011010100) (32324) (13524) (34D4)   ;(011010011100010) (32342) (13538) (34E2)   ;(011010011110001) (32361) (13553) (34F1)   ;(011010011111111) (32377) (13567) (34FF)   ;(011010100001101) (32415) (13581) (350D)   ;(011010100011011) (32433) (13595) (351B)   ;(011010100101001) (32451) (13609) (3529)   ;
;640;(011010100110111) (32467) (13623) (3537)    ;(011010101000101) (32505) (13637) (3545)   ;(011010101010011) (32523) (13651) (3553)   ;(011010101100001) (32541) (13665) (3561)   ;(011010101101110) (32556) (13678) (356E)   ;(011010101111100) (32574) (13692) (357C)   ;(011010110001010) (32612) (13706) (358A)   ;(011010110011000) (32630) (13720) (3598)   ;
;648;(011010110100101) (32645) (13733) (35A5)    ;(011010110110011) (32663) (13747) (35B3)   ;(011010111000001) (32701) (13761) (35C1)   ;(011010111001110) (32716) (13774) (35CE)   ;(011010111011100) (32734) (13788) (35DC)   ;(011010111101010) (32752) (13802) (35EA)   ;(011010111110111) (32767) (13815) (35F7)   ;(011011000000101) (33005) (13829) (3605)   ;
;656;(011011000010010) (33022) (13842) (3612)    ;(011011000100000) (33040) (13856) (3620)   ;(011011000101101) (33055) (13869) (362D)   ;(011011000111010) (33072) (13882) (363A)   ;(011011001001000) (33110) (13896) (3648)   ;(011011001010101) (33125) (13909) (3655)   ;(011011001100010) (33142) (13922) (3662)   ;(011011001101111) (33157) (13935) (366F)   ;
;664;(011011001111101) (33175) (13949) (367D)    ;(011011010001010) (33212) (13962) (368A)   ;(011011010010111) (33227) (13975) (3697)   ;(011011010100100) (33244) (13988) (36A4)   ;(011011010110001) (33261) (14001) (36B1)   ;(011011010111110) (33276) (14014) (36BE)   ;(011011011001011) (33313) (14027) (36CB)   ;(011011011011000) (33330) (14040) (36D8)   ;
;672;(011011011100101) (33345) (14053) (36E5)    ;(011011011110010) (33362) (14066) (36F2)   ;(011011011111111) (33377) (14079) (36FF)   ;(011011100001100) (33414) (14092) (370C)   ;(011011100011000) (33430) (14104) (3718)   ;(011011100100101) (33445) (14117) (3725)   ;(011011100110010) (33462) (14130) (3732)   ;(011011100111111) (33477) (14143) (373F)   ;
;680;(011011101001011) (33513) (14155) (374B)    ;(011011101011000) (33530) (14168) (3758)   ;(011011101100101) (33545) (14181) (3765)   ;(011011101110001) (33561) (14193) (3771)   ;(011011101111110) (33576) (14206) (377E)   ;(011011110001010) (33612) (14218) (378A)   ;(011011110010111) (33627) (14231) (3797)   ;(011011110100011) (33643) (14243) (37A3)   ;
;688;(011011110110000) (33660) (14256) (37B0)    ;(011011110111100) (33674) (14268) (37BC)   ;(011011111001000) (33710) (14280) (37C8)   ;(011011111010101) (33725) (14293) (37D5)   ;(011011111100001) (33741) (14305) (37E1)   ;(011011111101101) (33755) (14317) (37ED)   ;(011011111111001) (33771) (14329) (37F9)   ;(011100000000101) (34005) (14341) (3805)   ;
;696;(011100000010010) (34022) (14354) (3812)    ;(011100000011110) (34036) (14366) (381E)   ;(011100000101010) (34052) (14378) (382A)   ;(011100000110110) (34066) (14390) (3836)   ;(011100001000010) (34102) (14402) (3842)   ;(011100001001110) (34116) (14414) (384E)   ;(011100001011010) (34132) (14426) (385A)   ;(011100001100110) (34146) (14438) (3866)   ;
;704;(011100001110001) (34161) (14449) (3871)    ;(011100001111101) (34175) (14461) (387D)   ;(011100010001001) (34211) (14473) (3889)   ;(011100010010101) (34225) (14485) (3895)   ;(011100010100001) (34241) (14497) (38A1)   ;(011100010101100) (34254) (14508) (38AC)   ;(011100010111000) (34270) (14520) (38B8)   ;(011100011000011) (34303) (14531) (38C3)   ;
;712;(011100011001111) (34317) (14543) (38CF)    ;(011100011011011) (34333) (14555) (38DB)   ;(011100011100110) (34346) (14566) (38E6)   ;(011100011110010) (34362) (14578) (38F2)   ;(011100011111101) (34375) (14589) (38FD)   ;(011100100001001) (34411) (14601) (3909)   ;(011100100010100) (34424) (14612) (3914)   ;(011100100011111) (34437) (14623) (391F)   ;
;720;(011100100101011) (34453) (14635) (392B)    ;(011100100110110) (34466) (14646) (3936)   ;(011100101000001) (34501) (14657) (3941)   ;(011100101001100) (34514) (14668) (394C)   ;(011100101011000) (34530) (14680) (3958)   ;(011100101100011) (34543) (14691) (3963)   ;(011100101101110) (34556) (14702) (396E)   ;(011100101111001) (34571) (14713) (3979)   ;
;728;(011100110000100) (34604) (14724) (3984)    ;(011100110001111) (34617) (14735) (398F)   ;(011100110011010) (34632) (14746) (399A)   ;(011100110100101) (34645) (14757) (39A5)   ;(011100110110000) (34660) (14768) (39B0)   ;(011100110111011) (34673) (14779) (39BB)   ;(011100111000101) (34705) (14789) (39C5)   ;(011100111010000) (34720) (14800) (39D0)   ;
;736;(011100111011011) (34733) (14811) (39DB)    ;(011100111100110) (34746) (14822) (39E6)   ;(011100111110000) (34760) (14832) (39F0)   ;(011100111111011) (34773) (14843) (39FB)   ;(011101000000110) (35006) (14854) (3A06)   ;(011101000010000) (35020) (14864) (3A10)   ;(011101000011011) (35033) (14875) (3A1B)   ;(011101000100101) (35045) (14885) (3A25)   ;
;744;(011101000110000) (35060) (14896) (3A30)    ;(011101000111010) (35072) (14906) (3A3A)   ;(011101001000101) (35105) (14917) (3A45)   ;(011101001001111) (35117) (14927) (3A4F)   ;(011101001011001) (35131) (14937) (3A59)   ;(011101001100100) (35144) (14948) (3A64)   ;(011101001101110) (35156) (14958) (3A6E)   ;(011101001111000) (35170) (14968) (3A78)   ;
;752;(011101010000010) (35202) (14978) (3A82)    ;(011101010001101) (35215) (14989) (3A8D)   ;(011101010010111) (35227) (14999) (3A97)   ;(011101010100001) (35241) (15009) (3AA1)   ;(011101010101011) (35253) (15019) (3AAB)   ;(011101010110101) (35265) (15029) (3AB5)   ;(011101010111111) (35277) (15039) (3ABF)   ;(011101011001001) (35311) (15049) (3AC9)   ;
;760;(011101011010011) (35323) (15059) (3AD3)    ;(011101011011101) (35335) (15069) (3ADD)   ;(011101011100110) (35346) (15078) (3AE6)   ;(011101011110000) (35360) (15088) (3AF0)   ;(011101011111010) (35372) (15098) (3AFA)   ;(011101100000100) (35404) (15108) (3B04)   ;(011101100001110) (35416) (15118) (3B0E)   ;(011101100010111) (35427) (15127) (3B17)   ;
;768;(011101100100001) (35441) (15137) (3B21)    ;(011101100101010) (35452) (15146) (3B2A)   ;(011101100110100) (35464) (15156) (3B34)   ;(011101100111110) (35476) (15166) (3B3E)   ;(011101101000111) (35507) (15175) (3B47)   ;(011101101010000) (35520) (15184) (3B50)   ;(011101101011010) (35532) (15194) (3B5A)   ;(011101101100011) (35543) (15203) (3B63)   ;
;776;(011101101101101) (35555) (15213) (3B6D)    ;(011101101110110) (35566) (15222) (3B76)   ;(011101101111111) (35577) (15231) (3B7F)   ;(011101110001000) (35610) (15240) (3B88)   ;(011101110010010) (35622) (15250) (3B92)   ;(011101110011011) (35633) (15259) (3B9B)   ;(011101110100100) (35644) (15268) (3BA4)   ;(011101110101101) (35655) (15277) (3BAD)   ;
;784;(011101110110110) (35666) (15286) (3BB6)    ;(011101110111111) (35677) (15295) (3BBF)   ;(011101111001000) (35710) (15304) (3BC8)   ;(011101111010001) (35721) (15313) (3BD1)   ;(011101111011010) (35732) (15322) (3BDA)   ;(011101111100011) (35743) (15331) (3BE3)   ;(011101111101100) (35754) (15340) (3BEC)   ;(011101111110101) (35765) (15349) (3BF5)   ;
;792;(011101111111101) (35775) (15357) (3BFD)    ;(011110000000110) (36006) (15366) (3C06)   ;(011110000001111) (36017) (15375) (3C0F)   ;(011110000010111) (36027) (15383) (3C17)   ;(011110000100000) (36040) (15392) (3C20)   ;(011110000101001) (36051) (15401) (3C29)   ;(011110000110001) (36061) (15409) (3C31)   ;(011110000111010) (36072) (15418) (3C3A)   ;
;800;(011110001000010) (36102) (15426) (3C42)    ;(011110001001011) (36113) (15435) (3C4B)   ;(011110001010011) (36123) (15443) (3C53)   ;(011110001011011) (36133) (15451) (3C5B)   ;(011110001100100) (36144) (15460) (3C64)   ;(011110001101100) (36154) (15468) (3C6C)   ;(011110001110100) (36164) (15476) (3C74)   ;(011110001111101) (36175) (15485) (3C7D)   ;
;808;(011110010000101) (36205) (15493) (3C85)    ;(011110010001101) (36215) (15501) (3C8D)   ;(011110010010101) (36225) (15509) (3C95)   ;(011110010011101) (36235) (15517) (3C9D)   ;(011110010100101) (36245) (15525) (3CA5)   ;(011110010101101) (36255) (15533) (3CAD)   ;(011110010110101) (36265) (15541) (3CB5)   ;(011110010111101) (36275) (15549) (3CBD)   ;
;816;(011110011000101) (36305) (15557) (3CC5)    ;(011110011001101) (36315) (15565) (3CCD)   ;(011110011010101) (36325) (15573) (3CD5)   ;(011110011011101) (36335) (15581) (3CDD)   ;(011110011100100) (36344) (15588) (3CE4)   ;(011110011101100) (36354) (15596) (3CEC)   ;(011110011110100) (36364) (15604) (3CF4)   ;(011110011111011) (36373) (15611) (3CFB)   ;
;824;(011110100000011) (36403) (15619) (3D03)    ;(011110100001011) (36413) (15627) (3D0B)   ;(011110100010010) (36422) (15634) (3D12)   ;(011110100011010) (36432) (15642) (3D1A)   ;(011110100100001) (36441) (15649) (3D21)   ;(011110100101000) (36450) (15656) (3D28)   ;(011110100110000) (36460) (15664) (3D30)   ;(011110100110111) (36467) (15671) (3D37)   ;
;832;(011110100111111) (36477) (15679) (3D3F)    ;(011110101000110) (36506) (15686) (3D46)   ;(011110101001101) (36515) (15693) (3D4D)   ;(011110101010100) (36524) (15700) (3D54)   ;(011110101011011) (36533) (15707) (3D5B)   ;(011110101100011) (36543) (15715) (3D63)   ;(011110101101010) (36552) (15722) (3D6A)   ;(011110101110001) (36561) (15729) (3D71)   ;
;840;(011110101111000) (36570) (15736) (3D78)    ;(011110101111111) (36577) (15743) (3D7F)   ;(011110110000110) (36606) (15750) (3D86)   ;(011110110001101) (36615) (15757) (3D8D)   ;(011110110010011) (36623) (15763) (3D93)   ;(011110110011010) (36632) (15770) (3D9A)   ;(011110110100001) (36641) (15777) (3DA1)   ;(011110110101000) (36650) (15784) (3DA8)   ;
;848;(011110110101111) (36657) (15791) (3DAF)    ;(011110110110101) (36665) (15797) (3DB5)   ;(011110110111100) (36674) (15804) (3DBC)   ;(011110111000010) (36702) (15810) (3DC2)   ;(011110111001001) (36711) (15817) (3DC9)   ;(011110111010000) (36720) (15824) (3DD0)   ;(011110111010110) (36726) (15830) (3DD6)   ;(011110111011101) (36735) (15837) (3DDD)   ;
;856;(011110111100011) (36743) (15843) (3DE3)    ;(011110111101001) (36751) (15849) (3DE9)   ;(011110111110000) (36760) (15856) (3DF0)   ;(011110111110110) (36766) (15862) (3DF6)   ;(011110111111100) (36774) (15868) (3DFC)   ;(011111000000011) (37003) (15875) (3E03)   ;(011111000001001) (37011) (15881) (3E09)   ;(011111000001111) (37017) (15887) (3E0F)   ;
;864;(011111000010101) (37025) (15893) (3E15)    ;(011111000011011) (37033) (15899) (3E1B)   ;(011111000100001) (37041) (15905) (3E21)   ;(011111000100111) (37047) (15911) (3E27)   ;(011111000101101) (37055) (15917) (3E2D)   ;(011111000110011) (37063) (15923) (3E33)   ;(011111000111001) (37071) (15929) (3E39)   ;(011111000111111) (37077) (15935) (3E3F)   ;
;872;(011111001000101) (37105) (15941) (3E45)    ;(011111001001010) (37112) (15946) (3E4A)   ;(011111001010000) (37120) (15952) (3E50)   ;(011111001010110) (37126) (15958) (3E56)   ;(011111001011100) (37134) (15964) (3E5C)   ;(011111001100001) (37141) (15969) (3E61)   ;(011111001100111) (37147) (15975) (3E67)   ;(011111001101100) (37154) (15980) (3E6C)   ;
;880;(011111001110010) (37162) (15986) (3E72)    ;(011111001110111) (37167) (15991) (3E77)   ;(011111001111101) (37175) (15997) (3E7D)   ;(011111010000010) (37202) (16002) (3E82)   ;(011111010001000) (37210) (16008) (3E88)   ;(011111010001101) (37215) (16013) (3E8D)   ;(011111010010010) (37222) (16018) (3E92)   ;(011111010011000) (37230) (16024) (3E98)   ;
;888;(011111010011101) (37235) (16029) (3E9D)    ;(011111010100010) (37242) (16034) (3EA2)   ;(011111010100111) (37247) (16039) (3EA7)   ;(011111010101100) (37254) (16044) (3EAC)   ;(011111010110001) (37261) (16049) (3EB1)   ;(011111010110110) (37266) (16054) (3EB6)   ;(011111010111011) (37273) (16059) (3EBB)   ;(011111011000000) (37300) (16064) (3EC0)   ;
;896;(011111011000101) (37305) (16069) (3EC5)    ;(011111011001010) (37312) (16074) (3ECA)   ;(011111011001111) (37317) (16079) (3ECF)   ;(011111011010100) (37324) (16084) (3ED4)   ;(011111011011000) (37330) (16088) (3ED8)   ;(011111011011101) (37335) (16093) (3EDD)   ;(011111011100010) (37342) (16098) (3EE2)   ;(011111011100111) (37347) (16103) (3EE7)   ;
;904;(011111011101011) (37353) (16107) (3EEB)    ;(011111011110000) (37360) (16112) (3EF0)   ;(011111011110100) (37364) (16116) (3EF4)   ;(011111011111001) (37371) (16121) (3EF9)   ;(011111011111101) (37375) (16125) (3EFD)   ;(011111100000010) (37402) (16130) (3F02)   ;(011111100000110) (37406) (16134) (3F06)   ;(011111100001010) (37412) (16138) (3F0A)   ;
;912;(011111100001111) (37417) (16143) (3F0F)    ;(011111100010011) (37423) (16147) (3F13)   ;(011111100010111) (37427) (16151) (3F17)   ;(011111100011100) (37434) (16156) (3F1C)   ;(011111100100000) (37440) (16160) (3F20)   ;(011111100100100) (37444) (16164) (3F24)   ;(011111100101000) (37450) (16168) (3F28)   ;(011111100101100) (37454) (16172) (3F2C)   ;
;920;(011111100110000) (37460) (16176) (3F30)    ;(011111100110100) (37464) (16180) (3F34)   ;(011111100111000) (37470) (16184) (3F38)   ;(011111100111100) (37474) (16188) (3F3C)   ;(011111101000000) (37500) (16192) (3F40)   ;(011111101000011) (37503) (16195) (3F43)   ;(011111101000111) (37507) (16199) (3F47)   ;(011111101001011) (37513) (16203) (3F4B)   ;
;928;(011111101001111) (37517) (16207) (3F4F)    ;(011111101010010) (37522) (16210) (3F52)   ;(011111101010110) (37526) (16214) (3F56)   ;(011111101011010) (37532) (16218) (3F5A)   ;(011111101011101) (37535) (16221) (3F5D)   ;(011111101100001) (37541) (16225) (3F61)   ;(011111101100100) (37544) (16228) (3F64)   ;(011111101101000) (37550) (16232) (3F68)   ;
;936;(011111101101011) (37553) (16235) (3F6B)    ;(011111101101110) (37556) (16238) (3F6E)   ;(011111101110010) (37562) (16242) (3F72)   ;(011111101110101) (37565) (16245) (3F75)   ;(011111101111000) (37570) (16248) (3F78)   ;(011111101111011) (37573) (16251) (3F7B)   ;(011111101111111) (37577) (16255) (3F7F)   ;(011111110000010) (37602) (16258) (3F82)   ;
;944;(011111110000101) (37605) (16261) (3F85)    ;(011111110001000) (37610) (16264) (3F88)   ;(011111110001011) (37613) (16267) (3F8B)   ;(011111110001110) (37616) (16270) (3F8E)   ;(011111110010001) (37621) (16273) (3F91)   ;(011111110010100) (37624) (16276) (3F94)   ;(011111110010111) (37627) (16279) (3F97)   ;(011111110011001) (37631) (16281) (3F99)   ;
;952;(011111110011100) (37634) (16284) (3F9C)    ;(011111110011111) (37637) (16287) (3F9F)   ;(011111110100010) (37642) (16290) (3FA2)   ;(011111110100100) (37644) (16292) (3FA4)   ;(011111110100111) (37647) (16295) (3FA7)   ;(011111110101010) (37652) (16298) (3FAA)   ;(011111110101100) (37654) (16300) (3FAC)   ;(011111110101111) (37657) (16303) (3FAF)   ;
;960;(011111110110001) (37661) (16305) (3FB1)    ;(011111110110100) (37664) (16308) (3FB4)   ;(011111110110110) (37666) (16310) (3FB6)   ;(011111110111000) (37670) (16312) (3FB8)   ;(011111110111011) (37673) (16315) (3FBB)   ;(011111110111101) (37675) (16317) (3FBD)   ;(011111110111111) (37677) (16319) (3FBF)   ;(011111111000001) (37701) (16321) (3FC1)   ;
;968;(011111111000100) (37704) (16324) (3FC4)    ;(011111111000110) (37706) (16326) (3FC6)   ;(011111111001000) (37710) (16328) (3FC8)   ;(011111111001010) (37712) (16330) (3FCA)   ;(011111111001100) (37714) (16332) (3FCC)   ;(011111111001110) (37716) (16334) (3FCE)   ;(011111111010000) (37720) (16336) (3FD0)   ;(011111111010010) (37722) (16338) (3FD2)   ;
;976;(011111111010100) (37724) (16340) (3FD4)    ;(011111111010101) (37725) (16341) (3FD5)   ;(011111111010111) (37727) (16343) (3FD7)   ;(011111111011001) (37731) (16345) (3FD9)   ;(011111111011011) (37733) (16347) (3FDB)   ;(011111111011100) (37734) (16348) (3FDC)   ;(011111111011110) (37736) (16350) (3FDE)   ;(011111111100000) (37740) (16352) (3FE0)   ;
;984;(011111111100001) (37741) (16353) (3FE1)    ;(011111111100011) (37743) (16355) (3FE3)   ;(011111111100100) (37744) (16356) (3FE4)   ;(011111111100110) (37746) (16358) (3FE6)   ;(011111111100111) (37747) (16359) (3FE7)   ;(011111111101000) (37750) (16360) (3FE8)   ;(011111111101010) (37752) (16362) (3FEA)   ;(011111111101011) (37753) (16363) (3FEB)   ;
;992;(011111111101100) (37754) (16364) (3FEC)    ;(011111111101101) (37755) (16365) (3FED)   ;(011111111101111) (37757) (16367) (3FEF)   ;(011111111110000) (37760) (16368) (3FF0)   ;(011111111110001) (37761) (16369) (3FF1)   ;(011111111110010) (37762) (16370) (3FF2)   ;(011111111110011) (37763) (16371) (3FF3)   ;(011111111110100) (37764) (16372) (3FF4)   ;
;1000;(011111111110101) (37765) (16373) (3FF5)    ;(011111111110110) (37766) (16374) (3FF6)   ;(011111111110111) (37767) (16375) (3FF7)   ;(011111111110111) (37767) (16375) (3FF7)   ;(011111111111000) (37770) (16376) (3FF8)   ;(011111111111001) (37771) (16377) (3FF9)   ;(011111111111010) (37772) (16378) (3FFA)   ;(011111111111010) (37772) (16378) (3FFA)   ;
;1008;(011111111111011) (37773) (16379) (3FFB)    ;(011111111111100) (37774) (16380) (3FFC)   ;(011111111111100) (37774) (16380) (3FFC)   ;(011111111111101) (37775) (16381) (3FFD)   ;(011111111111101) (37775) (16381) (3FFD)   ;(011111111111110) (37776) (16382) (3FFE)   ;(011111111111110) (37776) (16382) (3FFE)   ;(011111111111110) (37776) (16382) (3FFE)   ;
;1016;(011111111111111) (37777) (16383) (3FFF)    ;(011111111111111) (37777) (16383) (3FFF)   ;(011111111111111) (37777) (16383) (3FFF)   ;(100000000000000) (40000) (16384) (4000)   ;(100000000000000) (40000) (16384) (4000)   ;(100000000000000) (40000) (16384) (4000)   ;(100000000000000) (40000) (16384) (4000)   ;(100000000000000) (40000) (16384) (4000)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 40          ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 40          ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 80          ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 40          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                   ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_1|fTap_addout_reg[0]                                   ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_1|lpm_mult:Mult0|mult_83t:auto_generated|mac_mult1  ;                            ; DSPMULT_X34_Y24_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|lpm_mult:Mult0|mult_a3t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|lpm_mult:Mult0|mult_a3t:auto_generated|mac_mult1  ;                            ; DSPMULT_X34_Y21_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|lpm_mult:Mult0|mult_a3t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|lpm_mult:Mult0|mult_a3t:auto_generated|mac_mult1  ;                            ; DSPMULT_X34_Y23_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|lpm_mult:Mult0|mult_a3t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|lpm_mult:Mult0|mult_a3t:auto_generated|mac_mult1  ;                            ; DSPMULT_X18_Y25_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|lpm_mult:Mult0|mult_83t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|lpm_mult:Mult0|mult_83t:auto_generated|mac_mult1  ;                            ; DSPMULT_X18_Y22_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|lpm_mult:Mult0|mult_a3t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|lpm_mult:Mult0|mult_a3t:auto_generated|mac_mult1  ;                            ; DSPMULT_X18_Y21_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|lpm_mult:Mult0|mult_c3t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|lpm_mult:Mult0|mult_c3t:auto_generated|mac_mult1  ;                            ; DSPMULT_X34_Y20_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|lpm_mult:Mult0|mult_e3t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|lpm_mult:Mult0|mult_e3t:auto_generated|mac_mult1  ;                            ; DSPMULT_X34_Y22_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|lpm_mult:Mult0|mult_e3t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|lpm_mult:Mult0|mult_e3t:auto_generated|mac_mult1  ;                            ; DSPMULT_X34_Y25_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|lpm_mult:Mult0|mult_c3t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|lpm_mult:Mult0|mult_c3t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y19_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|lpm_mult:Mult0|mult_c3t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|lpm_mult:Mult0|mult_c3t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y18_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|lpm_mult:Mult0|mult_g3t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|lpm_mult:Mult0|mult_g3t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y16_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|lpm_mult:Mult0|mult_g3t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|lpm_mult:Mult0|mult_g3t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y17_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|lpm_mult:Mult0|mult_g3t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|lpm_mult:Mult0|mult_g3t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y11_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0|mult_e3t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0|mult_e3t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y9_N0  ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|mult_g3t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|mult_g3t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y12_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|lpm_mult:Mult0|mult_p4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|lpm_mult:Mult0|mult_p4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y20_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|mult_r4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y18_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|mult_r4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y17_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|mult_g3t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|mult_g3t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y15_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|mult_p4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|mult_p4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y16_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|mult_r4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y14_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|mult_t4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|mult_t4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y15_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|mult_t4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|mult_t4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y10_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|mult_p4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|mult_p4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y9_N0  ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|mult_r4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y8_N0  ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|lpm_mult:Mult0|mult_t4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|lpm_mult:Mult0|mult_t4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y6_N0  ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|mult_m4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|mult_m4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y7_N0  ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_m4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_m4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y10_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|mult_r4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y23_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|mult_t4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|mult_t4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y26_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0|mult_m4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0|mult_m4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y19_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y7_N0  ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|mult_o4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|mult_o4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y6_N0  ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0|mult_m4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0|mult_m4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y12_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0|mult_m4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0|mult_m4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y13_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|mult_q4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|mult_q4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y14_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y11_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y13_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO_32:inst20|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X34_Y8_N0  ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,190 / 47,787 ( 13 % ) ;
; C16 interconnects     ; 89 / 1,804 ( 5 % )      ;
; C4 interconnects      ; 3,919 / 31,272 ( 13 % ) ;
; Direct links          ; 695 / 47,787 ( 1 % )    ;
; Global clocks         ; 7 / 20 ( 35 % )         ;
; Local interconnects   ; 1,169 / 15,408 ( 8 % )  ;
; R24 interconnects     ; 124 / 1,775 ( 7 % )     ;
; R4 interconnects      ; 5,619 / 41,310 ( 14 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.54) ; Number of LABs  (Total = 322) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 24                            ;
; 2                                           ; 18                            ;
; 3                                           ; 8                             ;
; 4                                           ; 6                             ;
; 5                                           ; 8                             ;
; 6                                           ; 7                             ;
; 7                                           ; 4                             ;
; 8                                           ; 9                             ;
; 9                                           ; 27                            ;
; 10                                          ; 12                            ;
; 11                                          ; 8                             ;
; 12                                          ; 7                             ;
; 13                                          ; 6                             ;
; 14                                          ; 9                             ;
; 15                                          ; 17                            ;
; 16                                          ; 152                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.20) ; Number of LABs  (Total = 322) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 27                            ;
; 1 Clock                            ; 294                           ;
; 1 Clock enable                     ; 29                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 3                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 9                             ;
; 2 Clocks                           ; 20                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.02) ; Number of LABs  (Total = 322) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 5                             ;
; 2                                            ; 19                            ;
; 3                                            ; 6                             ;
; 4                                            ; 11                            ;
; 5                                            ; 3                             ;
; 6                                            ; 6                             ;
; 7                                            ; 4                             ;
; 8                                            ; 2                             ;
; 9                                            ; 5                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 6                             ;
; 13                                           ; 1                             ;
; 14                                           ; 5                             ;
; 15                                           ; 2                             ;
; 16                                           ; 14                            ;
; 17                                           ; 4                             ;
; 18                                           ; 28                            ;
; 19                                           ; 5                             ;
; 20                                           ; 5                             ;
; 21                                           ; 8                             ;
; 22                                           ; 4                             ;
; 23                                           ; 7                             ;
; 24                                           ; 10                            ;
; 25                                           ; 5                             ;
; 26                                           ; 9                             ;
; 27                                           ; 6                             ;
; 28                                           ; 18                            ;
; 29                                           ; 11                            ;
; 30                                           ; 31                            ;
; 31                                           ; 25                            ;
; 32                                           ; 50                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.25) ; Number of LABs  (Total = 322) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 4                             ;
; 1                                                ; 29                            ;
; 2                                                ; 34                            ;
; 3                                                ; 13                            ;
; 4                                                ; 16                            ;
; 5                                                ; 11                            ;
; 6                                                ; 5                             ;
; 7                                                ; 3                             ;
; 8                                                ; 11                            ;
; 9                                                ; 34                            ;
; 10                                               ; 10                            ;
; 11                                               ; 6                             ;
; 12                                               ; 5                             ;
; 13                                               ; 3                             ;
; 14                                               ; 5                             ;
; 15                                               ; 9                             ;
; 16                                               ; 69                            ;
; 17                                               ; 26                            ;
; 18                                               ; 9                             ;
; 19                                               ; 7                             ;
; 20                                               ; 2                             ;
; 21                                               ; 3                             ;
; 22                                               ; 3                             ;
; 23                                               ; 1                             ;
; 24                                               ; 4                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.27) ; Number of LABs  (Total = 322) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 26                            ;
; 3                                            ; 25                            ;
; 4                                            ; 12                            ;
; 5                                            ; 10                            ;
; 6                                            ; 12                            ;
; 7                                            ; 9                             ;
; 8                                            ; 3                             ;
; 9                                            ; 8                             ;
; 10                                           ; 4                             ;
; 11                                           ; 3                             ;
; 12                                           ; 6                             ;
; 13                                           ; 4                             ;
; 14                                           ; 4                             ;
; 15                                           ; 8                             ;
; 16                                           ; 6                             ;
; 17                                           ; 38                            ;
; 18                                           ; 31                            ;
; 19                                           ; 31                            ;
; 20                                           ; 11                            ;
; 21                                           ; 4                             ;
; 22                                           ; 6                             ;
; 23                                           ; 2                             ;
; 24                                           ; 2                             ;
; 25                                           ; 6                             ;
; 26                                           ; 3                             ;
; 27                                           ; 6                             ;
; 28                                           ; 1                             ;
; 29                                           ; 2                             ;
; 30                                           ; 3                             ;
; 31                                           ; 4                             ;
; 32                                           ; 1                             ;
; 33                                           ; 5                             ;
; 34                                           ; 23                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 32           ; 0            ; 32           ; 0            ; 0            ; 36        ; 32           ; 0            ; 36        ; 36        ; 0            ; 20           ; 0            ; 0            ; 12           ; 0            ; 20           ; 12           ; 0            ; 0            ; 0            ; 20           ; 0            ; 0            ; 0            ; 0            ; 0            ; 36        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 36           ; 4            ; 36           ; 36           ; 0         ; 4            ; 36           ; 0         ; 0         ; 36           ; 16           ; 36           ; 36           ; 24           ; 36           ; 16           ; 24           ; 36           ; 36           ; 36           ; 16           ; 36           ; 36           ; 36           ; 36           ; 36           ; 0         ; 36           ; 36           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLK_DAC             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MCLK_CS4334         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LRCK_CS4334         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCLK_CS4334         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDATA_CS4334        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; button[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                 ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_95j:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] ; 0.072             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_95j:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] ; 0.072             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_95j:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] ; 0.070             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_95j:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] ; 0.070             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_95j:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] ; 0.070             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_95j:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] ; 0.070             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_95j:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] ; 0.070             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 7 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (119006): Selected device EP3C16F484C6 for design "NCO_quartus"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (15535): Implemented PLL "pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|wire_pll1_clk[0] port
Info (15535): Implemented PLL "pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 115, clock division of 234, and phase shift of 0 degrees (0 ps) for pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (171122): Fitter is preserving placement for 84.58 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 4 total partitions
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F484C6 is compatible
    Info (176445): Device EP3C55F484C6 is compatible
    Info (176445): Device EP3C80F484C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1 and the PLL pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged
    Info (176120): The values of the parameter "M" do not match for the PLL atoms pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 and PLL pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 is 8
        Info (176121): The value of the parameter "M" for the PLL atom pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1 is 115
    Info (176120): The values of the parameter "N" do not match for the PLL atoms pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 and PLL pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "N" for the PLL atom pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "N" for the PLL atom pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1 is 9
    Info (176120): The values of the parameter "LOOP FILTER R" do not match for the PLL atoms pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 and PLL pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 is 4000
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1 is 14000
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 and PLL pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 is 12304
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1 is 19652
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 and PLL pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 is 26664
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1 is 22222
Critical Warning (176598): PLL "pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_G21"
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../hdlsrc/NCO/clock_constraint.sdc'
Warning (332174): Ignored filter at clock_constraint.sdc(4): clk could not be matched with a port
Warning (332049): Ignored create_clock at clock_constraint.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_clock -name clk -period 20.000000ns -waveform {0.0ns 10.000000ns} [get_ports {clk}]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 234 -multiply_by 115 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: inst1|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: inst1|altpll_component|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: inst2|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: inst2|altpll_component|auto_generated|pll1|inclk[0]
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: button[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: cnt_sync:inst5|CNTVAL[0] was determined to be a clock but was found without an associated clock assignment.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst2|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176352): Promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))
    Info (176354): Promoted CLOCK_50~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MCLK_CS4334~output
Info (176352): Promoted node cnt_sync:inst5|Equal0 
    Info (176354): Promoted cnt_sync:inst5|Equal0~clkctrl to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node inst7
Info (176352): Promoted node inst7 
    Info (176354): Promoted inst7~clkctrl to use location or clock signal Global Clock
Info (176352): Promoted node pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176352): Promoted node pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1" output port clk[0] feeds output pin "CLK_DAC~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "BUTTON [0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BUTTON [1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BUTTON [2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BUTTON[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BUTTON[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DATA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DATA1_ASDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_nCE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 92.84 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.06 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 5595 megabytes
    Info: Processing ended: Wed Sep 27 20:10:59 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.fit.smsg.


