ARM GAS  C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 69 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 69 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 69 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
ARM GAS  C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s 			page 3


  47              		.loc 1 69 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 69 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 70 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 70 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 70 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 70 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 70 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 77 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_Base_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_TIM_Base_MspInit:
  92              	.LVL0:
  93              	.LFB131:
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c **** /**
  80:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  81:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  83:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f4xx_hal_msp.c **** */
  85:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  86:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 86 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 8
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 86 1 is_stmt 0 view .LVU15
  99 0000 00B5     		push	{lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 4
 102              		.cfi_offset 14, -4
 103 0002 83B0     		sub	sp, sp, #12
 104              	.LCFI3:
 105              		.cfi_def_cfa_offset 16
  87:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 106              		.loc 1 87 3 is_stmt 1 view .LVU16
 107              		.loc 1 87 15 is_stmt 0 view .LVU17
 108 0004 0368     		ldr	r3, [r0]
 109              		.loc 1 87 5 view .LVU18
 110 0006 154A     		ldr	r2, .L11
 111 0008 9342     		cmp	r3, r2
 112 000a 05D0     		beq	.L9
  88:Core/Src/stm32f4xx_hal_msp.c ****   {
  89:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
  90:Core/Src/stm32f4xx_hal_msp.c **** 
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  93:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 1 */
  97:Core/Src/stm32f4xx_hal_msp.c ****   }
  98:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM7)
 113              		.loc 1 98 8 is_stmt 1 view .LVU19
 114              		.loc 1 98 10 is_stmt 0 view .LVU20
 115 000c 144A     		ldr	r2, .L11+4
 116 000e 9342     		cmp	r3, r2
 117 0010 0FD0     		beq	.L10
 118              	.LVL1:
 119              	.L5:
  99:Core/Src/stm32f4xx_hal_msp.c ****   {
 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 0 */
 103:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 104:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 105:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 1 */
 111:Core/Src/stm32f4xx_hal_msp.c ****   }
 112:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s 			page 5


 113:Core/Src/stm32f4xx_hal_msp.c **** }
 120              		.loc 1 113 1 view .LVU21
 121 0012 03B0     		add	sp, sp, #12
 122              	.LCFI4:
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 4
 125              		@ sp needed
 126 0014 5DF804FB 		ldr	pc, [sp], #4
 127              	.LVL2:
 128              	.L9:
 129              	.LCFI5:
 130              		.cfi_restore_state
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 131              		.loc 1 93 5 is_stmt 1 view .LVU22
 132              	.LBB4:
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 133              		.loc 1 93 5 view .LVU23
 134 0018 0023     		movs	r3, #0
 135 001a 0093     		str	r3, [sp]
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 136              		.loc 1 93 5 view .LVU24
 137 001c 114B     		ldr	r3, .L11+8
 138 001e 1A6C     		ldr	r2, [r3, #64]
 139 0020 42F01002 		orr	r2, r2, #16
 140 0024 1A64     		str	r2, [r3, #64]
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 141              		.loc 1 93 5 view .LVU25
 142 0026 1B6C     		ldr	r3, [r3, #64]
 143 0028 03F01003 		and	r3, r3, #16
 144 002c 0093     		str	r3, [sp]
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 145              		.loc 1 93 5 view .LVU26
 146 002e 009B     		ldr	r3, [sp]
 147              	.LBE4:
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 148              		.loc 1 93 5 view .LVU27
 149 0030 EFE7     		b	.L5
 150              	.L10:
 104:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 151              		.loc 1 104 5 view .LVU28
 152              	.LBB5:
 104:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 153              		.loc 1 104 5 view .LVU29
 154 0032 0021     		movs	r1, #0
 155 0034 0191     		str	r1, [sp, #4]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 156              		.loc 1 104 5 view .LVU30
 157 0036 0B4B     		ldr	r3, .L11+8
 158 0038 1A6C     		ldr	r2, [r3, #64]
 159 003a 42F02002 		orr	r2, r2, #32
 160 003e 1A64     		str	r2, [r3, #64]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 161              		.loc 1 104 5 view .LVU31
 162 0040 1B6C     		ldr	r3, [r3, #64]
 163 0042 03F02003 		and	r3, r3, #32
 164 0046 0193     		str	r3, [sp, #4]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
ARM GAS  C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s 			page 6


 165              		.loc 1 104 5 view .LVU32
 166 0048 019B     		ldr	r3, [sp, #4]
 167              	.LBE5:
 104:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 168              		.loc 1 104 5 view .LVU33
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 169              		.loc 1 106 5 view .LVU34
 170 004a 0A46     		mov	r2, r1
 171 004c 3720     		movs	r0, #55
 172              	.LVL3:
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 173              		.loc 1 106 5 is_stmt 0 view .LVU35
 174 004e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 175              	.LVL4:
 107:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 176              		.loc 1 107 5 is_stmt 1 view .LVU36
 177 0052 3720     		movs	r0, #55
 178 0054 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 179              	.LVL5:
 180              		.loc 1 113 1 is_stmt 0 view .LVU37
 181 0058 DBE7     		b	.L5
 182              	.L12:
 183 005a 00BF     		.align	2
 184              	.L11:
 185 005c 00100040 		.word	1073745920
 186 0060 00140040 		.word	1073746944
 187 0064 00380240 		.word	1073887232
 188              		.cfi_endproc
 189              	.LFE131:
 191              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_TIM_Base_MspDeInit
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 198              	HAL_TIM_Base_MspDeInit:
 199              	.LVL6:
 200              	.LFB132:
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c **** /**
 116:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 117:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 118:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 119:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 120:Core/Src/stm32f4xx_hal_msp.c **** */
 121:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 122:Core/Src/stm32f4xx_hal_msp.c **** {
 201              		.loc 1 122 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		.loc 1 122 1 is_stmt 0 view .LVU39
 206 0000 08B5     		push	{r3, lr}
 207              	.LCFI6:
 208              		.cfi_def_cfa_offset 8
 209              		.cfi_offset 3, -8
 210              		.cfi_offset 14, -4
ARM GAS  C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s 			page 7


 123:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 211              		.loc 1 123 3 is_stmt 1 view .LVU40
 212              		.loc 1 123 15 is_stmt 0 view .LVU41
 213 0002 0368     		ldr	r3, [r0]
 214              		.loc 1 123 5 view .LVU42
 215 0004 0B4A     		ldr	r2, .L19
 216 0006 9342     		cmp	r3, r2
 217 0008 03D0     		beq	.L17
 124:Core/Src/stm32f4xx_hal_msp.c ****   {
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 129:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 133:Core/Src/stm32f4xx_hal_msp.c ****   }
 134:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM7)
 218              		.loc 1 134 8 is_stmt 1 view .LVU43
 219              		.loc 1 134 10 is_stmt 0 view .LVU44
 220 000a 0B4A     		ldr	r2, .L19+4
 221 000c 9342     		cmp	r3, r2
 222 000e 07D0     		beq	.L18
 223              	.LVL7:
 224              	.L13:
 135:Core/Src/stm32f4xx_hal_msp.c ****   {
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 139:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 140:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt DeInit */
 143:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 147:Core/Src/stm32f4xx_hal_msp.c ****   }
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c **** }
 225              		.loc 1 149 1 view .LVU45
 226 0010 08BD     		pop	{r3, pc}
 227              	.LVL8:
 228              	.L17:
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 229              		.loc 1 129 5 is_stmt 1 view .LVU46
 230 0012 02F50A32 		add	r2, r2, #141312
 231 0016 136C     		ldr	r3, [r2, #64]
 232 0018 23F01003 		bic	r3, r3, #16
 233 001c 1364     		str	r3, [r2, #64]
 234 001e F7E7     		b	.L13
 235              	.L18:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 236              		.loc 1 140 5 view .LVU47
 237 0020 02F50932 		add	r2, r2, #140288
 238 0024 136C     		ldr	r3, [r2, #64]
ARM GAS  C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s 			page 8


 239 0026 23F02003 		bic	r3, r3, #32
 240 002a 1364     		str	r3, [r2, #64]
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 241              		.loc 1 143 5 view .LVU48
 242 002c 3720     		movs	r0, #55
 243              	.LVL9:
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 244              		.loc 1 143 5 is_stmt 0 view .LVU49
 245 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 246              	.LVL10:
 247              		.loc 1 149 1 view .LVU50
 248 0032 EDE7     		b	.L13
 249              	.L20:
 250              		.align	2
 251              	.L19:
 252 0034 00100040 		.word	1073745920
 253 0038 00140040 		.word	1073746944
 254              		.cfi_endproc
 255              	.LFE132:
 257              		.text
 258              	.Letext0:
 259              		.file 2 "f:\\stm32\310\355\274\376\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2
 260              		.file 3 "f:\\stm32\310\355\274\376\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2
 261              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 262              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 263              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 264              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 265              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s:80     .text.HAL_MspInit:00000034 $d
C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s:85     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s:91     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s:185    .text.HAL_TIM_Base_MspInit:0000005c $d
C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s:192    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s:198    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Administrator\AppData\Local\Temp\cckci1Ee.s:252    .text.HAL_TIM_Base_MspDeInit:00000034 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
