D:/Verilog/MyVerilog/ALU/ALU.v {1 {vlog -work work -stats=none D:/Verilog/MyVerilog/ALU/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU

Top level modules:
	ALU

} {} {}}
