#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Jan  7 21:10:36 2018
# Process ID: 1524
# Current directory: O:/Users/thkim/Arty_S7/BasicProtocol/v1_02/v1_02.runs/blk_mem_gen_0_synth_1
# Command line: vivado.exe -log blk_mem_gen_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl
# Log file: O:/Users/thkim/Arty_S7/BasicProtocol/v1_02/v1_02.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.vds
# Journal file: O:/Users/thkim/Arty_S7/BasicProtocol/v1_02/v1_02.runs/blk_mem_gen_0_synth_1\vivado.jou
#-----------------------------------------------------------
source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 370.551 ; gain = 97.387
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [o:/Users/thkim/Arty_S7/BasicProtocol/v1_02/v1_02.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (9#1) [o:/Users/thkim/Arty_S7/BasicProtocol/v1_02/v1_02.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 579.145 ; gain = 305.980
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 579.145 ; gain = 305.980
INFO: [Device 21-403] Loading part xc7s50csga324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 633.059 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 633.059 ; gain = 359.895
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 633.059 ; gain = 359.895
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 633.059 ; gain = 359.895
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 633.059 ; gain = 359.895
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 633.059 ; gain = 359.895
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 666.098 ; gain = 392.934
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 666.098 ; gain = 392.934
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 675.238 ; gain = 402.074
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 675.238 ; gain = 402.074
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 675.238 ; gain = 402.074
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 675.238 ; gain = 402.074
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 675.238 ; gain = 402.074
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 675.238 ; gain = 402.074
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 675.238 ; gain = 402.074

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 675.238 ; gain = 402.074
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 687.762 ; gain = 420.746
