// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module my_filter_v1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        f_V_address0,
        f_V_ce0,
        f_V_q0,
        f_V_address1,
        f_V_ce1,
        f_V_we1,
        f_V_d1,
        f_V_q1,
        adjChImg_V_address0,
        adjChImg_V_ce0,
        adjChImg_V_q0,
        adjChImg_V_address1,
        adjChImg_V_ce1,
        adjChImg_V_q1,
        g1_V_address0,
        g1_V_ce0,
        g1_V_we0,
        g1_V_d0,
        g1_V_q0,
        g1_V_address1,
        g1_V_ce1,
        g1_V_we1,
        g1_V_d1,
        g1_V_q1,
        g2_V_address0,
        g2_V_ce0,
        g2_V_we0,
        g2_V_d0,
        g2_V_q0,
        g2_V_address1,
        g2_V_ce1,
        g2_V_we1,
        g2_V_d1,
        g2_V_q1,
        g3_V_address0,
        g3_V_ce0,
        g3_V_we0,
        g3_V_d0,
        g3_V_q0,
        g3_V_address1,
        g3_V_ce1,
        g3_V_we1,
        g3_V_d1,
        g3_V_q1,
        g4_V_address0,
        g4_V_ce0,
        g4_V_we0,
        g4_V_d0,
        g4_V_q0,
        g4_V_address1,
        g4_V_ce1,
        g4_V_we1,
        g4_V_d1,
        g4_V_q1,
        g5_V_address0,
        g5_V_ce0,
        g5_V_we0,
        g5_V_d0,
        g5_V_q0,
        g5_V_address1,
        g5_V_ce1,
        g5_V_we1,
        g5_V_d1,
        g5_V_q1,
        g6_V_address0,
        g6_V_ce0,
        g6_V_we0,
        g6_V_d0,
        g6_V_q0,
        g6_V_address1,
        g6_V_ce1,
        g6_V_we1,
        g6_V_d1,
        g6_V_q1,
        g7_V_address0,
        g7_V_ce0,
        g7_V_we0,
        g7_V_d0,
        g7_V_q0,
        g7_V_address1,
        g7_V_ce1,
        g7_V_we1,
        g7_V_d1,
        g7_V_q1
);

parameter    ap_ST_fsm_state1 = 49'd1;
parameter    ap_ST_fsm_state2 = 49'd2;
parameter    ap_ST_fsm_state3 = 49'd4;
parameter    ap_ST_fsm_state4 = 49'd8;
parameter    ap_ST_fsm_state5 = 49'd16;
parameter    ap_ST_fsm_state6 = 49'd32;
parameter    ap_ST_fsm_state7 = 49'd64;
parameter    ap_ST_fsm_state8 = 49'd128;
parameter    ap_ST_fsm_state9 = 49'd256;
parameter    ap_ST_fsm_state10 = 49'd512;
parameter    ap_ST_fsm_state11 = 49'd1024;
parameter    ap_ST_fsm_state12 = 49'd2048;
parameter    ap_ST_fsm_state13 = 49'd4096;
parameter    ap_ST_fsm_state14 = 49'd8192;
parameter    ap_ST_fsm_state15 = 49'd16384;
parameter    ap_ST_fsm_state16 = 49'd32768;
parameter    ap_ST_fsm_state17 = 49'd65536;
parameter    ap_ST_fsm_state18 = 49'd131072;
parameter    ap_ST_fsm_state19 = 49'd262144;
parameter    ap_ST_fsm_state20 = 49'd524288;
parameter    ap_ST_fsm_pp0_stage0 = 49'd1048576;
parameter    ap_ST_fsm_pp0_stage1 = 49'd2097152;
parameter    ap_ST_fsm_state46 = 49'd4194304;
parameter    ap_ST_fsm_state47 = 49'd8388608;
parameter    ap_ST_fsm_state48 = 49'd16777216;
parameter    ap_ST_fsm_state49 = 49'd33554432;
parameter    ap_ST_fsm_state50 = 49'd67108864;
parameter    ap_ST_fsm_state51 = 49'd134217728;
parameter    ap_ST_fsm_state52 = 49'd268435456;
parameter    ap_ST_fsm_state53 = 49'd536870912;
parameter    ap_ST_fsm_state54 = 49'd1073741824;
parameter    ap_ST_fsm_state55 = 49'd2147483648;
parameter    ap_ST_fsm_state56 = 49'd4294967296;
parameter    ap_ST_fsm_state57 = 49'd8589934592;
parameter    ap_ST_fsm_state58 = 49'd17179869184;
parameter    ap_ST_fsm_state59 = 49'd34359738368;
parameter    ap_ST_fsm_state60 = 49'd68719476736;
parameter    ap_ST_fsm_state61 = 49'd137438953472;
parameter    ap_ST_fsm_state62 = 49'd274877906944;
parameter    ap_ST_fsm_state63 = 49'd549755813888;
parameter    ap_ST_fsm_state64 = 49'd1099511627776;
parameter    ap_ST_fsm_state65 = 49'd2199023255552;
parameter    ap_ST_fsm_state66 = 49'd4398046511104;
parameter    ap_ST_fsm_state67 = 49'd8796093022208;
parameter    ap_ST_fsm_state68 = 49'd17592186044416;
parameter    ap_ST_fsm_state69 = 49'd35184372088832;
parameter    ap_ST_fsm_state70 = 49'd70368744177664;
parameter    ap_ST_fsm_pp1_stage0 = 49'd140737488355328;
parameter    ap_ST_fsm_state95 = 49'd281474976710656;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] f_V_address0;
output   f_V_ce0;
input  [7:0] f_V_q0;
output  [13:0] f_V_address1;
output   f_V_ce1;
output   f_V_we1;
output  [7:0] f_V_d1;
input  [7:0] f_V_q1;
output  [13:0] adjChImg_V_address0;
output   adjChImg_V_ce0;
input  [7:0] adjChImg_V_q0;
output  [13:0] adjChImg_V_address1;
output   adjChImg_V_ce1;
input  [7:0] adjChImg_V_q1;
output  [13:0] g1_V_address0;
output   g1_V_ce0;
output   g1_V_we0;
output  [7:0] g1_V_d0;
input  [7:0] g1_V_q0;
output  [13:0] g1_V_address1;
output   g1_V_ce1;
output   g1_V_we1;
output  [7:0] g1_V_d1;
input  [7:0] g1_V_q1;
output  [13:0] g2_V_address0;
output   g2_V_ce0;
output   g2_V_we0;
output  [7:0] g2_V_d0;
input  [7:0] g2_V_q0;
output  [13:0] g2_V_address1;
output   g2_V_ce1;
output   g2_V_we1;
output  [7:0] g2_V_d1;
input  [7:0] g2_V_q1;
output  [13:0] g3_V_address0;
output   g3_V_ce0;
output   g3_V_we0;
output  [7:0] g3_V_d0;
input  [7:0] g3_V_q0;
output  [13:0] g3_V_address1;
output   g3_V_ce1;
output   g3_V_we1;
output  [7:0] g3_V_d1;
input  [7:0] g3_V_q1;
output  [13:0] g4_V_address0;
output   g4_V_ce0;
output   g4_V_we0;
output  [7:0] g4_V_d0;
input  [7:0] g4_V_q0;
output  [13:0] g4_V_address1;
output   g4_V_ce1;
output   g4_V_we1;
output  [7:0] g4_V_d1;
input  [7:0] g4_V_q1;
output  [13:0] g5_V_address0;
output   g5_V_ce0;
output   g5_V_we0;
output  [7:0] g5_V_d0;
input  [7:0] g5_V_q0;
output  [13:0] g5_V_address1;
output   g5_V_ce1;
output   g5_V_we1;
output  [7:0] g5_V_d1;
input  [7:0] g5_V_q1;
output  [13:0] g6_V_address0;
output   g6_V_ce0;
output   g6_V_we0;
output  [7:0] g6_V_d0;
input  [7:0] g6_V_q0;
output  [13:0] g6_V_address1;
output   g6_V_ce1;
output   g6_V_we1;
output  [7:0] g6_V_d1;
input  [7:0] g6_V_q1;
output  [13:0] g7_V_address0;
output   g7_V_ce0;
output   g7_V_we0;
output  [7:0] g7_V_d0;
input  [7:0] g7_V_q0;
output  [13:0] g7_V_address1;
output   g7_V_ce1;
output   g7_V_we1;
output  [7:0] g7_V_d1;
input  [7:0] g7_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] f_V_address0;
reg f_V_ce0;
reg[13:0] f_V_address1;
reg f_V_ce1;
reg f_V_we1;
reg[13:0] adjChImg_V_address0;
reg adjChImg_V_ce0;
reg[13:0] adjChImg_V_address1;
reg adjChImg_V_ce1;
reg[13:0] g1_V_address0;
reg g1_V_ce0;
reg g1_V_we0;
reg[13:0] g1_V_address1;
reg g1_V_ce1;
reg g1_V_we1;
reg[13:0] g2_V_address0;
reg g2_V_ce0;
reg g2_V_we0;
reg[13:0] g2_V_address1;
reg g2_V_ce1;
reg g2_V_we1;
reg[13:0] g3_V_address0;
reg g3_V_ce0;
reg g3_V_we0;
reg[13:0] g3_V_address1;
reg g3_V_ce1;
reg g3_V_we1;
reg[13:0] g4_V_address0;
reg g4_V_ce0;
reg g4_V_we0;
reg[13:0] g4_V_address1;
reg g4_V_ce1;
reg g4_V_we1;
reg[13:0] g5_V_address0;
reg g5_V_ce0;
reg g5_V_we0;
reg[13:0] g5_V_address1;
reg g5_V_ce1;
reg g5_V_we1;
reg[13:0] g6_V_address0;
reg g6_V_ce0;
reg g6_V_we0;
reg[13:0] g6_V_address1;
reg g6_V_ce1;
reg g6_V_we1;
reg[13:0] g7_V_address0;
reg g7_V_ce0;
reg g7_V_we0;
reg[13:0] g7_V_address1;
reg g7_V_ce1;
reg g7_V_we1;

(* fsm_encoding = "none" *) reg   [48:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [14:0] indvar_flatten_reg_734;
reg   [7:0] y76_0_reg_745;
reg   [7:0] x77_0_reg_756;
reg   [14:0] indvar_flatten11_reg_811;
reg   [7:0] y99_0_reg_822;
reg   [7:0] x100_0_reg_833;
wire   [7:0] fx_V_q0;
reg   [7:0] reg_942;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state22_pp0_stage1_iter0;
wire    ap_block_state24_pp0_stage1_iter1;
wire    ap_block_state26_pp0_stage1_iter2;
wire    ap_block_state28_pp0_stage1_iter3;
wire    ap_block_state30_pp0_stage1_iter4;
wire    ap_block_state32_pp0_stage1_iter5;
wire    ap_block_state34_pp0_stage1_iter6;
wire    ap_block_state36_pp0_stage1_iter7;
wire    ap_block_state38_pp0_stage1_iter8;
wire    ap_block_state40_pp0_stage1_iter9;
wire    ap_block_state42_pp0_stage1_iter10;
wire    ap_block_state44_pp0_stage1_iter11;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln124_reg_4835;
wire   [7:0] adj_fx_q0;
reg  signed [7:0] reg_946;
wire    ap_CS_fsm_state59;
reg   [7:0] reg_950;
reg    ap_enable_reg_pp1_iter8;
wire    ap_block_state71_pp1_stage0_iter0;
wire    ap_block_state72_pp1_stage0_iter1;
wire    ap_block_state73_pp1_stage0_iter2;
wire    ap_block_state74_pp1_stage0_iter3;
wire    ap_block_state75_pp1_stage0_iter4;
wire    ap_block_state76_pp1_stage0_iter5;
wire    ap_block_state77_pp1_stage0_iter6;
wire    ap_block_state78_pp1_stage0_iter7;
wire    ap_block_state79_pp1_stage0_iter8;
wire    ap_block_state80_pp1_stage0_iter9;
wire    ap_block_state81_pp1_stage0_iter10;
wire    ap_block_state82_pp1_stage0_iter11;
wire    ap_block_state83_pp1_stage0_iter12;
wire    ap_block_state84_pp1_stage0_iter13;
wire    ap_block_state85_pp1_stage0_iter14;
wire    ap_block_state86_pp1_stage0_iter15;
wire    ap_block_state87_pp1_stage0_iter16;
wire    ap_block_state88_pp1_stage0_iter17;
wire    ap_block_state89_pp1_stage0_iter18;
wire    ap_block_state90_pp1_stage0_iter19;
wire    ap_block_state91_pp1_stage0_iter20;
wire    ap_block_state92_pp1_stage0_iter21;
wire    ap_block_state93_pp1_stage0_iter22;
wire    ap_block_state94_pp1_stage0_iter23;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln189_reg_5926;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter7_reg;
wire   [7:0] fy_V_q0;
reg   [7:0] reg_954;
wire   [7:0] adj_fy_q0;
reg  signed [7:0] reg_958;
wire   [63:0] grp_fu_921_p1;
reg   [63:0] reg_962;
wire    ap_CS_fsm_state16;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] icmp_ln124_reg_4835_pp0_iter3_reg;
wire    ap_CS_fsm_state66;
wire   [63:0] grp_fu_924_p1;
reg   [63:0] reg_967;
reg    ap_enable_reg_pp1_iter14;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter13_reg;
reg  signed [7:0] reg_973;
reg  signed [7:0] reg_977;
wire   [63:0] grp_fu_900_p2;
reg   [63:0] reg_981;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] icmp_ln124_reg_4835_pp0_iter6_reg;
wire   [63:0] grp_fu_884_p2;
reg   [63:0] reg_986;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter9;
wire    ap_block_state21_pp0_stage0_iter0;
wire    ap_block_state23_pp0_stage0_iter1;
wire    ap_block_state25_pp0_stage0_iter2;
wire    ap_block_state27_pp0_stage0_iter3;
wire    ap_block_state29_pp0_stage0_iter4;
wire    ap_block_state31_pp0_stage0_iter5;
wire    ap_block_state33_pp0_stage0_iter6;
wire    ap_block_state35_pp0_stage0_iter7;
wire    ap_block_state37_pp0_stage0_iter8;
wire    ap_block_state39_pp0_stage0_iter9;
wire    ap_block_state41_pp0_stage0_iter10;
wire    ap_block_state43_pp0_stage0_iter11;
wire    ap_block_state45_pp0_stage0_iter12;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln124_reg_4835_pp0_iter8_reg;
reg   [0:0] icmp_ln124_reg_4835_pp0_iter9_reg;
reg    ap_enable_reg_pp1_iter19;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter18_reg;
wire   [63:0] grp_fu_888_p2;
reg   [63:0] reg_990;
wire   [63:0] grp_fu_892_p2;
reg   [63:0] reg_994;
wire   [0:0] icmp_ln111_fu_998_p2;
wire    ap_CS_fsm_state7;
wire   [7:0] y_1_fu_1004_p2;
reg   [7:0] y_1_reg_4622;
wire   [15:0] zext_ln113_fu_1018_p1;
reg   [15:0] zext_ln113_reg_4627;
wire   [7:0] x_1_fu_1028_p2;
reg   [7:0] x_1_reg_4635;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln215_1_fu_1043_p1;
reg   [63:0] zext_ln215_1_reg_4640;
wire   [0:0] icmp_ln113_fu_1022_p2;
reg   [7:0] adjChImg_V_load_reg_4676;
wire  signed [15:0] grp_fu_4586_p3;
reg  signed [15:0] ret_V_2_reg_4681;
wire    ap_CS_fsm_state10;
wire  signed [15:0] grp_fu_4594_p3;
reg  signed [15:0] ret_V_5_reg_4686;
wire  signed [31:0] sext_ln1429_14_fu_1088_p1;
wire    ap_CS_fsm_state11;
wire  signed [31:0] sext_ln1429_15_fu_1092_p1;
wire   [63:0] reg_V_fu_1096_p1;
reg   [63:0] reg_V_reg_4701;
wire    ap_CS_fsm_state17;
reg   [0:0] p_Result_18_reg_4707;
wire   [7:0] trunc_ln331_7_fu_1126_p1;
reg   [7:0] trunc_ln331_7_reg_4712;
wire   [0:0] icmp_ln326_fu_1130_p2;
reg   [0:0] icmp_ln326_reg_4718;
wire  signed [11:0] sh_amt_fu_1136_p2;
reg  signed [11:0] sh_amt_reg_4724;
wire   [0:0] icmp_ln330_fu_1142_p2;
reg   [0:0] icmp_ln330_reg_4730;
wire   [0:0] icmp_ln332_fu_1148_p2;
reg   [0:0] icmp_ln332_reg_4735;
wire   [0:0] icmp_ln333_fu_1154_p2;
reg   [0:0] icmp_ln333_reg_4741;
wire   [0:0] or_ln330_fu_1160_p2;
reg   [0:0] or_ln330_reg_4747;
wire   [63:0] reg_V_8_fu_1166_p1;
reg   [63:0] reg_V_8_reg_4753;
reg   [0:0] p_Result_19_reg_4759;
wire   [7:0] trunc_ln331_8_fu_1196_p1;
reg   [7:0] trunc_ln331_8_reg_4764;
wire   [0:0] icmp_ln326_3_fu_1200_p2;
reg   [0:0] icmp_ln326_3_reg_4770;
wire  signed [11:0] sh_amt_16_fu_1206_p2;
reg  signed [11:0] sh_amt_16_reg_4776;
wire   [0:0] icmp_ln330_3_fu_1212_p2;
reg   [0:0] icmp_ln330_3_reg_4782;
wire   [0:0] icmp_ln332_3_fu_1218_p2;
reg   [0:0] icmp_ln332_3_reg_4787;
wire   [0:0] icmp_ln333_3_fu_1224_p2;
reg   [0:0] icmp_ln333_3_reg_4793;
wire   [0:0] or_ln330_1_fu_1230_p2;
reg   [0:0] or_ln330_1_reg_4799;
wire   [0:0] and_ln332_fu_1299_p2;
reg   [0:0] and_ln332_reg_4805;
wire    ap_CS_fsm_state18;
wire   [7:0] select_ln326_fu_1341_p3;
reg   [7:0] select_ln326_reg_4810;
wire   [0:0] and_ln332_1_fu_1411_p2;
reg   [0:0] and_ln332_1_reg_4815;
wire   [7:0] select_ln326_1_fu_1453_p3;
reg   [7:0] select_ln326_1_reg_4820;
wire   [7:0] select_ln351_fu_1515_p3;
reg   [7:0] select_ln351_reg_4825;
wire    ap_CS_fsm_state19;
wire   [7:0] select_ln351_2_fu_1577_p3;
reg   [7:0] select_ln351_2_reg_4830;
wire   [0:0] icmp_ln124_fu_1584_p2;
reg   [0:0] icmp_ln124_reg_4835_pp0_iter1_reg;
reg   [0:0] icmp_ln124_reg_4835_pp0_iter2_reg;
reg   [0:0] icmp_ln124_reg_4835_pp0_iter4_reg;
reg   [0:0] icmp_ln124_reg_4835_pp0_iter5_reg;
reg   [0:0] icmp_ln124_reg_4835_pp0_iter7_reg;
reg   [0:0] icmp_ln124_reg_4835_pp0_iter10_reg;
reg   [0:0] icmp_ln124_reg_4835_pp0_iter11_reg;
wire   [14:0] add_ln124_fu_1590_p2;
reg   [14:0] add_ln124_reg_4839;
wire   [7:0] select_ln129_fu_1608_p3;
reg   [7:0] select_ln129_reg_4844;
wire   [7:0] select_ln129_1_fu_1616_p3;
reg   [7:0] select_ln129_1_reg_4849;
wire   [63:0] zext_ln544_1_fu_1646_p1;
reg   [63:0] zext_ln544_1_reg_4854;
reg   [63:0] zext_ln544_1_reg_4854_pp0_iter1_reg;
wire   [7:0] fxx_q0;
reg   [7:0] fxx_load_reg_4900;
wire   [7:0] fyy_q0;
reg   [7:0] fyy_load_reg_4905;
wire   [7:0] fxy_q0;
reg   [7:0] fxy_load_reg_4910;
wire   [7:0] Sxf_V_q0;
reg   [7:0] Sxf_V_load_reg_4915;
wire   [7:0] Syf_V_q0;
reg   [7:0] Syf_V_load_reg_4920;
wire   [7:0] x_4_fu_1657_p2;
reg   [7:0] x_4_reg_4925;
wire  signed [31:0] sext_ln1429_fu_1662_p1;
wire  signed [31:0] sext_ln1429_2_fu_1667_p1;
wire  signed [31:0] sext_ln1429_4_fu_1672_p1;
wire  signed [31:0] sext_ln1429_6_fu_1676_p1;
wire  signed [31:0] sext_ln1429_8_fu_1680_p1;
wire  signed [31:0] sext_ln1429_10_fu_1684_p1;
wire  signed [31:0] sext_ln1429_12_fu_1688_p1;
reg   [13:0] g1_V_addr_reg_4965;
reg   [13:0] g1_V_addr_reg_4965_pp0_iter3_reg;
reg   [13:0] g1_V_addr_reg_4965_pp0_iter4_reg;
reg   [13:0] g1_V_addr_reg_4965_pp0_iter5_reg;
reg   [13:0] g1_V_addr_reg_4965_pp0_iter6_reg;
reg   [13:0] g1_V_addr_reg_4965_pp0_iter7_reg;
reg   [13:0] g1_V_addr_reg_4965_pp0_iter8_reg;
reg   [13:0] g1_V_addr_reg_4965_pp0_iter9_reg;
reg   [13:0] g1_V_addr_reg_4965_pp0_iter10_reg;
reg   [13:0] g1_V_addr_reg_4965_pp0_iter11_reg;
reg   [13:0] g2_V_addr_reg_4971;
reg   [13:0] g2_V_addr_reg_4971_pp0_iter3_reg;
reg   [13:0] g2_V_addr_reg_4971_pp0_iter4_reg;
reg   [13:0] g2_V_addr_reg_4971_pp0_iter5_reg;
reg   [13:0] g2_V_addr_reg_4971_pp0_iter6_reg;
reg   [13:0] g2_V_addr_reg_4971_pp0_iter7_reg;
reg   [13:0] g2_V_addr_reg_4971_pp0_iter8_reg;
reg   [13:0] g2_V_addr_reg_4971_pp0_iter9_reg;
reg   [13:0] g2_V_addr_reg_4971_pp0_iter10_reg;
reg   [13:0] g2_V_addr_reg_4971_pp0_iter11_reg;
reg   [13:0] g3_V_addr_reg_4977;
reg   [13:0] g3_V_addr_reg_4977_pp0_iter3_reg;
reg   [13:0] g3_V_addr_reg_4977_pp0_iter4_reg;
reg   [13:0] g3_V_addr_reg_4977_pp0_iter5_reg;
reg   [13:0] g3_V_addr_reg_4977_pp0_iter6_reg;
reg   [13:0] g3_V_addr_reg_4977_pp0_iter7_reg;
reg   [13:0] g3_V_addr_reg_4977_pp0_iter8_reg;
reg   [13:0] g3_V_addr_reg_4977_pp0_iter9_reg;
reg   [13:0] g3_V_addr_reg_4977_pp0_iter10_reg;
reg   [13:0] g3_V_addr_reg_4977_pp0_iter11_reg;
reg   [13:0] g4_V_addr_reg_4983;
reg   [13:0] g4_V_addr_reg_4983_pp0_iter3_reg;
reg   [13:0] g4_V_addr_reg_4983_pp0_iter4_reg;
reg   [13:0] g4_V_addr_reg_4983_pp0_iter5_reg;
reg   [13:0] g4_V_addr_reg_4983_pp0_iter6_reg;
reg   [13:0] g4_V_addr_reg_4983_pp0_iter7_reg;
reg   [13:0] g4_V_addr_reg_4983_pp0_iter8_reg;
reg   [13:0] g4_V_addr_reg_4983_pp0_iter9_reg;
reg   [13:0] g4_V_addr_reg_4983_pp0_iter10_reg;
reg   [13:0] g4_V_addr_reg_4983_pp0_iter11_reg;
reg   [13:0] g5_V_addr_reg_4989;
reg   [13:0] g5_V_addr_reg_4989_pp0_iter3_reg;
reg   [13:0] g5_V_addr_reg_4989_pp0_iter4_reg;
reg   [13:0] g5_V_addr_reg_4989_pp0_iter5_reg;
reg   [13:0] g5_V_addr_reg_4989_pp0_iter6_reg;
reg   [13:0] g5_V_addr_reg_4989_pp0_iter7_reg;
reg   [13:0] g5_V_addr_reg_4989_pp0_iter8_reg;
reg   [13:0] g5_V_addr_reg_4989_pp0_iter9_reg;
reg   [13:0] g5_V_addr_reg_4989_pp0_iter10_reg;
reg   [13:0] g5_V_addr_reg_4989_pp0_iter11_reg;
reg   [13:0] g6_V_addr_2_reg_4995;
reg   [13:0] g6_V_addr_2_reg_4995_pp0_iter3_reg;
reg   [13:0] g6_V_addr_2_reg_4995_pp0_iter4_reg;
reg   [13:0] g6_V_addr_2_reg_4995_pp0_iter5_reg;
reg   [13:0] g6_V_addr_2_reg_4995_pp0_iter6_reg;
reg   [13:0] g6_V_addr_2_reg_4995_pp0_iter7_reg;
reg   [13:0] g6_V_addr_2_reg_4995_pp0_iter8_reg;
reg   [13:0] g6_V_addr_2_reg_4995_pp0_iter9_reg;
reg   [13:0] g6_V_addr_2_reg_4995_pp0_iter10_reg;
reg   [13:0] g6_V_addr_2_reg_4995_pp0_iter11_reg;
reg   [13:0] g7_V_addr_2_reg_5001;
reg   [13:0] g7_V_addr_2_reg_5001_pp0_iter3_reg;
reg   [13:0] g7_V_addr_2_reg_5001_pp0_iter4_reg;
reg   [13:0] g7_V_addr_2_reg_5001_pp0_iter5_reg;
reg   [13:0] g7_V_addr_2_reg_5001_pp0_iter6_reg;
reg   [13:0] g7_V_addr_2_reg_5001_pp0_iter7_reg;
reg   [13:0] g7_V_addr_2_reg_5001_pp0_iter8_reg;
reg   [13:0] g7_V_addr_2_reg_5001_pp0_iter9_reg;
reg   [13:0] g7_V_addr_2_reg_5001_pp0_iter10_reg;
reg   [13:0] g7_V_addr_2_reg_5001_pp0_iter11_reg;
reg  signed [7:0] g1_V_load_reg_5007;
reg    ap_enable_reg_pp0_iter2;
reg  signed [7:0] g2_V_load_reg_5012;
reg  signed [7:0] g3_V_load_reg_5017;
reg  signed [7:0] g4_V_load_reg_5022;
wire  signed [31:0] sext_ln1429_1_fu_1692_p1;
wire  signed [31:0] sext_ln1429_3_fu_1696_p1;
wire   [63:0] grp_fu_927_p1;
reg   [63:0] tmp_s_reg_5037;
wire  signed [31:0] sext_ln1429_5_fu_1700_p1;
wire   [63:0] grp_fu_930_p1;
reg   [63:0] tmp_3_reg_5047;
wire  signed [31:0] sext_ln1429_7_fu_1704_p1;
wire   [63:0] grp_fu_933_p1;
reg   [63:0] tmp_7_reg_5057;
reg  signed [7:0] g5_V_load_reg_5062;
wire   [63:0] grp_fu_936_p1;
reg   [63:0] tmp_11_reg_5067;
wire   [63:0] grp_fu_939_p1;
reg   [63:0] tmp_13_reg_5072;
wire  signed [31:0] sext_ln1429_9_fu_1708_p1;
wire  signed [31:0] sext_ln1429_11_fu_1712_p1;
wire  signed [31:0] sext_ln1429_13_fu_1717_p1;
reg   [63:0] tmp_1_reg_5092;
reg   [63:0] tmp_9_reg_5097;
reg   [63:0] tmp_2_reg_5102;
reg   [63:0] tmp_4_reg_5107;
wire   [63:0] grp_fu_905_p2;
reg   [63:0] i_op_assign_2_reg_5112;
wire   [63:0] grp_fu_910_p2;
reg   [63:0] i_op_assign_3_reg_5117;
wire   [63:0] grp_fu_915_p2;
reg   [63:0] i_op_assign_4_reg_5122;
reg   [63:0] i_op_assign_5_reg_5127;
reg    ap_enable_reg_pp0_iter7;
reg   [63:0] tmp_10_reg_5132;
reg   [63:0] i_op_assign_6_reg_5137;
reg   [63:0] tmp_12_reg_5142;
reg   [63:0] i_op_assign_7_reg_5147;
reg   [63:0] tmp_14_reg_5152;
wire   [63:0] grp_fu_896_p2;
reg   [63:0] val_assign_5_reg_5157;
wire   [63:0] reg_V_9_fu_1722_p1;
reg   [63:0] reg_V_9_reg_5162;
reg   [0:0] p_Result_20_reg_5168;
wire   [7:0] trunc_ln331_fu_1752_p1;
reg   [7:0] trunc_ln331_reg_5173;
wire   [0:0] icmp_ln326_1_fu_1756_p2;
reg   [0:0] icmp_ln326_1_reg_5179;
wire  signed [11:0] sh_amt_1_fu_1762_p2;
reg  signed [11:0] sh_amt_1_reg_5185;
wire   [0:0] icmp_ln330_1_fu_1768_p2;
reg   [0:0] icmp_ln330_1_reg_5191;
wire   [0:0] icmp_ln332_1_fu_1774_p2;
reg   [0:0] icmp_ln332_1_reg_5196;
wire   [0:0] icmp_ln333_1_fu_1780_p2;
reg   [0:0] icmp_ln333_1_reg_5202;
wire   [0:0] or_ln330_2_fu_1786_p2;
reg   [0:0] or_ln330_2_reg_5208;
wire   [63:0] reg_V_10_fu_1792_p1;
reg   [63:0] reg_V_10_reg_5214;
reg   [0:0] p_Result_21_reg_5220;
wire   [7:0] trunc_ln331_1_fu_1822_p1;
reg   [7:0] trunc_ln331_1_reg_5225;
wire   [0:0] icmp_ln326_5_fu_1826_p2;
reg   [0:0] icmp_ln326_5_reg_5231;
wire  signed [11:0] sh_amt_3_fu_1832_p2;
reg  signed [11:0] sh_amt_3_reg_5237;
wire   [0:0] icmp_ln330_5_fu_1838_p2;
reg   [0:0] icmp_ln330_5_reg_5243;
wire   [0:0] icmp_ln332_5_fu_1844_p2;
reg   [0:0] icmp_ln332_5_reg_5248;
wire   [0:0] icmp_ln333_5_fu_1850_p2;
reg   [0:0] icmp_ln333_5_reg_5254;
wire   [0:0] or_ln330_3_fu_1856_p2;
reg   [0:0] or_ln330_3_reg_5260;
wire   [63:0] reg_V_11_fu_1862_p1;
reg   [63:0] reg_V_11_reg_5266;
reg   [0:0] p_Result_22_reg_5272;
wire   [7:0] trunc_ln331_2_fu_1892_p1;
reg   [7:0] trunc_ln331_2_reg_5277;
wire   [0:0] icmp_ln326_7_fu_1896_p2;
reg   [0:0] icmp_ln326_7_reg_5283;
wire  signed [11:0] sh_amt_5_fu_1902_p2;
reg  signed [11:0] sh_amt_5_reg_5289;
wire   [0:0] icmp_ln330_7_fu_1908_p2;
reg   [0:0] icmp_ln330_7_reg_5295;
wire   [0:0] icmp_ln332_7_fu_1914_p2;
reg   [0:0] icmp_ln332_7_reg_5300;
wire   [0:0] icmp_ln333_7_fu_1920_p2;
reg   [0:0] icmp_ln333_7_reg_5306;
wire   [0:0] or_ln330_4_fu_1926_p2;
reg   [0:0] or_ln330_4_reg_5312;
wire   [63:0] reg_V_12_fu_1932_p1;
reg   [63:0] reg_V_12_reg_5318;
reg   [0:0] p_Result_23_reg_5324;
reg   [0:0] p_Result_23_reg_5324_pp0_iter10_reg;
wire   [7:0] trunc_ln331_3_fu_1961_p1;
reg   [7:0] trunc_ln331_3_reg_5329;
reg   [7:0] trunc_ln331_3_reg_5329_pp0_iter10_reg;
wire   [0:0] icmp_ln326_8_fu_1965_p2;
reg   [0:0] icmp_ln326_8_reg_5335;
reg   [0:0] icmp_ln326_8_reg_5335_pp0_iter10_reg;
wire  signed [11:0] sh_amt_7_fu_1971_p2;
reg  signed [11:0] sh_amt_7_reg_5342;
wire   [0:0] icmp_ln330_8_fu_1977_p2;
reg   [0:0] icmp_ln330_8_reg_5350;
reg   [0:0] icmp_ln330_8_reg_5350_pp0_iter10_reg;
wire   [0:0] and_ln332_2_fu_2046_p2;
reg   [0:0] and_ln332_2_reg_5356;
wire   [7:0] select_ln326_2_fu_2088_p3;
reg   [7:0] select_ln326_2_reg_5361;
wire   [0:0] and_ln332_3_fu_2158_p2;
reg   [0:0] and_ln332_3_reg_5366;
wire   [7:0] select_ln326_3_fu_2200_p3;
reg   [7:0] select_ln326_3_reg_5371;
wire   [0:0] and_ln332_4_fu_2270_p2;
reg   [0:0] and_ln332_4_reg_5376;
wire   [7:0] select_ln326_4_fu_2312_p3;
reg   [7:0] select_ln326_4_reg_5381;
wire   [0:0] icmp_ln332_8_fu_2333_p2;
reg   [0:0] icmp_ln332_8_reg_5386;
wire   [0:0] icmp_ln333_8_fu_2338_p2;
reg   [0:0] icmp_ln333_8_reg_5391;
wire   [0:0] or_ln330_5_fu_2357_p2;
reg   [0:0] or_ln330_5_reg_5396;
wire   [0:0] and_ln332_5_fu_2367_p2;
reg   [0:0] and_ln332_5_reg_5401;
wire   [7:0] select_ln333_10_fu_2379_p3;
reg   [7:0] select_ln333_10_reg_5406;
wire   [63:0] reg_V_13_fu_2387_p1;
reg   [63:0] reg_V_13_reg_5411;
reg   [0:0] p_Result_24_reg_5417;
wire   [7:0] trunc_ln331_4_fu_2417_p1;
reg   [7:0] trunc_ln331_4_reg_5422;
wire   [0:0] icmp_ln326_9_fu_2421_p2;
reg   [0:0] icmp_ln326_9_reg_5428;
wire  signed [11:0] sh_amt_9_fu_2427_p2;
reg  signed [11:0] sh_amt_9_reg_5434;
wire   [0:0] icmp_ln330_9_fu_2433_p2;
reg   [0:0] icmp_ln330_9_reg_5440;
wire   [0:0] icmp_ln332_9_fu_2439_p2;
reg   [0:0] icmp_ln332_9_reg_5445;
wire   [0:0] icmp_ln333_9_fu_2445_p2;
reg   [0:0] icmp_ln333_9_reg_5451;
wire   [0:0] or_ln330_6_fu_2451_p2;
reg   [0:0] or_ln330_6_reg_5457;
wire   [63:0] reg_V_14_fu_2457_p1;
reg   [63:0] reg_V_14_reg_5463;
reg   [0:0] p_Result_25_reg_5469;
wire   [7:0] trunc_ln331_5_fu_2487_p1;
reg   [7:0] trunc_ln331_5_reg_5474;
wire   [0:0] icmp_ln326_10_fu_2491_p2;
reg   [0:0] icmp_ln326_10_reg_5480;
wire  signed [11:0] sh_amt_11_fu_2497_p2;
reg  signed [11:0] sh_amt_11_reg_5486;
wire   [0:0] icmp_ln330_10_fu_2503_p2;
reg   [0:0] icmp_ln330_10_reg_5492;
wire   [0:0] icmp_ln332_10_fu_2509_p2;
reg   [0:0] icmp_ln332_10_reg_5497;
wire   [0:0] icmp_ln333_10_fu_2515_p2;
reg   [0:0] icmp_ln333_10_reg_5503;
wire   [0:0] or_ln330_7_fu_2521_p2;
reg   [0:0] or_ln330_7_reg_5509;
wire   [63:0] reg_V_15_fu_2527_p1;
reg   [63:0] reg_V_15_reg_5515;
reg   [0:0] p_Result_26_reg_5521;
wire   [7:0] trunc_ln331_6_fu_2557_p1;
reg   [7:0] trunc_ln331_6_reg_5526;
wire   [0:0] icmp_ln326_11_fu_2561_p2;
reg   [0:0] icmp_ln326_11_reg_5532;
wire  signed [11:0] sh_amt_13_fu_2567_p2;
reg  signed [11:0] sh_amt_13_reg_5538;
wire   [0:0] icmp_ln330_11_fu_2573_p2;
reg   [0:0] icmp_ln330_11_reg_5544;
wire   [0:0] icmp_ln332_11_fu_2579_p2;
reg   [0:0] icmp_ln332_11_reg_5549;
wire   [0:0] icmp_ln333_11_fu_2585_p2;
reg   [0:0] icmp_ln333_11_reg_5555;
wire   [0:0] or_ln330_8_fu_2591_p2;
reg   [0:0] or_ln330_8_reg_5561;
wire   [7:0] select_ln351_1_fu_2652_p3;
reg   [7:0] select_ln351_1_reg_5567;
wire   [7:0] select_ln351_4_fu_2714_p3;
reg   [7:0] select_ln351_4_reg_5572;
wire   [7:0] select_ln351_7_fu_2776_p3;
reg   [7:0] select_ln351_7_reg_5577;
wire   [7:0] select_ln333_11_fu_2868_p3;
reg   [7:0] select_ln333_11_reg_5582;
wire   [0:0] and_ln332_6_fu_2939_p2;
reg   [0:0] and_ln332_6_reg_5587;
wire   [7:0] select_ln326_6_fu_2981_p3;
reg   [7:0] select_ln326_6_reg_5592;
wire   [0:0] and_ln332_7_fu_3051_p2;
reg   [0:0] and_ln332_7_reg_5597;
wire   [7:0] select_ln326_7_fu_3093_p3;
reg   [7:0] select_ln326_7_reg_5602;
wire   [0:0] and_ln332_8_fu_3163_p2;
reg   [0:0] and_ln332_8_reg_5607;
wire   [7:0] select_ln326_8_fu_3205_p3;
reg   [7:0] select_ln326_8_reg_5612;
wire   [0:0] icmp_ln895_fu_3222_p2;
reg   [0:0] icmp_ln895_reg_5617;
wire   [0:0] icmp_ln895_1_fu_3238_p2;
reg   [0:0] icmp_ln895_1_reg_5621;
wire   [0:0] icmp_ln895_2_fu_3254_p2;
reg   [0:0] icmp_ln895_2_reg_5625;
wire   [7:0] select_ln351_9_fu_3345_p3;
reg   [7:0] select_ln351_9_reg_5629;
wire   [7:0] select_ln351_10_fu_3407_p3;
reg   [7:0] select_ln351_10_reg_5634;
wire   [7:0] select_ln351_11_fu_3469_p3;
reg   [7:0] select_ln351_11_reg_5639;
wire   [0:0] icmp_ln895_3_fu_3486_p2;
reg   [0:0] icmp_ln895_3_reg_5644;
wire   [0:0] icmp_ln895_4_fu_3502_p2;
reg   [0:0] icmp_ln895_4_reg_5648;
wire   [0:0] icmp_ln895_5_fu_3518_p2;
reg   [0:0] icmp_ln895_5_reg_5652;
wire   [0:0] icmp_ln895_6_fu_3534_p2;
reg   [0:0] icmp_ln895_6_reg_5656;
wire   [7:0] y_2_fu_3546_p2;
reg   [7:0] y_2_reg_5663;
wire    ap_CS_fsm_state52;
wire   [15:0] zext_ln169_fu_3560_p1;
reg   [15:0] zext_ln169_reg_5668;
wire   [0:0] icmp_ln167_fu_3540_p2;
wire   [7:0] x_fu_3570_p2;
reg   [7:0] x_reg_5676;
wire    ap_CS_fsm_state53;
wire   [63:0] zext_ln215_3_fu_3585_p1;
reg   [63:0] zext_ln215_3_reg_5681;
wire   [0:0] icmp_ln169_fu_3564_p2;
wire   [7:0] mul_ln68_fu_3592_p2;
reg   [7:0] mul_ln68_reg_5702;
wire    ap_CS_fsm_state54;
wire   [7:0] mul_ln68_1_fu_3598_p2;
reg   [7:0] mul_ln68_1_reg_5707;
wire   [0:0] icmp_ln180_fu_3604_p2;
wire    ap_CS_fsm_state57;
wire   [7:0] y_4_fu_3610_p2;
reg   [7:0] y_4_reg_5716;
wire   [15:0] zext_ln182_fu_3624_p1;
reg   [15:0] zext_ln182_reg_5721;
wire   [7:0] x_3_fu_3634_p2;
reg   [7:0] x_3_reg_5729;
wire    ap_CS_fsm_state58;
wire   [63:0] zext_ln215_5_fu_3649_p1;
reg   [63:0] zext_ln215_5_reg_5734;
wire   [0:0] icmp_ln182_fu_3628_p2;
wire  signed [15:0] grp_fu_4602_p3;
reg  signed [15:0] ret_V_10_reg_5772;
wire    ap_CS_fsm_state60;
wire  signed [15:0] grp_fu_4610_p3;
reg  signed [15:0] ret_V_12_reg_5777;
wire  signed [31:0] sext_ln1429_18_fu_3681_p1;
wire    ap_CS_fsm_state61;
wire  signed [31:0] sext_ln1429_19_fu_3685_p1;
wire   [63:0] reg_V_16_fu_3689_p1;
reg   [63:0] reg_V_16_reg_5792;
wire    ap_CS_fsm_state67;
reg   [0:0] p_Result_27_reg_5798;
wire   [7:0] trunc_ln331_10_fu_3719_p1;
reg   [7:0] trunc_ln331_10_reg_5803;
wire   [0:0] icmp_ln326_2_fu_3723_p2;
reg   [0:0] icmp_ln326_2_reg_5809;
wire  signed [11:0] sh_amt_20_fu_3729_p2;
reg  signed [11:0] sh_amt_20_reg_5815;
wire   [0:0] icmp_ln330_2_fu_3735_p2;
reg   [0:0] icmp_ln330_2_reg_5821;
wire   [0:0] icmp_ln332_2_fu_3741_p2;
reg   [0:0] icmp_ln332_2_reg_5826;
wire   [0:0] icmp_ln333_2_fu_3747_p2;
reg   [0:0] icmp_ln333_2_reg_5832;
wire   [0:0] or_ln330_9_fu_3753_p2;
reg   [0:0] or_ln330_9_reg_5838;
wire   [63:0] reg_V_17_fu_3759_p1;
reg   [63:0] reg_V_17_reg_5844;
reg   [0:0] p_Result_28_reg_5850;
wire   [7:0] trunc_ln331_11_fu_3789_p1;
reg   [7:0] trunc_ln331_11_reg_5855;
wire   [0:0] icmp_ln326_6_fu_3793_p2;
reg   [0:0] icmp_ln326_6_reg_5861;
wire  signed [11:0] sh_amt_22_fu_3799_p2;
reg  signed [11:0] sh_amt_22_reg_5867;
wire   [0:0] icmp_ln330_6_fu_3805_p2;
reg   [0:0] icmp_ln330_6_reg_5873;
wire   [0:0] icmp_ln332_6_fu_3811_p2;
reg   [0:0] icmp_ln332_6_reg_5878;
wire   [0:0] icmp_ln333_6_fu_3817_p2;
reg   [0:0] icmp_ln333_6_reg_5884;
wire   [0:0] or_ln330_10_fu_3823_p2;
reg   [0:0] or_ln330_10_reg_5890;
wire   [0:0] and_ln332_9_fu_3892_p2;
reg   [0:0] and_ln332_9_reg_5896;
wire    ap_CS_fsm_state68;
wire   [7:0] select_ln326_9_fu_3934_p3;
reg   [7:0] select_ln326_9_reg_5901;
wire   [0:0] and_ln332_10_fu_4004_p2;
reg   [0:0] and_ln332_10_reg_5906;
wire   [7:0] select_ln326_10_fu_4046_p3;
reg   [7:0] select_ln326_10_reg_5911;
wire   [7:0] select_ln351_3_fu_4108_p3;
reg   [7:0] select_ln351_3_reg_5916;
wire    ap_CS_fsm_state69;
wire   [7:0] select_ln351_6_fu_4170_p3;
reg   [7:0] select_ln351_6_reg_5921;
wire   [0:0] icmp_ln189_fu_4177_p2;
wire    ap_CS_fsm_pp1_stage0;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter1_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter2_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter3_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter4_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter5_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter6_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter8_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter9_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter10_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter11_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter12_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter14_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter15_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter16_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter17_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter19_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter20_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter21_reg;
reg   [0:0] icmp_ln189_reg_5926_pp1_iter22_reg;
wire   [14:0] add_ln189_fu_4183_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [7:0] select_ln194_1_fu_4209_p3;
reg   [7:0] select_ln194_1_reg_5935;
wire   [63:0] zext_ln544_3_fu_4239_p1;
reg   [63:0] zext_ln544_3_reg_5940;
wire   [7:0] x_2_fu_4249_p2;
reg   [13:0] f_V_addr_1_reg_5981;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter2_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter3_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter4_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter5_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter6_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter7_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter8_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter9_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter10_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter11_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter12_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter13_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter14_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter15_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter16_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter17_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter18_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter19_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter20_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter21_reg;
reg   [13:0] f_V_addr_1_reg_5981_pp1_iter22_reg;
wire   [9:0] ret_V_7_fu_4291_p2;
reg   [9:0] ret_V_7_reg_5992;
wire   [8:0] add_ln1353_3_fu_4305_p2;
reg   [8:0] add_ln1353_3_reg_5997;
wire   [10:0] ret_V_8_fu_4327_p2;
reg   [10:0] ret_V_8_reg_6002;
wire  signed [31:0] sext_ln1429_16_fu_4333_p1;
wire  signed [31:0] sext_ln1429_17_fu_4337_p1;
wire   [63:0] reg_V_18_fu_4342_p1;
reg   [63:0] reg_V_18_reg_6017;
reg   [63:0] reg_V_18_reg_6017_pp1_iter21_reg;
reg   [0:0] p_Result_29_reg_6023;
reg   [0:0] p_Result_29_reg_6023_pp1_iter21_reg;
wire   [7:0] trunc_ln331_9_fu_4372_p1;
reg   [7:0] trunc_ln331_9_reg_6028;
reg   [7:0] trunc_ln331_9_reg_6028_pp1_iter21_reg;
wire   [0:0] icmp_ln326_4_fu_4376_p2;
reg   [0:0] icmp_ln326_4_reg_6034;
reg   [0:0] icmp_ln326_4_reg_6034_pp1_iter21_reg;
wire  signed [11:0] sh_amt_18_fu_4382_p2;
reg  signed [11:0] sh_amt_18_reg_6040;
wire   [0:0] icmp_ln330_4_fu_4388_p2;
reg   [0:0] icmp_ln330_4_reg_6046;
reg   [0:0] icmp_ln330_4_reg_6046_pp1_iter21_reg;
wire   [0:0] icmp_ln332_4_fu_4394_p2;
reg   [0:0] icmp_ln332_4_reg_6051;
wire   [0:0] icmp_ln333_4_fu_4400_p2;
reg   [0:0] icmp_ln333_4_reg_6057;
reg   [0:0] icmp_ln333_4_reg_6057_pp1_iter21_reg;
wire   [0:0] or_ln330_11_fu_4406_p2;
reg   [0:0] or_ln330_11_reg_6063;
wire   [0:0] and_ln332_11_fu_4475_p2;
reg   [0:0] and_ln332_11_reg_6069;
wire   [7:0] select_ln326_11_fu_4517_p3;
reg   [7:0] select_ln326_11_reg_6074;
wire   [7:0] select_ln351_5_fu_4579_p3;
reg   [7:0] select_ln351_5_reg_6079;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state21;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state71;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter15;
reg    ap_enable_reg_pp1_iter16;
reg    ap_enable_reg_pp1_iter17;
reg    ap_enable_reg_pp1_iter18;
reg    ap_enable_reg_pp1_iter20;
reg    ap_enable_reg_pp1_iter21;
reg    ap_enable_reg_pp1_iter22;
reg    ap_enable_reg_pp1_iter23;
reg   [13:0] fx_V_address0;
reg    fx_V_ce0;
reg    fx_V_we0;
reg   [13:0] fx_V_address1;
reg    fx_V_ce1;
wire   [7:0] fx_V_q1;
reg   [13:0] fy_V_address0;
reg    fy_V_ce0;
reg    fy_V_we0;
reg    fy_V_ce1;
wire   [7:0] fy_V_q1;
reg   [13:0] fxx_address0;
reg    fxx_ce0;
reg    fxx_we0;
reg   [13:0] fyy_address0;
reg    fyy_ce0;
reg    fyy_we0;
reg   [13:0] fxy_address0;
reg    fxy_ce0;
reg    fxy_we0;
reg   [13:0] adj_fx_address0;
reg    adj_fx_ce0;
reg    adj_fx_we0;
reg   [13:0] adj_fy_address0;
reg    adj_fy_ce0;
reg    adj_fy_we0;
reg   [13:0] Sxf_V_address0;
reg    Sxf_V_ce0;
reg    Sxf_V_we0;
reg   [13:0] Syf_V_address0;
reg    Syf_V_ce0;
reg    Syf_V_we0;
reg   [13:0] gx_address0;
reg    gx_ce0;
reg    gx_we0;
wire   [7:0] gx_q0;
reg   [13:0] gy_address0;
reg    gy_ce0;
reg    gy_we0;
wire   [7:0] gy_q0;
reg   [13:0] g3x_V_address0;
reg    g3x_V_ce0;
reg    g3x_V_we0;
wire   [7:0] g3x_V_q0;
reg    g3x_V_ce1;
wire   [7:0] g3x_V_q1;
reg   [13:0] gxx_address0;
reg    gxx_ce0;
reg    gxx_we0;
wire   [7:0] gxx_q0;
reg   [13:0] g4y_V_address0;
reg    g4y_V_ce0;
reg    g4y_V_we0;
wire   [7:0] g4y_V_q0;
reg    g4y_V_ce1;
wire   [7:0] g4y_V_q1;
reg   [13:0] gyy_address0;
reg    gyy_ce0;
reg    gyy_we0;
wire   [7:0] gyy_q0;
reg   [13:0] g5x_V_address0;
reg    g5x_V_ce0;
reg    g5x_V_we0;
wire   [7:0] g5x_V_q0;
reg    g5x_V_ce1;
wire   [7:0] g5x_V_q1;
reg   [13:0] gxy_address0;
reg    gxy_ce0;
reg    gxy_we0;
wire   [7:0] gxy_q0;
reg   [13:0] Sxtf_V_address0;
reg    Sxtf_V_ce0;
reg    Sxtf_V_we0;
wire   [7:0] Sxtf_V_q0;
reg   [13:0] Sytf_V_address0;
reg    Sytf_V_ce0;
reg    Sytf_V_we0;
wire   [7:0] Sytf_V_q0;
reg   [13:0] temp_cross6_V_address0;
reg    temp_cross6_V_ce0;
reg    temp_cross6_V_we0;
wire   [7:0] temp_cross6_V_q0;
reg    temp_cross6_V_ce1;
wire   [7:0] temp_cross6_V_q1;
reg   [13:0] temp_cross7_V_address0;
reg    temp_cross7_V_ce0;
reg    temp_cross7_V_we0;
wire   [7:0] temp_cross7_V_q0;
reg    temp_cross7_V_ce1;
wire   [7:0] temp_cross7_V_q1;
reg   [13:0] cross_X_address0;
reg    cross_X_ce0;
reg    cross_X_we0;
wire  signed [7:0] cross_X_q0;
reg   [13:0] cross_Y_address0;
reg    cross_Y_ce0;
reg    cross_Y_we0;
wire  signed [7:0] cross_Y_q0;
wire    grp_my_filter_fy5_fu_844_ap_start;
wire    grp_my_filter_fy5_fu_844_ap_done;
wire    grp_my_filter_fy5_fu_844_ap_idle;
wire    grp_my_filter_fy5_fu_844_ap_ready;
wire   [13:0] grp_my_filter_fy5_fu_844_data_out_V_address0;
wire    grp_my_filter_fy5_fu_844_data_out_V_ce0;
wire    grp_my_filter_fy5_fu_844_data_out_V_we0;
wire   [7:0] grp_my_filter_fy5_fu_844_data_out_V_d0;
wire   [13:0] grp_my_filter_fy5_fu_844_data_in_V_address0;
wire    grp_my_filter_fy5_fu_844_data_in_V_ce0;
reg   [7:0] grp_my_filter_fy5_fu_844_data_in_V_q0;
wire   [13:0] grp_my_filter_fy5_fu_844_data_in_V_address1;
wire    grp_my_filter_fy5_fu_844_data_in_V_ce1;
reg   [7:0] grp_my_filter_fy5_fu_844_data_in_V_q1;
wire    grp_my_filter_fy5_fu_851_ap_start;
wire    grp_my_filter_fy5_fu_851_ap_done;
wire    grp_my_filter_fy5_fu_851_ap_idle;
wire    grp_my_filter_fy5_fu_851_ap_ready;
wire   [13:0] grp_my_filter_fy5_fu_851_data_out_V_address0;
wire    grp_my_filter_fy5_fu_851_data_out_V_ce0;
wire    grp_my_filter_fy5_fu_851_data_out_V_we0;
wire   [7:0] grp_my_filter_fy5_fu_851_data_out_V_d0;
wire   [13:0] grp_my_filter_fy5_fu_851_data_in_V_address0;
wire    grp_my_filter_fy5_fu_851_data_in_V_ce0;
reg   [7:0] grp_my_filter_fy5_fu_851_data_in_V_q0;
wire   [13:0] grp_my_filter_fy5_fu_851_data_in_V_address1;
wire    grp_my_filter_fy5_fu_851_data_in_V_ce1;
reg   [7:0] grp_my_filter_fy5_fu_851_data_in_V_q1;
wire    grp_my_filter_fy5_fu_857_ap_start;
wire    grp_my_filter_fy5_fu_857_ap_done;
wire    grp_my_filter_fy5_fu_857_ap_idle;
wire    grp_my_filter_fy5_fu_857_ap_ready;
wire   [13:0] grp_my_filter_fy5_fu_857_data_out_V_address0;
wire    grp_my_filter_fy5_fu_857_data_out_V_ce0;
wire    grp_my_filter_fy5_fu_857_data_out_V_we0;
wire   [7:0] grp_my_filter_fy5_fu_857_data_out_V_d0;
wire   [13:0] grp_my_filter_fy5_fu_857_data_in_V_address0;
wire    grp_my_filter_fy5_fu_857_data_in_V_ce0;
reg   [7:0] grp_my_filter_fy5_fu_857_data_in_V_q0;
wire   [13:0] grp_my_filter_fy5_fu_857_data_in_V_address1;
wire    grp_my_filter_fy5_fu_857_data_in_V_ce1;
reg   [7:0] grp_my_filter_fy5_fu_857_data_in_V_q1;
wire    grp_my_filter_fx6_fu_866_ap_start;
wire    grp_my_filter_fx6_fu_866_ap_done;
wire    grp_my_filter_fx6_fu_866_ap_idle;
wire    grp_my_filter_fx6_fu_866_ap_ready;
wire   [13:0] grp_my_filter_fx6_fu_866_data_out_V_address0;
wire    grp_my_filter_fx6_fu_866_data_out_V_ce0;
wire    grp_my_filter_fx6_fu_866_data_out_V_we0;
wire   [7:0] grp_my_filter_fx6_fu_866_data_out_V_d0;
wire   [13:0] grp_my_filter_fx6_fu_866_data_in_V_address0;
wire    grp_my_filter_fx6_fu_866_data_in_V_ce0;
reg   [7:0] grp_my_filter_fx6_fu_866_data_in_V_q0;
wire   [13:0] grp_my_filter_fx6_fu_866_data_in_V_address1;
wire    grp_my_filter_fx6_fu_866_data_in_V_ce1;
reg   [7:0] grp_my_filter_fx6_fu_866_data_in_V_q1;
wire    grp_my_filter_fx6_fu_874_ap_start;
wire    grp_my_filter_fx6_fu_874_ap_done;
wire    grp_my_filter_fx6_fu_874_ap_idle;
wire    grp_my_filter_fx6_fu_874_ap_ready;
wire   [13:0] grp_my_filter_fx6_fu_874_data_out_V_address0;
wire    grp_my_filter_fx6_fu_874_data_out_V_ce0;
wire    grp_my_filter_fx6_fu_874_data_out_V_we0;
wire   [7:0] grp_my_filter_fx6_fu_874_data_out_V_d0;
wire   [13:0] grp_my_filter_fx6_fu_874_data_in_V_address0;
wire    grp_my_filter_fx6_fu_874_data_in_V_ce0;
reg   [7:0] grp_my_filter_fx6_fu_874_data_in_V_q0;
wire   [13:0] grp_my_filter_fx6_fu_874_data_in_V_address1;
wire    grp_my_filter_fx6_fu_874_data_in_V_ce1;
reg   [7:0] grp_my_filter_fx6_fu_874_data_in_V_q1;
reg   [7:0] y_0_reg_712;
wire    ap_CS_fsm_state6;
reg    ap_block_state6_on_subcall_done;
reg   [7:0] x_0_reg_723;
wire    ap_CS_fsm_state20;
reg   [14:0] ap_phi_mux_indvar_flatten_phi_fu_738_p4;
wire    ap_block_pp0_stage0;
reg   [7:0] ap_phi_mux_y76_0_phi_fu_749_p4;
reg   [7:0] ap_phi_mux_x77_0_phi_fu_760_p4;
reg   [7:0] y95_0_reg_767;
wire    ap_CS_fsm_state51;
reg    ap_block_state51_on_subcall_done;
reg   [7:0] x96_0_reg_778;
wire    ap_CS_fsm_state55;
reg   [7:0] y97_0_reg_789;
wire    ap_CS_fsm_state56;
reg    ap_block_state56_on_subcall_done;
reg   [7:0] x98_0_reg_800;
wire    ap_CS_fsm_state70;
reg   [7:0] ap_phi_mux_y99_0_phi_fu_826_p4;
wire    ap_block_pp1_stage0;
reg    grp_my_filter_fy5_fu_844_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state49;
reg    grp_my_filter_fy5_fu_851_ap_start_reg;
reg    grp_my_filter_fy5_fu_857_ap_start_reg;
reg    grp_my_filter_fx6_fu_866_ap_start_reg;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state47;
reg    grp_my_filter_fx6_fu_874_ap_start_reg;
wire    ap_block_pp0_stage1;
wire   [7:0] select_ln351_8_fu_3282_p3;
reg   [63:0] grp_fu_884_p0;
reg   [63:0] grp_fu_884_p1;
reg   [63:0] grp_fu_888_p0;
reg   [63:0] grp_fu_888_p1;
reg   [63:0] grp_fu_892_p0;
reg   [63:0] grp_fu_892_p1;
reg   [63:0] grp_fu_900_p0;
reg   [63:0] grp_fu_900_p1;
reg   [63:0] grp_fu_905_p0;
reg   [63:0] grp_fu_910_p0;
reg  signed [31:0] grp_fu_921_p0;
reg  signed [31:0] grp_fu_924_p0;
reg  signed [31:0] grp_fu_927_p0;
reg  signed [31:0] grp_fu_930_p0;
reg  signed [31:0] grp_fu_933_p0;
reg  signed [31:0] grp_fu_936_p0;
reg  signed [31:0] grp_fu_939_p0;
wire   [14:0] tmp_16_fu_1010_p3;
wire   [15:0] zext_ln215_fu_1034_p1;
wire   [15:0] add_ln215_fu_1038_p2;
wire  signed [7:0] ret_V_fu_1060_p0;
wire  signed [15:0] lhs_V_fu_1053_p1;
wire  signed [7:0] ret_V_fu_1060_p1;
wire  signed [7:0] ret_V_3_fu_1078_p0;
wire  signed [7:0] ret_V_3_fu_1078_p1;
wire   [10:0] p_Result_s_fu_1112_p4;
wire   [62:0] trunc_ln310_7_fu_1100_p1;
wire   [11:0] exp_V_fu_1122_p1;
wire   [10:0] p_Result_s_25_fu_1182_p4;
wire   [62:0] trunc_ln310_8_fu_1170_p1;
wire   [11:0] exp_V_8_fu_1192_p1;
wire   [51:0] trunc_ln318_7_fu_1236_p1;
wire   [11:0] sh_amt_15_fu_1250_p2;
wire   [7:0] tmp_60_fu_1259_p4;
wire  signed [31:0] sext_ln329_fu_1247_p1;
wire   [52:0] tmp_17_fu_1239_p3;
wire   [52:0] zext_ln334_fu_1275_p1;
wire   [52:0] lshr_ln334_fu_1279_p2;
wire   [7:0] trunc_ln342_7_fu_1255_p1;
wire   [0:0] xor_ln330_fu_1294_p2;
wire   [0:0] and_ln333_fu_1304_p2;
wire   [7:0] trunc_ln334_7_fu_1285_p1;
wire   [0:0] or_ln332_fu_1317_p2;
wire   [0:0] icmp_ln343_7_fu_1269_p2;
wire   [0:0] xor_ln332_fu_1321_p2;
wire   [0:0] and_ln343_fu_1327_p2;
wire   [7:0] shl_ln345_fu_1289_p2;
wire   [7:0] select_ln333_fu_1309_p3;
wire   [7:0] select_ln343_fu_1333_p3;
wire   [51:0] trunc_ln318_8_fu_1348_p1;
wire   [11:0] sh_amt_17_fu_1362_p2;
wire   [7:0] tmp_63_fu_1371_p4;
wire  signed [31:0] sext_ln329_2_fu_1359_p1;
wire   [52:0] tmp_23_fu_1351_p3;
wire   [52:0] zext_ln334_2_fu_1387_p1;
wire   [52:0] lshr_ln334_2_fu_1391_p2;
wire   [7:0] trunc_ln342_8_fu_1367_p1;
wire   [0:0] xor_ln330_1_fu_1406_p2;
wire   [0:0] and_ln333_2_fu_1416_p2;
wire   [7:0] trunc_ln334_8_fu_1397_p1;
wire   [0:0] or_ln332_1_fu_1429_p2;
wire   [0:0] icmp_ln343_8_fu_1381_p2;
wire   [0:0] xor_ln332_1_fu_1433_p2;
wire   [0:0] and_ln343_1_fu_1439_p2;
wire   [7:0] shl_ln345_3_fu_1401_p2;
wire   [7:0] select_ln333_2_fu_1421_p3;
wire   [7:0] select_ln343_1_fu_1445_p3;
wire   [0:0] tmp_61_fu_1460_p3;
wire   [0:0] xor_ln333_fu_1475_p2;
wire   [0:0] and_ln333_1_fu_1480_p2;
wire   [7:0] select_ln336_7_fu_1467_p3;
wire   [0:0] xor_ln326_fu_1492_p2;
wire   [0:0] and_ln330_fu_1497_p2;
wire   [7:0] select_ln333_1_fu_1485_p3;
wire   [7:0] select_ln330_fu_1502_p3;
wire   [7:0] sub_ln461_fu_1509_p2;
wire   [0:0] tmp_64_fu_1522_p3;
wire   [0:0] xor_ln333_1_fu_1537_p2;
wire   [0:0] and_ln333_3_fu_1542_p2;
wire   [7:0] select_ln336_8_fu_1529_p3;
wire   [0:0] xor_ln326_1_fu_1554_p2;
wire   [0:0] and_ln330_1_fu_1559_p2;
wire   [7:0] select_ln333_3_fu_1547_p3;
wire   [7:0] select_ln330_1_fu_1564_p3;
wire   [7:0] sub_ln461_3_fu_1571_p2;
wire   [0:0] icmp_ln126_fu_1602_p2;
wire   [7:0] y_fu_1596_p2;
wire   [14:0] tmp_22_fu_1624_p3;
wire   [15:0] zext_ln544_fu_1636_p1;
wire   [15:0] zext_ln127_fu_1632_p1;
wire   [15:0] add_ln544_fu_1640_p2;
wire   [10:0] p_Result_4_fu_1738_p4;
wire   [62:0] trunc_ln310_fu_1726_p1;
wire   [11:0] exp_V_1_fu_1748_p1;
wire   [10:0] p_Result_3_fu_1808_p4;
wire   [62:0] trunc_ln310_1_fu_1796_p1;
wire   [11:0] exp_V_2_fu_1818_p1;
wire   [10:0] p_Result_1_fu_1878_p4;
wire   [62:0] trunc_ln310_2_fu_1866_p1;
wire   [11:0] exp_V_3_fu_1888_p1;
wire   [10:0] p_Result_2_fu_1947_p4;
wire   [62:0] trunc_ln310_3_fu_1935_p1;
wire   [11:0] exp_V_4_fu_1957_p1;
wire   [51:0] trunc_ln318_fu_1983_p1;
wire   [11:0] sh_amt_2_fu_1997_p2;
wire   [7:0] tmp_38_fu_2006_p4;
wire  signed [31:0] sext_ln329_1_fu_1994_p1;
wire   [52:0] tmp_20_fu_1986_p3;
wire   [52:0] zext_ln334_1_fu_2022_p1;
wire   [52:0] lshr_ln334_1_fu_2026_p2;
wire   [7:0] trunc_ln342_fu_2002_p1;
wire   [0:0] xor_ln330_2_fu_2041_p2;
wire   [0:0] and_ln333_4_fu_2051_p2;
wire   [7:0] trunc_ln334_fu_2032_p1;
wire   [0:0] or_ln332_2_fu_2064_p2;
wire   [0:0] icmp_ln343_fu_2016_p2;
wire   [0:0] xor_ln332_2_fu_2068_p2;
wire   [0:0] and_ln343_2_fu_2074_p2;
wire   [7:0] shl_ln345_1_fu_2036_p2;
wire   [7:0] select_ln333_4_fu_2056_p3;
wire   [7:0] select_ln343_2_fu_2080_p3;
wire   [51:0] trunc_ln318_1_fu_2095_p1;
wire   [11:0] sh_amt_4_fu_2109_p2;
wire   [7:0] tmp_41_fu_2118_p4;
wire  signed [31:0] sext_ln329_4_fu_2106_p1;
wire   [52:0] tmp_25_fu_2098_p3;
wire   [52:0] zext_ln334_4_fu_2134_p1;
wire   [52:0] lshr_ln334_4_fu_2138_p2;
wire   [7:0] trunc_ln342_1_fu_2114_p1;
wire   [0:0] xor_ln330_3_fu_2153_p2;
wire   [0:0] and_ln333_6_fu_2163_p2;
wire   [7:0] trunc_ln334_1_fu_2144_p1;
wire   [0:0] or_ln332_3_fu_2176_p2;
wire   [0:0] icmp_ln343_1_fu_2128_p2;
wire   [0:0] xor_ln332_3_fu_2180_p2;
wire   [0:0] and_ln343_3_fu_2186_p2;
wire   [7:0] shl_ln345_5_fu_2148_p2;
wire   [7:0] select_ln333_6_fu_2168_p3;
wire   [7:0] select_ln343_3_fu_2192_p3;
wire   [51:0] trunc_ln318_2_fu_2207_p1;
wire   [11:0] sh_amt_6_fu_2221_p2;
wire   [7:0] tmp_44_fu_2230_p4;
wire  signed [31:0] sext_ln329_7_fu_2218_p1;
wire   [52:0] tmp_29_fu_2210_p3;
wire   [52:0] zext_ln334_7_fu_2246_p1;
wire   [52:0] lshr_ln334_7_fu_2250_p2;
wire   [7:0] trunc_ln342_2_fu_2226_p1;
wire   [0:0] xor_ln330_4_fu_2265_p2;
wire   [0:0] and_ln333_8_fu_2275_p2;
wire   [7:0] trunc_ln334_2_fu_2256_p1;
wire   [0:0] or_ln332_4_fu_2288_p2;
wire   [0:0] icmp_ln343_2_fu_2240_p2;
wire   [0:0] xor_ln332_4_fu_2292_p2;
wire   [0:0] and_ln343_4_fu_2298_p2;
wire   [7:0] shl_ln345_7_fu_2260_p2;
wire   [7:0] select_ln333_8_fu_2280_p3;
wire   [7:0] select_ln343_4_fu_2304_p3;
wire   [51:0] trunc_ln318_3_fu_2319_p1;
wire  signed [31:0] sext_ln329_8_fu_2330_p1;
wire   [52:0] tmp_30_fu_2322_p3;
wire   [52:0] zext_ln334_8_fu_2343_p1;
wire   [52:0] lshr_ln334_8_fu_2347_p2;
wire   [0:0] xor_ln330_5_fu_2361_p2;
wire   [0:0] and_ln333_10_fu_2373_p2;
wire   [7:0] trunc_ln334_3_fu_2353_p1;
wire   [10:0] p_Result_5_fu_2403_p4;
wire   [62:0] trunc_ln310_4_fu_2391_p1;
wire   [11:0] exp_V_5_fu_2413_p1;
wire   [10:0] p_Result_6_fu_2473_p4;
wire   [62:0] trunc_ln310_5_fu_2461_p1;
wire   [11:0] exp_V_6_fu_2483_p1;
wire   [10:0] p_Result_9_fu_2543_p4;
wire   [62:0] trunc_ln310_6_fu_2531_p1;
wire   [11:0] exp_V_7_fu_2553_p1;
wire   [0:0] tmp_39_fu_2597_p3;
wire   [0:0] xor_ln333_2_fu_2612_p2;
wire   [0:0] and_ln333_5_fu_2617_p2;
wire   [7:0] select_ln336_fu_2604_p3;
wire   [0:0] xor_ln326_2_fu_2629_p2;
wire   [0:0] and_ln330_2_fu_2634_p2;
wire   [7:0] select_ln333_5_fu_2622_p3;
wire   [7:0] select_ln330_2_fu_2639_p3;
wire   [7:0] sub_ln461_1_fu_2646_p2;
wire   [0:0] tmp_42_fu_2659_p3;
wire   [0:0] xor_ln333_3_fu_2674_p2;
wire   [0:0] and_ln333_7_fu_2679_p2;
wire   [7:0] select_ln336_1_fu_2666_p3;
wire   [0:0] xor_ln326_3_fu_2691_p2;
wire   [0:0] and_ln330_3_fu_2696_p2;
wire   [7:0] select_ln333_7_fu_2684_p3;
wire   [7:0] select_ln330_3_fu_2701_p3;
wire   [7:0] sub_ln461_5_fu_2708_p2;
wire   [0:0] tmp_45_fu_2721_p3;
wire   [0:0] xor_ln333_4_fu_2736_p2;
wire   [0:0] and_ln333_9_fu_2741_p2;
wire   [7:0] select_ln336_2_fu_2728_p3;
wire   [0:0] xor_ln326_4_fu_2753_p2;
wire   [0:0] and_ln330_4_fu_2758_p2;
wire   [7:0] select_ln333_9_fu_2746_p3;
wire   [7:0] select_ln330_4_fu_2763_p3;
wire   [7:0] sub_ln461_7_fu_2770_p2;
wire   [11:0] sh_amt_8_fu_2783_p2;
wire   [7:0] tmp_47_fu_2792_p4;
wire   [0:0] tmp_48_fu_2808_p3;
wire   [7:0] trunc_ln342_3_fu_2788_p1;
wire   [0:0] or_ln332_5_fu_2828_p2;
wire   [0:0] icmp_ln343_3_fu_2802_p2;
wire   [0:0] xor_ln332_5_fu_2832_p2;
wire   [0:0] and_ln343_5_fu_2838_p2;
wire   [7:0] shl_ln345_8_fu_2823_p2;
wire   [7:0] select_ln343_5_fu_2844_p3;
wire   [0:0] xor_ln333_5_fu_2858_p2;
wire   [0:0] and_ln333_11_fu_2863_p2;
wire   [7:0] select_ln336_3_fu_2815_p3;
wire   [7:0] select_ln326_5_fu_2851_p3;
wire   [51:0] trunc_ln318_4_fu_2876_p1;
wire   [11:0] sh_amt_10_fu_2890_p2;
wire   [7:0] tmp_50_fu_2899_p4;
wire  signed [31:0] sext_ln329_9_fu_2887_p1;
wire   [52:0] tmp_31_fu_2879_p3;
wire   [52:0] zext_ln334_9_fu_2915_p1;
wire   [52:0] lshr_ln334_9_fu_2919_p2;
wire   [7:0] trunc_ln342_4_fu_2895_p1;
wire   [0:0] xor_ln330_6_fu_2934_p2;
wire   [0:0] and_ln333_12_fu_2944_p2;
wire   [7:0] trunc_ln334_4_fu_2925_p1;
wire   [0:0] or_ln332_6_fu_2957_p2;
wire   [0:0] icmp_ln343_4_fu_2909_p2;
wire   [0:0] xor_ln332_6_fu_2961_p2;
wire   [0:0] and_ln343_6_fu_2967_p2;
wire   [7:0] shl_ln345_9_fu_2929_p2;
wire   [7:0] select_ln333_12_fu_2949_p3;
wire   [7:0] select_ln343_6_fu_2973_p3;
wire   [51:0] trunc_ln318_5_fu_2988_p1;
wire   [11:0] sh_amt_12_fu_3002_p2;
wire   [7:0] tmp_53_fu_3011_p4;
wire  signed [31:0] sext_ln329_10_fu_2999_p1;
wire   [52:0] tmp_32_fu_2991_p3;
wire   [52:0] zext_ln334_10_fu_3027_p1;
wire   [52:0] lshr_ln334_10_fu_3031_p2;
wire   [7:0] trunc_ln342_5_fu_3007_p1;
wire   [0:0] xor_ln330_7_fu_3046_p2;
wire   [0:0] and_ln333_14_fu_3056_p2;
wire   [7:0] trunc_ln334_5_fu_3037_p1;
wire   [0:0] or_ln332_7_fu_3069_p2;
wire   [0:0] icmp_ln343_5_fu_3021_p2;
wire   [0:0] xor_ln332_7_fu_3073_p2;
wire   [0:0] and_ln343_7_fu_3079_p2;
wire   [7:0] shl_ln345_10_fu_3041_p2;
wire   [7:0] select_ln333_14_fu_3061_p3;
wire   [7:0] select_ln343_7_fu_3085_p3;
wire   [51:0] trunc_ln318_6_fu_3100_p1;
wire   [11:0] sh_amt_14_fu_3114_p2;
wire   [7:0] tmp_56_fu_3123_p4;
wire  signed [31:0] sext_ln329_11_fu_3111_p1;
wire   [52:0] tmp_33_fu_3103_p3;
wire   [52:0] zext_ln334_11_fu_3139_p1;
wire   [52:0] lshr_ln334_11_fu_3143_p2;
wire   [7:0] trunc_ln342_6_fu_3119_p1;
wire   [0:0] xor_ln330_8_fu_3158_p2;
wire   [0:0] and_ln333_16_fu_3168_p2;
wire   [7:0] trunc_ln334_6_fu_3149_p1;
wire   [0:0] or_ln332_8_fu_3181_p2;
wire   [0:0] icmp_ln343_6_fu_3133_p2;
wire   [0:0] xor_ln332_8_fu_3185_p2;
wire   [0:0] and_ln343_8_fu_3191_p2;
wire   [7:0] shl_ln345_11_fu_3153_p2;
wire   [7:0] select_ln333_16_fu_3173_p3;
wire   [7:0] select_ln343_8_fu_3197_p3;
wire   [6:0] tmp_58_fu_3212_p4;
wire   [6:0] tmp_65_fu_3228_p4;
wire   [6:0] tmp_66_fu_3244_p4;
wire   [0:0] xor_ln326_5_fu_3260_p2;
wire   [0:0] and_ln330_5_fu_3265_p2;
wire   [7:0] select_ln330_5_fu_3270_p3;
wire   [7:0] sub_ln461_8_fu_3276_p2;
wire   [0:0] tmp_51_fu_3290_p3;
wire   [0:0] xor_ln333_6_fu_3305_p2;
wire   [0:0] and_ln333_13_fu_3310_p2;
wire   [7:0] select_ln336_4_fu_3297_p3;
wire   [0:0] xor_ln326_6_fu_3322_p2;
wire   [0:0] and_ln330_6_fu_3327_p2;
wire   [7:0] select_ln333_13_fu_3315_p3;
wire   [7:0] select_ln330_6_fu_3332_p3;
wire   [7:0] sub_ln461_9_fu_3339_p2;
wire   [0:0] tmp_54_fu_3352_p3;
wire   [0:0] xor_ln333_7_fu_3367_p2;
wire   [0:0] and_ln333_15_fu_3372_p2;
wire   [7:0] select_ln336_5_fu_3359_p3;
wire   [0:0] xor_ln326_7_fu_3384_p2;
wire   [0:0] and_ln330_7_fu_3389_p2;
wire   [7:0] select_ln333_15_fu_3377_p3;
wire   [7:0] select_ln330_7_fu_3394_p3;
wire   [7:0] sub_ln461_10_fu_3401_p2;
wire   [0:0] tmp_57_fu_3414_p3;
wire   [0:0] xor_ln333_8_fu_3429_p2;
wire   [0:0] and_ln333_17_fu_3434_p2;
wire   [7:0] select_ln336_6_fu_3421_p3;
wire   [0:0] xor_ln326_8_fu_3446_p2;
wire   [0:0] and_ln330_8_fu_3451_p2;
wire   [7:0] select_ln333_17_fu_3439_p3;
wire   [7:0] select_ln330_8_fu_3456_p3;
wire   [7:0] sub_ln461_11_fu_3463_p2;
wire   [6:0] tmp_67_fu_3476_p4;
wire   [6:0] tmp_68_fu_3492_p4;
wire   [6:0] tmp_69_fu_3508_p4;
wire   [6:0] tmp_79_fu_3524_p4;
wire   [14:0] tmp_34_fu_3552_p3;
wire   [15:0] zext_ln215_2_fu_3576_p1;
wire   [15:0] add_ln215_1_fu_3580_p2;
wire  signed [7:0] mul_ln68_fu_3592_p0;
wire  signed [7:0] mul_ln68_fu_3592_p1;
wire  signed [7:0] mul_ln68_1_fu_3598_p0;
wire  signed [7:0] mul_ln68_1_fu_3598_p1;
wire   [14:0] tmp_35_fu_3616_p3;
wire   [15:0] zext_ln215_4_fu_3640_p1;
wire   [15:0] add_ln215_2_fu_3644_p2;
wire   [10:0] p_Result_8_fu_3705_p4;
wire   [62:0] trunc_ln310_10_fu_3693_p1;
wire   [11:0] exp_V_10_fu_3715_p1;
wire   [10:0] p_Result_10_fu_3775_p4;
wire   [62:0] trunc_ln310_11_fu_3763_p1;
wire   [11:0] exp_V_11_fu_3785_p1;
wire   [51:0] trunc_ln318_10_fu_3829_p1;
wire   [11:0] sh_amt_21_fu_3843_p2;
wire   [7:0] tmp_74_fu_3852_p4;
wire  signed [31:0] sext_ln329_3_fu_3840_p1;
wire   [52:0] tmp_24_fu_3832_p3;
wire   [52:0] zext_ln334_3_fu_3868_p1;
wire   [52:0] lshr_ln334_3_fu_3872_p2;
wire   [7:0] trunc_ln342_10_fu_3848_p1;
wire   [0:0] xor_ln330_9_fu_3887_p2;
wire   [0:0] and_ln333_18_fu_3897_p2;
wire   [7:0] trunc_ln334_10_fu_3878_p1;
wire   [0:0] or_ln332_9_fu_3910_p2;
wire   [0:0] icmp_ln343_10_fu_3862_p2;
wire   [0:0] xor_ln332_9_fu_3914_p2;
wire   [0:0] and_ln343_9_fu_3920_p2;
wire   [7:0] shl_ln345_2_fu_3882_p2;
wire   [7:0] select_ln333_18_fu_3902_p3;
wire   [7:0] select_ln343_9_fu_3926_p3;
wire   [51:0] trunc_ln318_11_fu_3941_p1;
wire   [11:0] sh_amt_23_fu_3955_p2;
wire   [7:0] tmp_77_fu_3964_p4;
wire  signed [31:0] sext_ln329_6_fu_3952_p1;
wire   [52:0] tmp_28_fu_3944_p3;
wire   [52:0] zext_ln334_6_fu_3980_p1;
wire   [52:0] lshr_ln334_6_fu_3984_p2;
wire   [7:0] trunc_ln342_11_fu_3960_p1;
wire   [0:0] xor_ln330_10_fu_3999_p2;
wire   [0:0] and_ln333_20_fu_4009_p2;
wire   [7:0] trunc_ln334_11_fu_3990_p1;
wire   [0:0] or_ln332_10_fu_4022_p2;
wire   [0:0] icmp_ln343_11_fu_3974_p2;
wire   [0:0] xor_ln332_10_fu_4026_p2;
wire   [0:0] and_ln343_10_fu_4032_p2;
wire   [7:0] shl_ln345_6_fu_3994_p2;
wire   [7:0] select_ln333_20_fu_4014_p3;
wire   [7:0] select_ln343_10_fu_4038_p3;
wire   [0:0] tmp_75_fu_4053_p3;
wire   [0:0] xor_ln333_9_fu_4068_p2;
wire   [0:0] and_ln333_19_fu_4073_p2;
wire   [7:0] select_ln336_10_fu_4060_p3;
wire   [0:0] xor_ln326_9_fu_4085_p2;
wire   [0:0] and_ln330_9_fu_4090_p2;
wire   [7:0] select_ln333_19_fu_4078_p3;
wire   [7:0] select_ln330_9_fu_4095_p3;
wire   [7:0] sub_ln461_2_fu_4102_p2;
wire   [0:0] tmp_78_fu_4115_p3;
wire   [0:0] xor_ln333_10_fu_4130_p2;
wire   [0:0] and_ln333_21_fu_4135_p2;
wire   [7:0] select_ln336_11_fu_4122_p3;
wire   [0:0] xor_ln326_10_fu_4147_p2;
wire   [0:0] and_ln330_10_fu_4152_p2;
wire   [7:0] select_ln333_21_fu_4140_p3;
wire   [7:0] select_ln330_10_fu_4157_p3;
wire   [7:0] sub_ln461_6_fu_4164_p2;
wire   [0:0] icmp_ln191_fu_4195_p2;
wire   [7:0] y_3_fu_4189_p2;
wire   [14:0] tmp_36_fu_4217_p3;
wire   [7:0] select_ln194_fu_4201_p3;
wire   [15:0] zext_ln544_2_fu_4229_p1;
wire   [15:0] zext_ln192_fu_4225_p1;
wire   [15:0] add_ln544_1_fu_4233_p2;
wire  signed [8:0] rhs_V_3_fu_4259_p1;
wire  signed [8:0] lhs_V_3_fu_4255_p1;
wire   [8:0] ret_V_6_fu_4263_p2;
wire  signed [8:0] sext_ln1353_1_fu_4277_p1;
wire  signed [8:0] sext_ln215_12_fu_4273_p1;
wire   [8:0] add_ln1353_fu_4281_p2;
wire  signed [9:0] lhs_V_4_fu_4269_p1;
wire  signed [9:0] sext_ln1353_2_fu_4287_p1;
wire  signed [8:0] sext_ln1353_3_fu_4301_p1;
wire  signed [8:0] sext_ln215_13_fu_4297_p1;
wire  signed [10:0] sext_ln215_6_fu_4314_p1;
wire  signed [10:0] sext_ln1353_fu_4311_p1;
wire   [10:0] add_ln1353_2_fu_4318_p2;
wire  signed [10:0] sext_ln1353_4_fu_4324_p1;
wire  signed [7:0] sext_ln1429_17_fu_4337_p0;
wire   [10:0] p_Result_7_fu_4358_p4;
wire   [62:0] trunc_ln310_9_fu_4346_p1;
wire   [11:0] exp_V_9_fu_4368_p1;
wire   [51:0] trunc_ln318_9_fu_4412_p1;
wire   [11:0] sh_amt_19_fu_4426_p2;
wire   [7:0] tmp_71_fu_4435_p4;
wire  signed [31:0] sext_ln329_5_fu_4423_p1;
wire   [52:0] tmp_27_fu_4415_p3;
wire   [52:0] zext_ln334_5_fu_4451_p1;
wire   [52:0] lshr_ln334_5_fu_4455_p2;
wire   [7:0] trunc_ln342_9_fu_4431_p1;
wire   [0:0] xor_ln330_11_fu_4470_p2;
wire   [0:0] and_ln333_22_fu_4480_p2;
wire   [7:0] trunc_ln334_9_fu_4461_p1;
wire   [0:0] or_ln332_11_fu_4493_p2;
wire   [0:0] icmp_ln343_9_fu_4445_p2;
wire   [0:0] xor_ln332_11_fu_4497_p2;
wire   [0:0] and_ln343_11_fu_4503_p2;
wire   [7:0] shl_ln345_4_fu_4465_p2;
wire   [7:0] select_ln333_22_fu_4485_p3;
wire   [7:0] select_ln343_11_fu_4509_p3;
wire   [0:0] tmp_72_fu_4524_p3;
wire   [0:0] xor_ln333_11_fu_4539_p2;
wire   [0:0] and_ln333_23_fu_4544_p2;
wire   [7:0] select_ln336_9_fu_4531_p3;
wire   [0:0] xor_ln326_11_fu_4556_p2;
wire   [0:0] and_ln330_11_fu_4561_p2;
wire   [7:0] select_ln333_23_fu_4549_p3;
wire   [7:0] select_ln330_11_fu_4566_p3;
wire   [7:0] sub_ln461_4_fu_4573_p2;
wire  signed [7:0] grp_fu_4586_p1;
wire  signed [15:0] rhs_V_1_fu_1070_p1;
wire   [15:0] grp_fu_4586_p2;
wire  signed [7:0] grp_fu_4594_p0;
wire   [15:0] grp_fu_4594_p2;
reg   [1:0] grp_fu_884_opcode;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp1_stage0_00001;
wire    ap_CS_fsm_state95;
reg   [48:0] ap_NS_fsm;
reg    ap_block_state4_on_subcall_done;
reg    ap_block_state49_on_subcall_done;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 49'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp1_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter18 = 1'b0;
#0 ap_enable_reg_pp1_iter20 = 1'b0;
#0 ap_enable_reg_pp1_iter21 = 1'b0;
#0 ap_enable_reg_pp1_iter22 = 1'b0;
#0 ap_enable_reg_pp1_iter23 = 1'b0;
#0 grp_my_filter_fy5_fu_844_ap_start_reg = 1'b0;
#0 grp_my_filter_fy5_fu_851_ap_start_reg = 1'b0;
#0 grp_my_filter_fy5_fu_857_ap_start_reg = 1'b0;
#0 grp_my_filter_fx6_fu_866_ap_start_reg = 1'b0;
#0 grp_my_filter_fx6_fu_874_ap_start_reg = 1'b0;
end

my_filter_v1_fx_V #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
fx_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fx_V_address0),
    .ce0(fx_V_ce0),
    .we0(fx_V_we0),
    .d0(grp_my_filter_fx6_fu_866_data_out_V_d0),
    .q0(fx_V_q0),
    .address1(fx_V_address1),
    .ce1(fx_V_ce1),
    .q1(fx_V_q1)
);

my_filter_v1_fx_V #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
fy_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fy_V_address0),
    .ce0(fy_V_ce0),
    .we0(fy_V_we0),
    .d0(grp_my_filter_fy5_fu_844_data_out_V_d0),
    .q0(fy_V_q0),
    .address1(grp_my_filter_fy5_fu_844_data_in_V_address1),
    .ce1(fy_V_ce1),
    .q1(fy_V_q1)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
fxx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fxx_address0),
    .ce0(fxx_ce0),
    .we0(fxx_we0),
    .d0(grp_my_filter_fx6_fu_866_data_out_V_d0),
    .q0(fxx_q0)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
fyy_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fyy_address0),
    .ce0(fyy_ce0),
    .we0(fyy_we0),
    .d0(grp_my_filter_fy5_fu_844_data_out_V_d0),
    .q0(fyy_q0)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
fxy_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fxy_address0),
    .ce0(fxy_ce0),
    .we0(fxy_we0),
    .d0(grp_my_filter_fy5_fu_851_data_out_V_d0),
    .q0(fxy_q0)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
adj_fx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(adj_fx_address0),
    .ce0(adj_fx_ce0),
    .we0(adj_fx_we0),
    .d0(grp_my_filter_fx6_fu_874_data_out_V_d0),
    .q0(adj_fx_q0)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
adj_fy_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(adj_fy_address0),
    .ce0(adj_fy_ce0),
    .we0(adj_fy_we0),
    .d0(grp_my_filter_fy5_fu_857_data_out_V_d0),
    .q0(adj_fy_q0)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
Sxf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Sxf_V_address0),
    .ce0(Sxf_V_ce0),
    .we0(Sxf_V_we0),
    .d0(select_ln351_reg_4825),
    .q0(Sxf_V_q0)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
Syf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Syf_V_address0),
    .ce0(Syf_V_ce0),
    .we0(Syf_V_we0),
    .d0(select_ln351_2_reg_4830),
    .q0(Syf_V_q0)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
gx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gx_address0),
    .ce0(gx_ce0),
    .we0(gx_we0),
    .d0(grp_my_filter_fx6_fu_866_data_out_V_d0),
    .q0(gx_q0)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
gy_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gy_address0),
    .ce0(gy_ce0),
    .we0(gy_we0),
    .d0(grp_my_filter_fy5_fu_844_data_out_V_d0),
    .q0(gy_q0)
);

my_filter_v1_fx_V #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
g3x_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g3x_V_address0),
    .ce0(g3x_V_ce0),
    .we0(g3x_V_we0),
    .d0(grp_my_filter_fx6_fu_874_data_out_V_d0),
    .q0(g3x_V_q0),
    .address1(grp_my_filter_fx6_fu_866_data_in_V_address1),
    .ce1(g3x_V_ce1),
    .q1(g3x_V_q1)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
gxx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gxx_address0),
    .ce0(gxx_ce0),
    .we0(gxx_we0),
    .d0(grp_my_filter_fx6_fu_866_data_out_V_d0),
    .q0(gxx_q0)
);

my_filter_v1_fx_V #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
g4y_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g4y_V_address0),
    .ce0(g4y_V_ce0),
    .we0(g4y_V_we0),
    .d0(grp_my_filter_fy5_fu_851_data_out_V_d0),
    .q0(g4y_V_q0),
    .address1(grp_my_filter_fy5_fu_844_data_in_V_address1),
    .ce1(g4y_V_ce1),
    .q1(g4y_V_q1)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
gyy_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gyy_address0),
    .ce0(gyy_ce0),
    .we0(gyy_we0),
    .d0(grp_my_filter_fy5_fu_844_data_out_V_d0),
    .q0(gyy_q0)
);

my_filter_v1_fx_V #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
g5x_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g5x_V_address0),
    .ce0(g5x_V_ce0),
    .we0(g5x_V_we0),
    .d0(grp_my_filter_fx6_fu_866_data_out_V_d0),
    .q0(g5x_V_q0),
    .address1(grp_my_filter_fy5_fu_857_data_in_V_address1),
    .ce1(g5x_V_ce1),
    .q1(g5x_V_q1)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
gxy_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gxy_address0),
    .ce0(gxy_ce0),
    .we0(gxy_we0),
    .d0(grp_my_filter_fy5_fu_857_data_out_V_d0),
    .q0(gxy_q0)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
Sxtf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Sxtf_V_address0),
    .ce0(Sxtf_V_ce0),
    .we0(Sxtf_V_we0),
    .d0(select_ln351_3_reg_5916),
    .q0(Sxtf_V_q0)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
Sytf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Sytf_V_address0),
    .ce0(Sytf_V_ce0),
    .we0(Sytf_V_we0),
    .d0(select_ln351_6_reg_5921),
    .q0(Sytf_V_q0)
);

my_filter_v1_fx_V #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
temp_cross6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_cross6_V_address0),
    .ce0(temp_cross6_V_ce0),
    .we0(temp_cross6_V_we0),
    .d0(mul_ln68_reg_5702),
    .q0(temp_cross6_V_q0),
    .address1(grp_my_filter_fx6_fu_866_data_in_V_address1),
    .ce1(temp_cross6_V_ce1),
    .q1(temp_cross6_V_q1)
);

my_filter_v1_fx_V #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
temp_cross7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_cross7_V_address0),
    .ce0(temp_cross7_V_ce0),
    .we0(temp_cross7_V_we0),
    .d0(mul_ln68_1_reg_5707),
    .q0(temp_cross7_V_q0),
    .address1(grp_my_filter_fy5_fu_844_data_in_V_address1),
    .ce1(temp_cross7_V_ce1),
    .q1(temp_cross7_V_q1)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
cross_X_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cross_X_address0),
    .ce0(cross_X_ce0),
    .we0(cross_X_we0),
    .d0(grp_my_filter_fx6_fu_866_data_out_V_d0),
    .q0(cross_X_q0)
);

my_filter_v1_fxx #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
cross_Y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cross_Y_address0),
    .ce0(cross_Y_ce0),
    .we0(cross_Y_we0),
    .d0(grp_my_filter_fy5_fu_844_data_out_V_d0),
    .q0(cross_Y_q0)
);

my_filter_fy5 grp_my_filter_fy5_fu_844(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_my_filter_fy5_fu_844_ap_start),
    .ap_done(grp_my_filter_fy5_fu_844_ap_done),
    .ap_idle(grp_my_filter_fy5_fu_844_ap_idle),
    .ap_ready(grp_my_filter_fy5_fu_844_ap_ready),
    .data_out_V_address0(grp_my_filter_fy5_fu_844_data_out_V_address0),
    .data_out_V_ce0(grp_my_filter_fy5_fu_844_data_out_V_ce0),
    .data_out_V_we0(grp_my_filter_fy5_fu_844_data_out_V_we0),
    .data_out_V_d0(grp_my_filter_fy5_fu_844_data_out_V_d0),
    .data_in_V_address0(grp_my_filter_fy5_fu_844_data_in_V_address0),
    .data_in_V_ce0(grp_my_filter_fy5_fu_844_data_in_V_ce0),
    .data_in_V_q0(grp_my_filter_fy5_fu_844_data_in_V_q0),
    .data_in_V_address1(grp_my_filter_fy5_fu_844_data_in_V_address1),
    .data_in_V_ce1(grp_my_filter_fy5_fu_844_data_in_V_ce1),
    .data_in_V_q1(grp_my_filter_fy5_fu_844_data_in_V_q1)
);

my_filter_fy5 grp_my_filter_fy5_fu_851(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_my_filter_fy5_fu_851_ap_start),
    .ap_done(grp_my_filter_fy5_fu_851_ap_done),
    .ap_idle(grp_my_filter_fy5_fu_851_ap_idle),
    .ap_ready(grp_my_filter_fy5_fu_851_ap_ready),
    .data_out_V_address0(grp_my_filter_fy5_fu_851_data_out_V_address0),
    .data_out_V_ce0(grp_my_filter_fy5_fu_851_data_out_V_ce0),
    .data_out_V_we0(grp_my_filter_fy5_fu_851_data_out_V_we0),
    .data_out_V_d0(grp_my_filter_fy5_fu_851_data_out_V_d0),
    .data_in_V_address0(grp_my_filter_fy5_fu_851_data_in_V_address0),
    .data_in_V_ce0(grp_my_filter_fy5_fu_851_data_in_V_ce0),
    .data_in_V_q0(grp_my_filter_fy5_fu_851_data_in_V_q0),
    .data_in_V_address1(grp_my_filter_fy5_fu_851_data_in_V_address1),
    .data_in_V_ce1(grp_my_filter_fy5_fu_851_data_in_V_ce1),
    .data_in_V_q1(grp_my_filter_fy5_fu_851_data_in_V_q1)
);

my_filter_fy5 grp_my_filter_fy5_fu_857(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_my_filter_fy5_fu_857_ap_start),
    .ap_done(grp_my_filter_fy5_fu_857_ap_done),
    .ap_idle(grp_my_filter_fy5_fu_857_ap_idle),
    .ap_ready(grp_my_filter_fy5_fu_857_ap_ready),
    .data_out_V_address0(grp_my_filter_fy5_fu_857_data_out_V_address0),
    .data_out_V_ce0(grp_my_filter_fy5_fu_857_data_out_V_ce0),
    .data_out_V_we0(grp_my_filter_fy5_fu_857_data_out_V_we0),
    .data_out_V_d0(grp_my_filter_fy5_fu_857_data_out_V_d0),
    .data_in_V_address0(grp_my_filter_fy5_fu_857_data_in_V_address0),
    .data_in_V_ce0(grp_my_filter_fy5_fu_857_data_in_V_ce0),
    .data_in_V_q0(grp_my_filter_fy5_fu_857_data_in_V_q0),
    .data_in_V_address1(grp_my_filter_fy5_fu_857_data_in_V_address1),
    .data_in_V_ce1(grp_my_filter_fy5_fu_857_data_in_V_ce1),
    .data_in_V_q1(grp_my_filter_fy5_fu_857_data_in_V_q1)
);

my_filter_fx6 grp_my_filter_fx6_fu_866(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_my_filter_fx6_fu_866_ap_start),
    .ap_done(grp_my_filter_fx6_fu_866_ap_done),
    .ap_idle(grp_my_filter_fx6_fu_866_ap_idle),
    .ap_ready(grp_my_filter_fx6_fu_866_ap_ready),
    .data_out_V_address0(grp_my_filter_fx6_fu_866_data_out_V_address0),
    .data_out_V_ce0(grp_my_filter_fx6_fu_866_data_out_V_ce0),
    .data_out_V_we0(grp_my_filter_fx6_fu_866_data_out_V_we0),
    .data_out_V_d0(grp_my_filter_fx6_fu_866_data_out_V_d0),
    .data_in_V_address0(grp_my_filter_fx6_fu_866_data_in_V_address0),
    .data_in_V_ce0(grp_my_filter_fx6_fu_866_data_in_V_ce0),
    .data_in_V_q0(grp_my_filter_fx6_fu_866_data_in_V_q0),
    .data_in_V_address1(grp_my_filter_fx6_fu_866_data_in_V_address1),
    .data_in_V_ce1(grp_my_filter_fx6_fu_866_data_in_V_ce1),
    .data_in_V_q1(grp_my_filter_fx6_fu_866_data_in_V_q1)
);

my_filter_fx6 grp_my_filter_fx6_fu_874(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_my_filter_fx6_fu_874_ap_start),
    .ap_done(grp_my_filter_fx6_fu_874_ap_done),
    .ap_idle(grp_my_filter_fx6_fu_874_ap_idle),
    .ap_ready(grp_my_filter_fx6_fu_874_ap_ready),
    .data_out_V_address0(grp_my_filter_fx6_fu_874_data_out_V_address0),
    .data_out_V_ce0(grp_my_filter_fx6_fu_874_data_out_V_ce0),
    .data_out_V_we0(grp_my_filter_fx6_fu_874_data_out_V_we0),
    .data_out_V_d0(grp_my_filter_fx6_fu_874_data_out_V_d0),
    .data_in_V_address0(grp_my_filter_fx6_fu_874_data_in_V_address0),
    .data_in_V_ce0(grp_my_filter_fx6_fu_874_data_in_V_ce0),
    .data_in_V_q0(grp_my_filter_fx6_fu_874_data_in_V_q0),
    .data_in_V_address1(grp_my_filter_fx6_fu_874_data_in_V_address1),
    .data_in_V_ce1(grp_my_filter_fx6_fu_874_data_in_V_ce1),
    .data_in_V_q1(grp_my_filter_fx6_fu_874_data_in_V_q1)
);

cross_channel_debfYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cross_channel_debfYi_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_884_p0),
    .din1(grp_fu_884_p1),
    .opcode(grp_fu_884_opcode),
    .ce(1'b1),
    .dout(grp_fu_884_p2)
);

cross_channel_debg8j #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cross_channel_debg8j_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_888_p0),
    .din1(grp_fu_888_p1),
    .ce(1'b1),
    .dout(grp_fu_888_p2)
);

cross_channel_debg8j #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cross_channel_debg8j_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_892_p0),
    .din1(grp_fu_892_p1),
    .ce(1'b1),
    .dout(grp_fu_892_p2)
);

cross_channel_debg8j #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cross_channel_debg8j_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_reg_5107),
    .din1(i_op_assign_4_reg_5122),
    .ce(1'b1),
    .dout(grp_fu_896_p2)
);

cross_channel_debhbi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cross_channel_debhbi_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_900_p0),
    .din1(grp_fu_900_p1),
    .ce(1'b1),
    .dout(grp_fu_900_p2)
);

cross_channel_debhbi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cross_channel_debhbi_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_905_p0),
    .din1(64'd4600877379321698714),
    .ce(1'b1),
    .dout(grp_fu_905_p2)
);

cross_channel_debhbi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cross_channel_debhbi_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_910_p0),
    .din1(64'd4600877379321698714),
    .ce(1'b1),
    .dout(grp_fu_910_p2)
);

cross_channel_debhbi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cross_channel_debhbi_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_3_reg_5047),
    .din1(64'd4600877379321698714),
    .ce(1'b1),
    .dout(grp_fu_915_p2)
);

cross_channel_debibs #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cross_channel_debibs_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_921_p0),
    .ce(1'b1),
    .dout(grp_fu_921_p1)
);

cross_channel_debibs #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cross_channel_debibs_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_924_p0),
    .ce(1'b1),
    .dout(grp_fu_924_p1)
);

cross_channel_debibs #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cross_channel_debibs_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_927_p0),
    .ce(1'b1),
    .dout(grp_fu_927_p1)
);

cross_channel_debibs #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cross_channel_debibs_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_930_p0),
    .ce(1'b1),
    .dout(grp_fu_930_p1)
);

cross_channel_debibs #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cross_channel_debibs_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_933_p0),
    .ce(1'b1),
    .dout(grp_fu_933_p1)
);

cross_channel_debibs #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cross_channel_debibs_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_936_p0),
    .ce(1'b1),
    .dout(grp_fu_936_p1)
);

cross_channel_debibs #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cross_channel_debibs_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_939_p0),
    .ce(1'b1),
    .dout(grp_fu_939_p1)
);

cross_channel_debjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cross_channel_debjbC_U22(
    .din0(reg_946),
    .din1(grp_fu_4586_p1),
    .din2(grp_fu_4586_p2),
    .dout(grp_fu_4586_p3)
);

cross_channel_debjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cross_channel_debjbC_U23(
    .din0(grp_fu_4594_p0),
    .din1(reg_958),
    .din2(grp_fu_4594_p2),
    .dout(grp_fu_4594_p3)
);

cross_channel_debkbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cross_channel_debkbM_U24(
    .din0(reg_946),
    .din1(reg_973),
    .din2(cross_X_q0),
    .dout(grp_fu_4602_p3)
);

cross_channel_debkbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
cross_channel_debkbM_U25(
    .din0(reg_958),
    .din1(reg_977),
    .din2(cross_Y_q0),
    .dout(grp_fu_4610_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state21) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln111_fu_998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone)))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end else if (((icmp_ln111_fu_998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp0_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state71) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state57) & (icmp_ln180_fu_3604_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state71)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state71);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter22 <= ap_enable_reg_pp1_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter23 <= ap_enable_reg_pp1_iter22;
        end else if (((1'b1 == ap_CS_fsm_state57) & (icmp_ln180_fu_3604_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter23 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_my_filter_fx6_fu_866_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln167_fu_3540_p2 == 1'd1)))) begin
            grp_my_filter_fx6_fu_866_ap_start_reg <= 1'b1;
        end else if ((grp_my_filter_fx6_fu_866_ap_ready == 1'b1)) begin
            grp_my_filter_fx6_fu_866_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_my_filter_fx6_fu_874_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state3))) begin
            grp_my_filter_fx6_fu_874_ap_start_reg <= 1'b1;
        end else if ((grp_my_filter_fx6_fu_874_ap_ready == 1'b1)) begin
            grp_my_filter_fx6_fu_874_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_my_filter_fy5_fu_844_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln167_fu_3540_p2 == 1'd1)))) begin
            grp_my_filter_fy5_fu_844_ap_start_reg <= 1'b1;
        end else if ((grp_my_filter_fy5_fu_844_ap_ready == 1'b1)) begin
            grp_my_filter_fy5_fu_844_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_my_filter_fy5_fu_851_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state5))) begin
            grp_my_filter_fy5_fu_851_ap_start_reg <= 1'b1;
        end else if ((grp_my_filter_fy5_fu_851_ap_ready == 1'b1)) begin
            grp_my_filter_fy5_fu_851_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_my_filter_fy5_fu_857_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state5))) begin
            grp_my_filter_fy5_fu_857_ap_start_reg <= 1'b1;
        end else if ((grp_my_filter_fy5_fu_857_ap_ready == 1'b1)) begin
            grp_my_filter_fy5_fu_857_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (icmp_ln180_fu_3604_p2 == 1'd1))) begin
        indvar_flatten11_reg_811 <= 15'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_fu_4177_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten11_reg_811 <= add_ln189_fu_4183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln111_fu_998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten_reg_734 <= 15'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        indvar_flatten_reg_734 <= add_ln124_reg_4839;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (icmp_ln180_fu_3604_p2 == 1'd1))) begin
        x100_0_reg_833 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_fu_4177_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x100_0_reg_833 <= x_2_fu_4249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln111_fu_998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        x77_0_reg_756 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        x77_0_reg_756 <= x_4_reg_4925;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        x96_0_reg_778 <= x_reg_5676;
    end else if (((icmp_ln167_fu_3540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        x96_0_reg_778 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        x98_0_reg_800 <= x_3_reg_5729;
    end else if (((icmp_ln180_fu_3604_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state57))) begin
        x98_0_reg_800 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        x_0_reg_723 <= x_1_reg_4635;
    end else if (((icmp_ln111_fu_998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        x_0_reg_723 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln111_fu_998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        y76_0_reg_745 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        y76_0_reg_745 <= select_ln129_1_reg_4849;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (1'b0 == ap_block_state51_on_subcall_done))) begin
        y95_0_reg_767 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln169_fu_3564_p2 == 1'd1))) begin
        y95_0_reg_767 <= y_2_reg_5663;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) & (icmp_ln182_fu_3628_p2 == 1'd1))) begin
        y97_0_reg_789 <= y_4_reg_5716;
    end else if (((1'b1 == ap_CS_fsm_state56) & (1'b0 == ap_block_state56_on_subcall_done))) begin
        y97_0_reg_789 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (icmp_ln180_fu_3604_p2 == 1'd1))) begin
        y99_0_reg_822 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_reg_5926 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        y99_0_reg_822 <= select_ln194_1_reg_5935;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_fu_1022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        y_0_reg_712 <= y_1_reg_4622;
    end else if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
        y_0_reg_712 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_4835 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Sxf_V_load_reg_4915 <= Sxf_V_q0;
        Syf_V_load_reg_4920 <= Syf_V_q0;
        x_4_reg_4925 <= x_4_fu_1657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln124_reg_4839 <= add_ln124_fu_1590_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_reg_5926 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln1353_3_reg_5997 <= add_ln1353_3_fu_4305_p2;
        f_V_addr_1_reg_5981 <= zext_ln544_3_reg_5940;
        ret_V_7_reg_5992 <= ret_V_7_fu_4291_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        adjChImg_V_load_reg_4676 <= adjChImg_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        and_ln332_10_reg_5906 <= and_ln332_10_fu_4004_p2;
        and_ln332_9_reg_5896 <= and_ln332_9_fu_3892_p2;
        select_ln326_10_reg_5911 <= select_ln326_10_fu_4046_p3;
        select_ln326_9_reg_5901 <= select_ln326_9_fu_3934_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_reg_5926_pp1_iter20_reg == 1'd0))) begin
        and_ln332_11_reg_6069 <= and_ln332_11_fu_4475_p2;
        select_ln326_11_reg_6074 <= select_ln326_11_fu_4517_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        and_ln332_1_reg_4815 <= and_ln332_1_fu_1411_p2;
        and_ln332_reg_4805 <= and_ln332_fu_1299_p2;
        select_ln326_1_reg_4820 <= select_ln326_1_fu_1453_p3;
        select_ln326_reg_4810 <= select_ln326_fu_1341_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln332_2_reg_5356 <= and_ln332_2_fu_2046_p2;
        and_ln332_3_reg_5366 <= and_ln332_3_fu_2158_p2;
        and_ln332_4_reg_5376 <= and_ln332_4_fu_2270_p2;
        and_ln332_5_reg_5401 <= and_ln332_5_fu_2367_p2;
        icmp_ln326_10_reg_5480 <= icmp_ln326_10_fu_2491_p2;
        icmp_ln326_11_reg_5532 <= icmp_ln326_11_fu_2561_p2;
        icmp_ln326_9_reg_5428 <= icmp_ln326_9_fu_2421_p2;
        icmp_ln330_10_reg_5492 <= icmp_ln330_10_fu_2503_p2;
        icmp_ln330_11_reg_5544 <= icmp_ln330_11_fu_2573_p2;
        icmp_ln330_9_reg_5440 <= icmp_ln330_9_fu_2433_p2;
        icmp_ln332_10_reg_5497 <= icmp_ln332_10_fu_2509_p2;
        icmp_ln332_11_reg_5549 <= icmp_ln332_11_fu_2579_p2;
        icmp_ln332_8_reg_5386 <= icmp_ln332_8_fu_2333_p2;
        icmp_ln332_9_reg_5445 <= icmp_ln332_9_fu_2439_p2;
        icmp_ln333_10_reg_5503 <= icmp_ln333_10_fu_2515_p2;
        icmp_ln333_11_reg_5555 <= icmp_ln333_11_fu_2585_p2;
        icmp_ln333_8_reg_5391 <= icmp_ln333_8_fu_2338_p2;
        icmp_ln333_9_reg_5451 <= icmp_ln333_9_fu_2445_p2;
        or_ln330_5_reg_5396 <= or_ln330_5_fu_2357_p2;
        or_ln330_6_reg_5457 <= or_ln330_6_fu_2451_p2;
        or_ln330_7_reg_5509 <= or_ln330_7_fu_2521_p2;
        or_ln330_8_reg_5561 <= or_ln330_8_fu_2591_p2;
        p_Result_24_reg_5417 <= reg_V_13_fu_2387_p1[32'd63];
        p_Result_25_reg_5469 <= reg_V_14_fu_2457_p1[32'd63];
        p_Result_26_reg_5521 <= reg_V_15_fu_2527_p1[32'd63];
        reg_V_13_reg_5411 <= reg_V_13_fu_2387_p1;
        reg_V_14_reg_5463 <= reg_V_14_fu_2457_p1;
        reg_V_15_reg_5515 <= reg_V_15_fu_2527_p1;
        select_ln326_2_reg_5361 <= select_ln326_2_fu_2088_p3;
        select_ln326_3_reg_5371 <= select_ln326_3_fu_2200_p3;
        select_ln326_4_reg_5381 <= select_ln326_4_fu_2312_p3;
        sh_amt_11_reg_5486 <= sh_amt_11_fu_2497_p2;
        sh_amt_13_reg_5538 <= sh_amt_13_fu_2567_p2;
        sh_amt_9_reg_5434 <= sh_amt_9_fu_2427_p2;
        trunc_ln331_4_reg_5422 <= trunc_ln331_4_fu_2417_p1;
        trunc_ln331_5_reg_5474 <= trunc_ln331_5_fu_2487_p1;
        trunc_ln331_6_reg_5526 <= trunc_ln331_6_fu_2557_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_4835_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln332_6_reg_5587 <= and_ln332_6_fu_2939_p2;
        and_ln332_7_reg_5597 <= and_ln332_7_fu_3051_p2;
        and_ln332_8_reg_5607 <= and_ln332_8_fu_3163_p2;
        icmp_ln895_reg_5617 <= icmp_ln895_fu_3222_p2;
        select_ln326_6_reg_5592 <= select_ln326_6_fu_2981_p3;
        select_ln326_7_reg_5602 <= select_ln326_7_fu_3093_p3;
        select_ln326_8_reg_5612 <= select_ln326_8_fu_3205_p3;
        select_ln333_11_reg_5582 <= select_ln333_11_fu_2868_p3;
        select_ln351_1_reg_5567 <= select_ln351_1_fu_2652_p3;
        select_ln351_4_reg_5572 <= select_ln351_4_fu_2714_p3;
        select_ln351_7_reg_5577 <= select_ln351_7_fu_2776_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        f_V_addr_1_reg_5981_pp1_iter10_reg <= f_V_addr_1_reg_5981_pp1_iter9_reg;
        f_V_addr_1_reg_5981_pp1_iter11_reg <= f_V_addr_1_reg_5981_pp1_iter10_reg;
        f_V_addr_1_reg_5981_pp1_iter12_reg <= f_V_addr_1_reg_5981_pp1_iter11_reg;
        f_V_addr_1_reg_5981_pp1_iter13_reg <= f_V_addr_1_reg_5981_pp1_iter12_reg;
        f_V_addr_1_reg_5981_pp1_iter14_reg <= f_V_addr_1_reg_5981_pp1_iter13_reg;
        f_V_addr_1_reg_5981_pp1_iter15_reg <= f_V_addr_1_reg_5981_pp1_iter14_reg;
        f_V_addr_1_reg_5981_pp1_iter16_reg <= f_V_addr_1_reg_5981_pp1_iter15_reg;
        f_V_addr_1_reg_5981_pp1_iter17_reg <= f_V_addr_1_reg_5981_pp1_iter16_reg;
        f_V_addr_1_reg_5981_pp1_iter18_reg <= f_V_addr_1_reg_5981_pp1_iter17_reg;
        f_V_addr_1_reg_5981_pp1_iter19_reg <= f_V_addr_1_reg_5981_pp1_iter18_reg;
        f_V_addr_1_reg_5981_pp1_iter20_reg <= f_V_addr_1_reg_5981_pp1_iter19_reg;
        f_V_addr_1_reg_5981_pp1_iter21_reg <= f_V_addr_1_reg_5981_pp1_iter20_reg;
        f_V_addr_1_reg_5981_pp1_iter22_reg <= f_V_addr_1_reg_5981_pp1_iter21_reg;
        f_V_addr_1_reg_5981_pp1_iter2_reg <= f_V_addr_1_reg_5981;
        f_V_addr_1_reg_5981_pp1_iter3_reg <= f_V_addr_1_reg_5981_pp1_iter2_reg;
        f_V_addr_1_reg_5981_pp1_iter4_reg <= f_V_addr_1_reg_5981_pp1_iter3_reg;
        f_V_addr_1_reg_5981_pp1_iter5_reg <= f_V_addr_1_reg_5981_pp1_iter4_reg;
        f_V_addr_1_reg_5981_pp1_iter6_reg <= f_V_addr_1_reg_5981_pp1_iter5_reg;
        f_V_addr_1_reg_5981_pp1_iter7_reg <= f_V_addr_1_reg_5981_pp1_iter6_reg;
        f_V_addr_1_reg_5981_pp1_iter8_reg <= f_V_addr_1_reg_5981_pp1_iter7_reg;
        f_V_addr_1_reg_5981_pp1_iter9_reg <= f_V_addr_1_reg_5981_pp1_iter8_reg;
        icmp_ln189_reg_5926_pp1_iter10_reg <= icmp_ln189_reg_5926_pp1_iter9_reg;
        icmp_ln189_reg_5926_pp1_iter11_reg <= icmp_ln189_reg_5926_pp1_iter10_reg;
        icmp_ln189_reg_5926_pp1_iter12_reg <= icmp_ln189_reg_5926_pp1_iter11_reg;
        icmp_ln189_reg_5926_pp1_iter13_reg <= icmp_ln189_reg_5926_pp1_iter12_reg;
        icmp_ln189_reg_5926_pp1_iter14_reg <= icmp_ln189_reg_5926_pp1_iter13_reg;
        icmp_ln189_reg_5926_pp1_iter15_reg <= icmp_ln189_reg_5926_pp1_iter14_reg;
        icmp_ln189_reg_5926_pp1_iter16_reg <= icmp_ln189_reg_5926_pp1_iter15_reg;
        icmp_ln189_reg_5926_pp1_iter17_reg <= icmp_ln189_reg_5926_pp1_iter16_reg;
        icmp_ln189_reg_5926_pp1_iter18_reg <= icmp_ln189_reg_5926_pp1_iter17_reg;
        icmp_ln189_reg_5926_pp1_iter19_reg <= icmp_ln189_reg_5926_pp1_iter18_reg;
        icmp_ln189_reg_5926_pp1_iter20_reg <= icmp_ln189_reg_5926_pp1_iter19_reg;
        icmp_ln189_reg_5926_pp1_iter21_reg <= icmp_ln189_reg_5926_pp1_iter20_reg;
        icmp_ln189_reg_5926_pp1_iter22_reg <= icmp_ln189_reg_5926_pp1_iter21_reg;
        icmp_ln189_reg_5926_pp1_iter2_reg <= icmp_ln189_reg_5926_pp1_iter1_reg;
        icmp_ln189_reg_5926_pp1_iter3_reg <= icmp_ln189_reg_5926_pp1_iter2_reg;
        icmp_ln189_reg_5926_pp1_iter4_reg <= icmp_ln189_reg_5926_pp1_iter3_reg;
        icmp_ln189_reg_5926_pp1_iter5_reg <= icmp_ln189_reg_5926_pp1_iter4_reg;
        icmp_ln189_reg_5926_pp1_iter6_reg <= icmp_ln189_reg_5926_pp1_iter5_reg;
        icmp_ln189_reg_5926_pp1_iter7_reg <= icmp_ln189_reg_5926_pp1_iter6_reg;
        icmp_ln189_reg_5926_pp1_iter8_reg <= icmp_ln189_reg_5926_pp1_iter7_reg;
        icmp_ln189_reg_5926_pp1_iter9_reg <= icmp_ln189_reg_5926_pp1_iter8_reg;
        icmp_ln326_4_reg_6034_pp1_iter21_reg <= icmp_ln326_4_reg_6034;
        icmp_ln330_4_reg_6046_pp1_iter21_reg <= icmp_ln330_4_reg_6046;
        icmp_ln333_4_reg_6057_pp1_iter21_reg <= icmp_ln333_4_reg_6057;
        p_Result_29_reg_6023_pp1_iter21_reg <= p_Result_29_reg_6023;
        reg_V_18_reg_6017_pp1_iter21_reg <= reg_V_18_reg_6017;
        trunc_ln331_9_reg_6028_pp1_iter21_reg <= trunc_ln331_9_reg_6028;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_4835 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fxx_load_reg_4900 <= fxx_q0;
        fxy_load_reg_4910 <= fxy_q0;
        fyy_load_reg_4905 <= fyy_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g1_V_addr_reg_4965 <= zext_ln544_1_reg_4854_pp0_iter1_reg;
        g2_V_addr_reg_4971 <= zext_ln544_1_reg_4854_pp0_iter1_reg;
        g3_V_addr_reg_4977 <= zext_ln544_1_reg_4854_pp0_iter1_reg;
        g4_V_addr_reg_4983 <= zext_ln544_1_reg_4854_pp0_iter1_reg;
        g5_V_addr_reg_4989 <= zext_ln544_1_reg_4854_pp0_iter1_reg;
        g6_V_addr_2_reg_4995 <= zext_ln544_1_reg_4854_pp0_iter1_reg;
        g7_V_addr_2_reg_5001 <= zext_ln544_1_reg_4854_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g1_V_addr_reg_4965_pp0_iter10_reg <= g1_V_addr_reg_4965_pp0_iter9_reg;
        g1_V_addr_reg_4965_pp0_iter11_reg <= g1_V_addr_reg_4965_pp0_iter10_reg;
        g1_V_addr_reg_4965_pp0_iter3_reg <= g1_V_addr_reg_4965;
        g1_V_addr_reg_4965_pp0_iter4_reg <= g1_V_addr_reg_4965_pp0_iter3_reg;
        g1_V_addr_reg_4965_pp0_iter5_reg <= g1_V_addr_reg_4965_pp0_iter4_reg;
        g1_V_addr_reg_4965_pp0_iter6_reg <= g1_V_addr_reg_4965_pp0_iter5_reg;
        g1_V_addr_reg_4965_pp0_iter7_reg <= g1_V_addr_reg_4965_pp0_iter6_reg;
        g1_V_addr_reg_4965_pp0_iter8_reg <= g1_V_addr_reg_4965_pp0_iter7_reg;
        g1_V_addr_reg_4965_pp0_iter9_reg <= g1_V_addr_reg_4965_pp0_iter8_reg;
        g2_V_addr_reg_4971_pp0_iter10_reg <= g2_V_addr_reg_4971_pp0_iter9_reg;
        g2_V_addr_reg_4971_pp0_iter11_reg <= g2_V_addr_reg_4971_pp0_iter10_reg;
        g2_V_addr_reg_4971_pp0_iter3_reg <= g2_V_addr_reg_4971;
        g2_V_addr_reg_4971_pp0_iter4_reg <= g2_V_addr_reg_4971_pp0_iter3_reg;
        g2_V_addr_reg_4971_pp0_iter5_reg <= g2_V_addr_reg_4971_pp0_iter4_reg;
        g2_V_addr_reg_4971_pp0_iter6_reg <= g2_V_addr_reg_4971_pp0_iter5_reg;
        g2_V_addr_reg_4971_pp0_iter7_reg <= g2_V_addr_reg_4971_pp0_iter6_reg;
        g2_V_addr_reg_4971_pp0_iter8_reg <= g2_V_addr_reg_4971_pp0_iter7_reg;
        g2_V_addr_reg_4971_pp0_iter9_reg <= g2_V_addr_reg_4971_pp0_iter8_reg;
        g3_V_addr_reg_4977_pp0_iter10_reg <= g3_V_addr_reg_4977_pp0_iter9_reg;
        g3_V_addr_reg_4977_pp0_iter11_reg <= g3_V_addr_reg_4977_pp0_iter10_reg;
        g3_V_addr_reg_4977_pp0_iter3_reg <= g3_V_addr_reg_4977;
        g3_V_addr_reg_4977_pp0_iter4_reg <= g3_V_addr_reg_4977_pp0_iter3_reg;
        g3_V_addr_reg_4977_pp0_iter5_reg <= g3_V_addr_reg_4977_pp0_iter4_reg;
        g3_V_addr_reg_4977_pp0_iter6_reg <= g3_V_addr_reg_4977_pp0_iter5_reg;
        g3_V_addr_reg_4977_pp0_iter7_reg <= g3_V_addr_reg_4977_pp0_iter6_reg;
        g3_V_addr_reg_4977_pp0_iter8_reg <= g3_V_addr_reg_4977_pp0_iter7_reg;
        g3_V_addr_reg_4977_pp0_iter9_reg <= g3_V_addr_reg_4977_pp0_iter8_reg;
        g4_V_addr_reg_4983_pp0_iter10_reg <= g4_V_addr_reg_4983_pp0_iter9_reg;
        g4_V_addr_reg_4983_pp0_iter11_reg <= g4_V_addr_reg_4983_pp0_iter10_reg;
        g4_V_addr_reg_4983_pp0_iter3_reg <= g4_V_addr_reg_4983;
        g4_V_addr_reg_4983_pp0_iter4_reg <= g4_V_addr_reg_4983_pp0_iter3_reg;
        g4_V_addr_reg_4983_pp0_iter5_reg <= g4_V_addr_reg_4983_pp0_iter4_reg;
        g4_V_addr_reg_4983_pp0_iter6_reg <= g4_V_addr_reg_4983_pp0_iter5_reg;
        g4_V_addr_reg_4983_pp0_iter7_reg <= g4_V_addr_reg_4983_pp0_iter6_reg;
        g4_V_addr_reg_4983_pp0_iter8_reg <= g4_V_addr_reg_4983_pp0_iter7_reg;
        g4_V_addr_reg_4983_pp0_iter9_reg <= g4_V_addr_reg_4983_pp0_iter8_reg;
        g5_V_addr_reg_4989_pp0_iter10_reg <= g5_V_addr_reg_4989_pp0_iter9_reg;
        g5_V_addr_reg_4989_pp0_iter11_reg <= g5_V_addr_reg_4989_pp0_iter10_reg;
        g5_V_addr_reg_4989_pp0_iter3_reg <= g5_V_addr_reg_4989;
        g5_V_addr_reg_4989_pp0_iter4_reg <= g5_V_addr_reg_4989_pp0_iter3_reg;
        g5_V_addr_reg_4989_pp0_iter5_reg <= g5_V_addr_reg_4989_pp0_iter4_reg;
        g5_V_addr_reg_4989_pp0_iter6_reg <= g5_V_addr_reg_4989_pp0_iter5_reg;
        g5_V_addr_reg_4989_pp0_iter7_reg <= g5_V_addr_reg_4989_pp0_iter6_reg;
        g5_V_addr_reg_4989_pp0_iter8_reg <= g5_V_addr_reg_4989_pp0_iter7_reg;
        g5_V_addr_reg_4989_pp0_iter9_reg <= g5_V_addr_reg_4989_pp0_iter8_reg;
        g6_V_addr_2_reg_4995_pp0_iter10_reg <= g6_V_addr_2_reg_4995_pp0_iter9_reg;
        g6_V_addr_2_reg_4995_pp0_iter11_reg <= g6_V_addr_2_reg_4995_pp0_iter10_reg;
        g6_V_addr_2_reg_4995_pp0_iter3_reg <= g6_V_addr_2_reg_4995;
        g6_V_addr_2_reg_4995_pp0_iter4_reg <= g6_V_addr_2_reg_4995_pp0_iter3_reg;
        g6_V_addr_2_reg_4995_pp0_iter5_reg <= g6_V_addr_2_reg_4995_pp0_iter4_reg;
        g6_V_addr_2_reg_4995_pp0_iter6_reg <= g6_V_addr_2_reg_4995_pp0_iter5_reg;
        g6_V_addr_2_reg_4995_pp0_iter7_reg <= g6_V_addr_2_reg_4995_pp0_iter6_reg;
        g6_V_addr_2_reg_4995_pp0_iter8_reg <= g6_V_addr_2_reg_4995_pp0_iter7_reg;
        g6_V_addr_2_reg_4995_pp0_iter9_reg <= g6_V_addr_2_reg_4995_pp0_iter8_reg;
        g7_V_addr_2_reg_5001_pp0_iter10_reg <= g7_V_addr_2_reg_5001_pp0_iter9_reg;
        g7_V_addr_2_reg_5001_pp0_iter11_reg <= g7_V_addr_2_reg_5001_pp0_iter10_reg;
        g7_V_addr_2_reg_5001_pp0_iter3_reg <= g7_V_addr_2_reg_5001;
        g7_V_addr_2_reg_5001_pp0_iter4_reg <= g7_V_addr_2_reg_5001_pp0_iter3_reg;
        g7_V_addr_2_reg_5001_pp0_iter5_reg <= g7_V_addr_2_reg_5001_pp0_iter4_reg;
        g7_V_addr_2_reg_5001_pp0_iter6_reg <= g7_V_addr_2_reg_5001_pp0_iter5_reg;
        g7_V_addr_2_reg_5001_pp0_iter7_reg <= g7_V_addr_2_reg_5001_pp0_iter6_reg;
        g7_V_addr_2_reg_5001_pp0_iter8_reg <= g7_V_addr_2_reg_5001_pp0_iter7_reg;
        g7_V_addr_2_reg_5001_pp0_iter9_reg <= g7_V_addr_2_reg_5001_pp0_iter8_reg;
        icmp_ln124_reg_4835 <= icmp_ln124_fu_1584_p2;
        icmp_ln124_reg_4835_pp0_iter10_reg <= icmp_ln124_reg_4835_pp0_iter9_reg;
        icmp_ln124_reg_4835_pp0_iter11_reg <= icmp_ln124_reg_4835_pp0_iter10_reg;
        icmp_ln124_reg_4835_pp0_iter1_reg <= icmp_ln124_reg_4835;
        icmp_ln124_reg_4835_pp0_iter2_reg <= icmp_ln124_reg_4835_pp0_iter1_reg;
        icmp_ln124_reg_4835_pp0_iter3_reg <= icmp_ln124_reg_4835_pp0_iter2_reg;
        icmp_ln124_reg_4835_pp0_iter4_reg <= icmp_ln124_reg_4835_pp0_iter3_reg;
        icmp_ln124_reg_4835_pp0_iter5_reg <= icmp_ln124_reg_4835_pp0_iter4_reg;
        icmp_ln124_reg_4835_pp0_iter6_reg <= icmp_ln124_reg_4835_pp0_iter5_reg;
        icmp_ln124_reg_4835_pp0_iter7_reg <= icmp_ln124_reg_4835_pp0_iter6_reg;
        icmp_ln124_reg_4835_pp0_iter8_reg <= icmp_ln124_reg_4835_pp0_iter7_reg;
        icmp_ln124_reg_4835_pp0_iter9_reg <= icmp_ln124_reg_4835_pp0_iter8_reg;
        icmp_ln895_3_reg_5644 <= icmp_ln895_3_fu_3486_p2;
        icmp_ln895_4_reg_5648 <= icmp_ln895_4_fu_3502_p2;
        icmp_ln895_5_reg_5652 <= icmp_ln895_5_fu_3518_p2;
        icmp_ln895_6_reg_5656 <= icmp_ln895_6_fu_3534_p2;
        zext_ln544_1_reg_4854_pp0_iter1_reg[15 : 0] <= zext_ln544_1_reg_4854[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_4835_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        g1_V_load_reg_5007 <= g1_V_q0;
        g2_V_load_reg_5012 <= g2_V_q0;
        g3_V_load_reg_5017 <= g3_V_q0;
        g4_V_load_reg_5022 <= g4_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_4835_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        g5_V_load_reg_5062 <= g5_V_q0;
        tmp_11_reg_5067 <= grp_fu_936_p1;
        tmp_13_reg_5072 <= grp_fu_939_p1;
        tmp_3_reg_5047 <= grp_fu_930_p1;
        tmp_7_reg_5057 <= grp_fu_933_p1;
        tmp_s_reg_5037 <= grp_fu_927_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_4835_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_op_assign_2_reg_5112 <= grp_fu_905_p2;
        i_op_assign_3_reg_5117 <= grp_fu_910_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_4835_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_op_assign_4_reg_5122 <= grp_fu_915_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_op_assign_5_reg_5127 <= grp_fu_900_p2;
        i_op_assign_6_reg_5137 <= grp_fu_905_p2;
        i_op_assign_7_reg_5147 <= grp_fu_910_p2;
        tmp_10_reg_5132 <= grp_fu_933_p1;
        tmp_12_reg_5142 <= grp_fu_936_p1;
        tmp_14_reg_5152 <= grp_fu_939_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln189_reg_5926 <= icmp_ln189_fu_4177_p2;
        icmp_ln189_reg_5926_pp1_iter1_reg <= icmp_ln189_reg_5926;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_4835_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln326_1_reg_5179 <= icmp_ln326_1_fu_1756_p2;
        icmp_ln326_5_reg_5231 <= icmp_ln326_5_fu_1826_p2;
        icmp_ln326_7_reg_5283 <= icmp_ln326_7_fu_1896_p2;
        icmp_ln326_8_reg_5335 <= icmp_ln326_8_fu_1965_p2;
        icmp_ln330_1_reg_5191 <= icmp_ln330_1_fu_1768_p2;
        icmp_ln330_5_reg_5243 <= icmp_ln330_5_fu_1838_p2;
        icmp_ln330_7_reg_5295 <= icmp_ln330_7_fu_1908_p2;
        icmp_ln330_8_reg_5350 <= icmp_ln330_8_fu_1977_p2;
        icmp_ln332_1_reg_5196 <= icmp_ln332_1_fu_1774_p2;
        icmp_ln332_5_reg_5248 <= icmp_ln332_5_fu_1844_p2;
        icmp_ln332_7_reg_5300 <= icmp_ln332_7_fu_1914_p2;
        icmp_ln333_1_reg_5202 <= icmp_ln333_1_fu_1780_p2;
        icmp_ln333_5_reg_5254 <= icmp_ln333_5_fu_1850_p2;
        icmp_ln333_7_reg_5306 <= icmp_ln333_7_fu_1920_p2;
        or_ln330_2_reg_5208 <= or_ln330_2_fu_1786_p2;
        or_ln330_3_reg_5260 <= or_ln330_3_fu_1856_p2;
        or_ln330_4_reg_5312 <= or_ln330_4_fu_1926_p2;
        p_Result_20_reg_5168 <= reg_V_9_fu_1722_p1[32'd63];
        p_Result_21_reg_5220 <= reg_V_10_fu_1792_p1[32'd63];
        p_Result_22_reg_5272 <= reg_V_11_fu_1862_p1[32'd63];
        p_Result_23_reg_5324 <= reg_V_12_fu_1932_p1[32'd63];
        reg_V_10_reg_5214 <= reg_V_10_fu_1792_p1;
        reg_V_11_reg_5266 <= reg_V_11_fu_1862_p1;
        reg_V_12_reg_5318 <= reg_V_12_fu_1932_p1;
        reg_V_9_reg_5162 <= reg_V_9_fu_1722_p1;
        sh_amt_1_reg_5185 <= sh_amt_1_fu_1762_p2;
        sh_amt_3_reg_5237 <= sh_amt_3_fu_1832_p2;
        sh_amt_5_reg_5289 <= sh_amt_5_fu_1902_p2;
        sh_amt_7_reg_5342 <= sh_amt_7_fu_1971_p2;
        trunc_ln331_1_reg_5225 <= trunc_ln331_1_fu_1822_p1;
        trunc_ln331_2_reg_5277 <= trunc_ln331_2_fu_1892_p1;
        trunc_ln331_3_reg_5329 <= trunc_ln331_3_fu_1961_p1;
        trunc_ln331_reg_5173 <= trunc_ln331_fu_1752_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        icmp_ln326_2_reg_5809 <= icmp_ln326_2_fu_3723_p2;
        icmp_ln326_6_reg_5861 <= icmp_ln326_6_fu_3793_p2;
        icmp_ln330_2_reg_5821 <= icmp_ln330_2_fu_3735_p2;
        icmp_ln330_6_reg_5873 <= icmp_ln330_6_fu_3805_p2;
        icmp_ln332_2_reg_5826 <= icmp_ln332_2_fu_3741_p2;
        icmp_ln332_6_reg_5878 <= icmp_ln332_6_fu_3811_p2;
        icmp_ln333_2_reg_5832 <= icmp_ln333_2_fu_3747_p2;
        icmp_ln333_6_reg_5884 <= icmp_ln333_6_fu_3817_p2;
        or_ln330_10_reg_5890 <= or_ln330_10_fu_3823_p2;
        or_ln330_9_reg_5838 <= or_ln330_9_fu_3753_p2;
        p_Result_27_reg_5798 <= reg_V_16_fu_3689_p1[32'd63];
        p_Result_28_reg_5850 <= reg_V_17_fu_3759_p1[32'd63];
        reg_V_16_reg_5792 <= reg_V_16_fu_3689_p1;
        reg_V_17_reg_5844 <= reg_V_17_fu_3759_p1;
        sh_amt_20_reg_5815 <= sh_amt_20_fu_3729_p2;
        sh_amt_22_reg_5867 <= sh_amt_22_fu_3799_p2;
        trunc_ln331_10_reg_5803 <= trunc_ln331_10_fu_3719_p1;
        trunc_ln331_11_reg_5855 <= trunc_ln331_11_fu_3789_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln326_3_reg_4770 <= icmp_ln326_3_fu_1200_p2;
        icmp_ln326_reg_4718 <= icmp_ln326_fu_1130_p2;
        icmp_ln330_3_reg_4782 <= icmp_ln330_3_fu_1212_p2;
        icmp_ln330_reg_4730 <= icmp_ln330_fu_1142_p2;
        icmp_ln332_3_reg_4787 <= icmp_ln332_3_fu_1218_p2;
        icmp_ln332_reg_4735 <= icmp_ln332_fu_1148_p2;
        icmp_ln333_3_reg_4793 <= icmp_ln333_3_fu_1224_p2;
        icmp_ln333_reg_4741 <= icmp_ln333_fu_1154_p2;
        or_ln330_1_reg_4799 <= or_ln330_1_fu_1230_p2;
        or_ln330_reg_4747 <= or_ln330_fu_1160_p2;
        p_Result_18_reg_4707 <= reg_V_fu_1096_p1[32'd63];
        p_Result_19_reg_4759 <= reg_V_8_fu_1166_p1[32'd63];
        reg_V_8_reg_4753 <= reg_V_8_fu_1166_p1;
        reg_V_reg_4701 <= reg_V_fu_1096_p1;
        sh_amt_16_reg_4776 <= sh_amt_16_fu_1206_p2;
        sh_amt_reg_4724 <= sh_amt_fu_1136_p2;
        trunc_ln331_7_reg_4712 <= trunc_ln331_7_fu_1126_p1;
        trunc_ln331_8_reg_4764 <= trunc_ln331_8_fu_1196_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_reg_5926_pp1_iter19_reg == 1'd0))) begin
        icmp_ln326_4_reg_6034 <= icmp_ln326_4_fu_4376_p2;
        icmp_ln330_4_reg_6046 <= icmp_ln330_4_fu_4388_p2;
        icmp_ln332_4_reg_6051 <= icmp_ln332_4_fu_4394_p2;
        icmp_ln333_4_reg_6057 <= icmp_ln333_4_fu_4400_p2;
        or_ln330_11_reg_6063 <= or_ln330_11_fu_4406_p2;
        p_Result_29_reg_6023 <= reg_V_18_fu_4342_p1[32'd63];
        reg_V_18_reg_6017 <= reg_V_18_fu_4342_p1;
        sh_amt_18_reg_6040 <= sh_amt_18_fu_4382_p2;
        trunc_ln331_9_reg_6028 <= trunc_ln331_9_fu_4372_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln326_8_reg_5335_pp0_iter10_reg <= icmp_ln326_8_reg_5335;
        icmp_ln330_8_reg_5350_pp0_iter10_reg <= icmp_ln330_8_reg_5350;
        icmp_ln895_1_reg_5621 <= icmp_ln895_1_fu_3238_p2;
        icmp_ln895_2_reg_5625 <= icmp_ln895_2_fu_3254_p2;
        p_Result_23_reg_5324_pp0_iter10_reg <= p_Result_23_reg_5324;
        trunc_ln331_3_reg_5329_pp0_iter10_reg <= trunc_ln331_3_reg_5329;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        mul_ln68_1_reg_5707 <= mul_ln68_1_fu_3598_p2;
        mul_ln68_reg_5702 <= mul_ln68_fu_3592_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((icmp_ln124_reg_4835 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_942 <= fx_V_q0;
        reg_954 <= fy_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_946 <= adj_fx_q0;
        reg_958 <= adj_fy_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_reg_5926_pp1_iter7_reg == 1'd0) & (ap_enable_reg_pp1_iter8 == 1'b1)))) begin
        reg_950 <= f_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_reg_5926_pp1_iter7_reg == 1'd0) & (ap_enable_reg_pp1_iter8 == 1'b1)) | ((icmp_ln124_reg_4835_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_962 <= grp_fu_921_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_reg_5926_pp1_iter13_reg == 1'd0) & (ap_enable_reg_pp1_iter14 == 1'b1)) | ((icmp_ln124_reg_4835_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_967 <= grp_fu_924_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) | ((icmp_ln124_reg_4835_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_973 <= g6_V_q0;
        reg_977 <= g7_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_reg_5926_pp1_iter13_reg == 1'd0) & (ap_enable_reg_pp1_iter14 == 1'b1)) | ((icmp_ln124_reg_4835_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_981 <= grp_fu_900_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_reg_5926_pp1_iter18_reg == 1'd0) & (ap_enable_reg_pp1_iter19 == 1'b1)) | ((icmp_ln124_reg_4835_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_986 <= grp_fu_884_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln124_reg_4835_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_990 <= grp_fu_888_p2;
        reg_994 <= grp_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        ret_V_10_reg_5772 <= grp_fu_4602_p3;
        ret_V_12_reg_5777 <= grp_fu_4610_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ret_V_2_reg_4681 <= grp_fu_4586_p3;
        ret_V_5_reg_4686 <= grp_fu_4594_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_reg_5926_pp1_iter1_reg == 1'd0))) begin
        ret_V_8_reg_6002 <= ret_V_8_fu_4327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_fu_1584_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln129_1_reg_4849 <= select_ln129_1_fu_1616_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_fu_1584_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln129_reg_4844 <= select_ln129_fu_1608_p3;
        zext_ln544_1_reg_4854[15 : 0] <= zext_ln544_1_fu_1646_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_fu_4177_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln194_1_reg_5935 <= select_ln194_1_fu_4209_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln326_8_reg_5335 == 1'd0) & (icmp_ln124_reg_4835_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln333_10_reg_5406 <= select_ln333_10_fu_2379_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln351_10_reg_5634 <= select_ln351_10_fu_3407_p3;
        select_ln351_11_reg_5639 <= select_ln351_11_fu_3469_p3;
        select_ln351_9_reg_5629 <= select_ln351_9_fu_3345_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        select_ln351_2_reg_4830 <= select_ln351_2_fu_1577_p3;
        select_ln351_reg_4825 <= select_ln351_fu_1515_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        select_ln351_3_reg_5916 <= select_ln351_3_fu_4108_p3;
        select_ln351_6_reg_5921 <= select_ln351_6_fu_4170_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_reg_5926_pp1_iter21_reg == 1'd0))) begin
        select_ln351_5_reg_6079 <= select_ln351_5_fu_4579_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_1_reg_5092 <= grp_fu_921_p1;
        tmp_2_reg_5102 <= grp_fu_927_p1;
        tmp_4_reg_5107 <= grp_fu_930_p1;
        tmp_9_reg_5097 <= grp_fu_924_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        val_assign_5_reg_5157 <= grp_fu_896_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        x_1_reg_4635 <= x_1_fu_1028_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        x_3_reg_5729 <= x_3_fu_3634_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        x_reg_5676 <= x_fu_3570_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        y_1_reg_4622 <= y_1_fu_1004_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        y_2_reg_5663 <= y_2_fu_3546_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        y_4_reg_5716 <= y_4_fu_3610_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln111_fu_998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        zext_ln113_reg_4627[14 : 7] <= zext_ln113_fu_1018_p1[14 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln167_fu_3540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        zext_ln169_reg_5668[14 : 7] <= zext_ln169_fu_3560_p1[14 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln180_fu_3604_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state57))) begin
        zext_ln182_reg_5721[14 : 7] <= zext_ln182_fu_3624_p1[14 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_fu_1022_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        zext_ln215_1_reg_4640[15 : 0] <= zext_ln215_1_fu_1043_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln169_fu_3564_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        zext_ln215_3_reg_5681[15 : 0] <= zext_ln215_3_fu_3585_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln182_fu_3628_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state58))) begin
        zext_ln215_5_reg_5734[15 : 0] <= zext_ln215_5_fu_3649_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_fu_4177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        zext_ln544_3_reg_5940[15 : 0] <= zext_ln544_3_fu_4239_p1[15 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        Sxf_V_address0 = zext_ln544_1_fu_1646_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        Sxf_V_address0 = zext_ln215_1_reg_4640;
    end else begin
        Sxf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        Sxf_V_ce0 = 1'b1;
    end else begin
        Sxf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        Sxf_V_we0 = 1'b1;
    end else begin
        Sxf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        Sxtf_V_address0 = zext_ln544_3_fu_4239_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        Sxtf_V_address0 = zext_ln215_5_reg_5734;
    end else begin
        Sxtf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state70) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Sxtf_V_ce0 = 1'b1;
    end else begin
        Sxtf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        Sxtf_V_we0 = 1'b1;
    end else begin
        Sxtf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        Syf_V_address0 = zext_ln544_1_fu_1646_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        Syf_V_address0 = zext_ln215_1_reg_4640;
    end else begin
        Syf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        Syf_V_ce0 = 1'b1;
    end else begin
        Syf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        Syf_V_we0 = 1'b1;
    end else begin
        Syf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        Sytf_V_address0 = zext_ln544_3_fu_4239_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        Sytf_V_address0 = zext_ln215_5_reg_5734;
    end else begin
        Sytf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state70) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Sytf_V_ce0 = 1'b1;
    end else begin
        Sytf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        Sytf_V_we0 = 1'b1;
    end else begin
        Sytf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        adjChImg_V_address0 = zext_ln215_3_fu_3585_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        adjChImg_V_address0 = zext_ln215_1_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        adjChImg_V_address0 = grp_my_filter_fx6_fu_874_data_in_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        adjChImg_V_address0 = grp_my_filter_fy5_fu_857_data_in_V_address0;
    end else begin
        adjChImg_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        adjChImg_V_address1 = grp_my_filter_fx6_fu_874_data_in_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        adjChImg_V_address1 = grp_my_filter_fy5_fu_857_data_in_V_address1;
    end else begin
        adjChImg_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state53))) begin
        adjChImg_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        adjChImg_V_ce0 = grp_my_filter_fx6_fu_874_data_in_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        adjChImg_V_ce0 = grp_my_filter_fy5_fu_857_data_in_V_ce0;
    end else begin
        adjChImg_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        adjChImg_V_ce1 = grp_my_filter_fx6_fu_874_data_in_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        adjChImg_V_ce1 = grp_my_filter_fy5_fu_857_data_in_V_ce1;
    end else begin
        adjChImg_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        adj_fx_address0 = zext_ln215_5_fu_3649_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        adj_fx_address0 = zext_ln215_1_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        adj_fx_address0 = grp_my_filter_fx6_fu_874_data_out_V_address0;
    end else begin
        adj_fx_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state58))) begin
        adj_fx_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        adj_fx_ce0 = grp_my_filter_fx6_fu_874_data_out_V_ce0;
    end else begin
        adj_fx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        adj_fx_we0 = grp_my_filter_fx6_fu_874_data_out_V_we0;
    end else begin
        adj_fx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        adj_fy_address0 = zext_ln215_5_fu_3649_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        adj_fy_address0 = zext_ln215_1_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        adj_fy_address0 = grp_my_filter_fy5_fu_857_data_out_V_address0;
    end else begin
        adj_fy_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state58))) begin
        adj_fy_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        adj_fy_ce0 = grp_my_filter_fy5_fu_857_data_out_V_ce0;
    end else begin
        adj_fy_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        adj_fy_we0 = grp_my_filter_fy5_fu_857_data_out_V_we0;
    end else begin
        adj_fy_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln124_fu_1584_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state21 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state21 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln189_fu_4177_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state71 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state71 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state95) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter19 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter23 == 1'b0) & (ap_enable_reg_pp1_iter22 == 1'b0) & (ap_enable_reg_pp1_iter21 == 1'b0) & (ap_enable_reg_pp1_iter20 == 1'b0) & (ap_enable_reg_pp1_iter18 == 1'b0) & (ap_enable_reg_pp1_iter17 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4835 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_738_p4 = add_ln124_reg_4839;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_738_p4 = indvar_flatten_reg_734;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4835 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_x77_0_phi_fu_760_p4 = x_4_reg_4925;
    end else begin
        ap_phi_mux_x77_0_phi_fu_760_p4 = x77_0_reg_756;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4835 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_y76_0_phi_fu_749_p4 = select_ln129_1_reg_4849;
    end else begin
        ap_phi_mux_y76_0_phi_fu_749_p4 = y76_0_reg_745;
    end
end

always @ (*) begin
    if (((icmp_ln189_reg_5926 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_y99_0_phi_fu_826_p4 = select_ln194_1_reg_5935;
    end else begin
        ap_phi_mux_y99_0_phi_fu_826_p4 = y99_0_reg_822;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        cross_X_address0 = zext_ln215_5_reg_5734;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        cross_X_address0 = grp_my_filter_fx6_fu_866_data_out_V_address0;
    end else begin
        cross_X_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        cross_X_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        cross_X_ce0 = grp_my_filter_fx6_fu_866_data_out_V_ce0;
    end else begin
        cross_X_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        cross_X_we0 = grp_my_filter_fx6_fu_866_data_out_V_we0;
    end else begin
        cross_X_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        cross_Y_address0 = zext_ln215_5_reg_5734;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        cross_Y_address0 = grp_my_filter_fy5_fu_844_data_out_V_address0;
    end else begin
        cross_Y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        cross_Y_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        cross_Y_ce0 = grp_my_filter_fy5_fu_844_data_out_V_ce0;
    end else begin
        cross_Y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        cross_Y_we0 = grp_my_filter_fy5_fu_844_data_out_V_we0;
    end else begin
        cross_Y_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        f_V_address0 = f_V_addr_1_reg_5981_pp1_iter6_reg;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        f_V_address0 = zext_ln215_1_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        f_V_address0 = grp_my_filter_fx6_fu_866_data_in_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        f_V_address0 = grp_my_filter_fy5_fu_844_data_in_V_address0;
    end else begin
        f_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter23 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        f_V_address1 = f_V_addr_1_reg_5981_pp1_iter22_reg;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        f_V_address1 = grp_my_filter_fx6_fu_866_data_in_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        f_V_address1 = grp_my_filter_fy5_fu_844_data_in_V_address1;
    end else begin
        f_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1)))) begin
        f_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        f_V_ce0 = grp_my_filter_fx6_fu_866_data_in_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        f_V_ce0 = grp_my_filter_fy5_fu_844_data_in_V_ce0;
    end else begin
        f_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter23 == 1'b1))) begin
        f_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        f_V_ce1 = grp_my_filter_fx6_fu_866_data_in_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        f_V_ce1 = grp_my_filter_fy5_fu_844_data_in_V_ce1;
    end else begin
        f_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln189_reg_5926_pp1_iter22_reg == 1'd0) & (ap_enable_reg_pp1_iter23 == 1'b1))) begin
        f_V_we1 = 1'b1;
    end else begin
        f_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        fx_V_address0 = zext_ln544_1_fu_1646_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        fx_V_address0 = zext_ln215_1_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        fx_V_address0 = grp_my_filter_fx6_fu_866_data_in_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fx_V_address0 = grp_my_filter_fx6_fu_866_data_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fx_V_address0 = grp_my_filter_fy5_fu_851_data_in_V_address0;
    end else begin
        fx_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        fx_V_address1 = grp_my_filter_fx6_fu_866_data_in_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fx_V_address1 = grp_my_filter_fy5_fu_851_data_in_V_address1;
    end else begin
        fx_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        fx_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        fx_V_ce0 = grp_my_filter_fx6_fu_866_data_in_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fx_V_ce0 = grp_my_filter_fx6_fu_866_data_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fx_V_ce0 = grp_my_filter_fy5_fu_851_data_in_V_ce0;
    end else begin
        fx_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        fx_V_ce1 = grp_my_filter_fx6_fu_866_data_in_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fx_V_ce1 = grp_my_filter_fy5_fu_851_data_in_V_ce1;
    end else begin
        fx_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        fx_V_we0 = grp_my_filter_fx6_fu_866_data_out_V_we0;
    end else begin
        fx_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        fxx_address0 = zext_ln544_1_fu_1646_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        fxx_address0 = grp_my_filter_fx6_fu_866_data_out_V_address0;
    end else begin
        fxx_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        fxx_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        fxx_ce0 = grp_my_filter_fx6_fu_866_data_out_V_ce0;
    end else begin
        fxx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        fxx_we0 = grp_my_filter_fx6_fu_866_data_out_V_we0;
    end else begin
        fxx_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        fxy_address0 = zext_ln544_1_fu_1646_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fxy_address0 = grp_my_filter_fy5_fu_851_data_out_V_address0;
    end else begin
        fxy_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        fxy_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fxy_ce0 = grp_my_filter_fy5_fu_851_data_out_V_ce0;
    end else begin
        fxy_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fxy_we0 = grp_my_filter_fy5_fu_851_data_out_V_we0;
    end else begin
        fxy_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        fy_V_address0 = zext_ln544_1_fu_1646_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        fy_V_address0 = zext_ln215_1_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fy_V_address0 = grp_my_filter_fy5_fu_844_data_in_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        fy_V_address0 = grp_my_filter_fy5_fu_844_data_out_V_address0;
    end else begin
        fy_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        fy_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fy_V_ce0 = grp_my_filter_fy5_fu_844_data_in_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        fy_V_ce0 = grp_my_filter_fy5_fu_844_data_out_V_ce0;
    end else begin
        fy_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fy_V_ce1 = grp_my_filter_fy5_fu_844_data_in_V_ce1;
    end else begin
        fy_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        fy_V_we0 = grp_my_filter_fy5_fu_844_data_out_V_we0;
    end else begin
        fy_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        fyy_address0 = zext_ln544_1_fu_1646_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fyy_address0 = grp_my_filter_fy5_fu_844_data_out_V_address0;
    end else begin
        fyy_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        fyy_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fyy_ce0 = grp_my_filter_fy5_fu_844_data_out_V_ce0;
    end else begin
        fyy_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fyy_we0 = grp_my_filter_fy5_fu_844_data_out_V_we0;
    end else begin
        fyy_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        g1_V_address0 = g1_V_addr_reg_4965_pp0_iter11_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        g1_V_address0 = zext_ln544_1_reg_4854_pp0_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g1_V_address0 = grp_my_filter_fx6_fu_866_data_in_V_address0;
    end else begin
        g1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        g1_V_address1 = g1_V_addr_reg_4965_pp0_iter10_reg;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g1_V_address1 = grp_my_filter_fx6_fu_866_data_in_V_address1;
    end else begin
        g1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        g1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g1_V_ce0 = grp_my_filter_fx6_fu_866_data_in_V_ce0;
    end else begin
        g1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g1_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g1_V_ce1 = grp_my_filter_fx6_fu_866_data_in_V_ce1;
    end else begin
        g1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln895_reg_5617 == 1'd1))) begin
        g1_V_we0 = 1'b1;
    end else begin
        g1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g1_V_we1 = 1'b1;
    end else begin
        g1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        g2_V_address0 = g2_V_addr_reg_4971_pp0_iter11_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        g2_V_address0 = zext_ln544_1_reg_4854_pp0_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g2_V_address0 = grp_my_filter_fy5_fu_844_data_in_V_address0;
    end else begin
        g2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        g2_V_address1 = g2_V_addr_reg_4971_pp0_iter10_reg;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g2_V_address1 = grp_my_filter_fy5_fu_844_data_in_V_address1;
    end else begin
        g2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        g2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g2_V_ce0 = grp_my_filter_fy5_fu_844_data_in_V_ce0;
    end else begin
        g2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g2_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g2_V_ce1 = grp_my_filter_fy5_fu_844_data_in_V_ce1;
    end else begin
        g2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln895_1_reg_5621 == 1'd1))) begin
        g2_V_we0 = 1'b1;
    end else begin
        g2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g2_V_we1 = 1'b1;
    end else begin
        g2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        g3_V_address0 = g3_V_addr_reg_4977_pp0_iter11_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        g3_V_address0 = zext_ln544_1_reg_4854_pp0_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g3_V_address0 = grp_my_filter_fx6_fu_874_data_in_V_address0;
    end else begin
        g3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        g3_V_address1 = g3_V_addr_reg_4977_pp0_iter10_reg;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g3_V_address1 = grp_my_filter_fx6_fu_874_data_in_V_address1;
    end else begin
        g3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        g3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g3_V_ce0 = grp_my_filter_fx6_fu_874_data_in_V_ce0;
    end else begin
        g3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g3_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g3_V_ce1 = grp_my_filter_fx6_fu_874_data_in_V_ce1;
    end else begin
        g3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln895_2_reg_5625 == 1'd1))) begin
        g3_V_we0 = 1'b1;
    end else begin
        g3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g3_V_we1 = 1'b1;
    end else begin
        g3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        g3x_V_address0 = grp_my_filter_fx6_fu_874_data_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        g3x_V_address0 = grp_my_filter_fx6_fu_866_data_in_V_address0;
    end else begin
        g3x_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        g3x_V_ce0 = grp_my_filter_fx6_fu_874_data_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        g3x_V_ce0 = grp_my_filter_fx6_fu_866_data_in_V_ce0;
    end else begin
        g3x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        g3x_V_ce1 = grp_my_filter_fx6_fu_866_data_in_V_ce1;
    end else begin
        g3x_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        g3x_V_we0 = grp_my_filter_fx6_fu_874_data_out_V_we0;
    end else begin
        g3x_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        g4_V_address0 = g4_V_addr_reg_4983_pp0_iter11_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        g4_V_address0 = zext_ln544_1_reg_4854_pp0_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g4_V_address0 = grp_my_filter_fy5_fu_851_data_in_V_address0;
    end else begin
        g4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        g4_V_address1 = g4_V_addr_reg_4983_pp0_iter10_reg;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g4_V_address1 = grp_my_filter_fy5_fu_851_data_in_V_address1;
    end else begin
        g4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        g4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g4_V_ce0 = grp_my_filter_fy5_fu_851_data_in_V_ce0;
    end else begin
        g4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g4_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g4_V_ce1 = grp_my_filter_fy5_fu_851_data_in_V_ce1;
    end else begin
        g4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln895_3_reg_5644 == 1'd1))) begin
        g4_V_we0 = 1'b1;
    end else begin
        g4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_4835_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g4_V_we1 = 1'b1;
    end else begin
        g4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        g4y_V_address0 = grp_my_filter_fy5_fu_851_data_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        g4y_V_address0 = grp_my_filter_fy5_fu_844_data_in_V_address0;
    end else begin
        g4y_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        g4y_V_ce0 = grp_my_filter_fy5_fu_851_data_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        g4y_V_ce0 = grp_my_filter_fy5_fu_844_data_in_V_ce0;
    end else begin
        g4y_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        g4y_V_ce1 = grp_my_filter_fy5_fu_844_data_in_V_ce1;
    end else begin
        g4y_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        g4y_V_we0 = grp_my_filter_fy5_fu_851_data_out_V_we0;
    end else begin
        g4y_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        g5_V_address0 = g5_V_addr_reg_4989_pp0_iter11_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        g5_V_address0 = g5_V_addr_reg_4989;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        g5_V_address0 = grp_my_filter_fx6_fu_866_data_in_V_address0;
    end else begin
        g5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        g5_V_address1 = g5_V_addr_reg_4989_pp0_iter11_reg;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        g5_V_address1 = grp_my_filter_fx6_fu_866_data_in_V_address1;
    end else begin
        g5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        g5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        g5_V_ce0 = grp_my_filter_fx6_fu_866_data_in_V_ce0;
    end else begin
        g5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        g5_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        g5_V_ce1 = grp_my_filter_fx6_fu_866_data_in_V_ce1;
    end else begin
        g5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4835_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g5_V_we0 = 1'b1;
    end else begin
        g5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln895_4_reg_5648 == 1'd1))) begin
        g5_V_we1 = 1'b1;
    end else begin
        g5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        g5x_V_address0 = grp_my_filter_fx6_fu_866_data_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g5x_V_address0 = grp_my_filter_fy5_fu_857_data_in_V_address0;
    end else begin
        g5x_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        g5x_V_ce0 = grp_my_filter_fx6_fu_866_data_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        g5x_V_ce0 = grp_my_filter_fy5_fu_857_data_in_V_ce0;
    end else begin
        g5x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        g5x_V_ce1 = grp_my_filter_fy5_fu_857_data_in_V_ce1;
    end else begin
        g5x_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        g5x_V_we0 = grp_my_filter_fx6_fu_866_data_out_V_we0;
    end else begin
        g5x_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        g6_V_address0 = zext_ln215_5_fu_3649_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        g6_V_address0 = g6_V_addr_2_reg_4995_pp0_iter11_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        g6_V_address0 = g6_V_addr_2_reg_4995;
    end else begin
        g6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        g6_V_address1 = zext_ln215_3_fu_3585_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        g6_V_address1 = g6_V_addr_2_reg_4995_pp0_iter11_reg;
    end else begin
        g6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        g6_V_ce0 = 1'b1;
    end else begin
        g6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1)))) begin
        g6_V_ce1 = 1'b1;
    end else begin
        g6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4835_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g6_V_we0 = 1'b1;
    end else begin
        g6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln895_5_reg_5652 == 1'd1))) begin
        g6_V_we1 = 1'b1;
    end else begin
        g6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        g7_V_address0 = zext_ln215_5_fu_3649_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        g7_V_address0 = g7_V_addr_2_reg_5001_pp0_iter11_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        g7_V_address0 = g7_V_addr_2_reg_5001;
    end else begin
        g7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        g7_V_address1 = zext_ln215_3_fu_3585_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        g7_V_address1 = g7_V_addr_2_reg_5001_pp0_iter11_reg;
    end else begin
        g7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        g7_V_ce0 = 1'b1;
    end else begin
        g7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1)))) begin
        g7_V_ce1 = 1'b1;
    end else begin
        g7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4835_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g7_V_we0 = 1'b1;
    end else begin
        g7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln895_6_reg_5656 == 1'd1))) begin
        g7_V_we1 = 1'b1;
    end else begin
        g7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_00001) & (icmp_ln189_reg_5926_pp1_iter14_reg == 1'd0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        grp_fu_884_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (icmp_ln124_reg_4835_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (icmp_ln124_reg_4835_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_884_opcode = 2'd0;
    end else begin
        grp_fu_884_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_884_p0 = reg_967;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_884_p0 = tmp_10_reg_5132;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_884_p0 = tmp_1_reg_5092;
    end else begin
        grp_fu_884_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_884_p1 = i_op_assign_5_reg_5127;
    end else if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0)))) begin
        grp_fu_884_p1 = reg_981;
    end else begin
        grp_fu_884_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_888_p0 = tmp_12_reg_5142;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_888_p0 = tmp_9_reg_5097;
        end else begin
            grp_fu_888_p0 = 'bx;
        end
    end else begin
        grp_fu_888_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_888_p1 = i_op_assign_6_reg_5137;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_888_p1 = i_op_assign_2_reg_5112;
        end else begin
            grp_fu_888_p1 = 'bx;
        end
    end else begin
        grp_fu_888_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_892_p0 = tmp_14_reg_5152;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_892_p0 = tmp_2_reg_5102;
        end else begin
            grp_fu_892_p0 = 'bx;
        end
    end else begin
        grp_fu_892_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_892_p1 = i_op_assign_7_reg_5147;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_892_p1 = i_op_assign_3_reg_5117;
        end else begin
            grp_fu_892_p1 = 'bx;
        end
    end else begin
        grp_fu_892_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_900_p0 = tmp_7_reg_5057;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0)))) begin
        grp_fu_900_p0 = reg_962;
    end else begin
        grp_fu_900_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_900_p1 = 64'd4581421828931458171;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_900_p1 = 64'd4600877379321698714;
    end else begin
        grp_fu_900_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_905_p0 = tmp_11_reg_5067;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_905_p0 = reg_967;
        end else begin
            grp_fu_905_p0 = 'bx;
        end
    end else begin
        grp_fu_905_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_910_p0 = tmp_13_reg_5072;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_910_p0 = tmp_s_reg_5037;
        end else begin
            grp_fu_910_p0 = 'bx;
        end
    end else begin
        grp_fu_910_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_921_p0 = sext_ln1429_16_fu_4333_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_921_p0 = sext_ln1429_18_fu_3681_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_921_p0 = sext_ln1429_1_fu_1692_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_921_p0 = sext_ln1429_fu_1662_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_921_p0 = sext_ln1429_14_fu_1088_p1;
    end else begin
        grp_fu_921_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_924_p0 = sext_ln1429_17_fu_4337_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_924_p0 = sext_ln1429_19_fu_3685_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_924_p0 = sext_ln1429_3_fu_1696_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_924_p0 = sext_ln1429_2_fu_1667_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_924_p0 = sext_ln1429_15_fu_1092_p1;
    end else begin
        grp_fu_924_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_927_p0 = sext_ln1429_5_fu_1700_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_927_p0 = sext_ln1429_4_fu_1672_p1;
    end else begin
        grp_fu_927_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_930_p0 = sext_ln1429_7_fu_1704_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_930_p0 = sext_ln1429_6_fu_1676_p1;
    end else begin
        grp_fu_930_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_933_p0 = sext_ln1429_9_fu_1708_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_933_p0 = sext_ln1429_8_fu_1680_p1;
    end else begin
        grp_fu_933_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_936_p0 = sext_ln1429_11_fu_1712_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_936_p0 = sext_ln1429_10_fu_1684_p1;
    end else begin
        grp_fu_936_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_939_p0 = sext_ln1429_13_fu_1717_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_939_p0 = sext_ln1429_12_fu_1688_p1;
    end else begin
        grp_fu_939_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_my_filter_fx6_fu_866_data_in_V_q0 = temp_cross6_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_my_filter_fx6_fu_866_data_in_V_q0 = g3x_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_my_filter_fx6_fu_866_data_in_V_q0 = g1_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_my_filter_fx6_fu_866_data_in_V_q0 = g5_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_my_filter_fx6_fu_866_data_in_V_q0 = fx_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_my_filter_fx6_fu_866_data_in_V_q0 = f_V_q0;
    end else begin
        grp_my_filter_fx6_fu_866_data_in_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_my_filter_fx6_fu_866_data_in_V_q1 = temp_cross6_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_my_filter_fx6_fu_866_data_in_V_q1 = g3x_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_my_filter_fx6_fu_866_data_in_V_q1 = g1_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_my_filter_fx6_fu_866_data_in_V_q1 = g5_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_my_filter_fx6_fu_866_data_in_V_q1 = fx_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_my_filter_fx6_fu_866_data_in_V_q1 = f_V_q1;
    end else begin
        grp_my_filter_fx6_fu_866_data_in_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_my_filter_fx6_fu_874_data_in_V_q0 = g3_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_my_filter_fx6_fu_874_data_in_V_q0 = adjChImg_V_q0;
    end else begin
        grp_my_filter_fx6_fu_874_data_in_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_my_filter_fx6_fu_874_data_in_V_q1 = g3_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_my_filter_fx6_fu_874_data_in_V_q1 = adjChImg_V_q1;
    end else begin
        grp_my_filter_fx6_fu_874_data_in_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_my_filter_fy5_fu_844_data_in_V_q0 = temp_cross7_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_my_filter_fy5_fu_844_data_in_V_q0 = g4y_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_my_filter_fy5_fu_844_data_in_V_q0 = g2_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_my_filter_fy5_fu_844_data_in_V_q0 = fy_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_my_filter_fy5_fu_844_data_in_V_q0 = f_V_q0;
    end else begin
        grp_my_filter_fy5_fu_844_data_in_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_my_filter_fy5_fu_844_data_in_V_q1 = temp_cross7_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_my_filter_fy5_fu_844_data_in_V_q1 = g4y_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_my_filter_fy5_fu_844_data_in_V_q1 = g2_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_my_filter_fy5_fu_844_data_in_V_q1 = fy_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_my_filter_fy5_fu_844_data_in_V_q1 = f_V_q1;
    end else begin
        grp_my_filter_fy5_fu_844_data_in_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_my_filter_fy5_fu_851_data_in_V_q0 = g4_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_my_filter_fy5_fu_851_data_in_V_q0 = fx_V_q0;
    end else begin
        grp_my_filter_fy5_fu_851_data_in_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_my_filter_fy5_fu_851_data_in_V_q1 = g4_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_my_filter_fy5_fu_851_data_in_V_q1 = fx_V_q1;
    end else begin
        grp_my_filter_fy5_fu_851_data_in_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_my_filter_fy5_fu_857_data_in_V_q0 = g5x_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_my_filter_fy5_fu_857_data_in_V_q0 = adjChImg_V_q0;
    end else begin
        grp_my_filter_fy5_fu_857_data_in_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_my_filter_fy5_fu_857_data_in_V_q1 = g5x_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_my_filter_fy5_fu_857_data_in_V_q1 = adjChImg_V_q1;
    end else begin
        grp_my_filter_fy5_fu_857_data_in_V_q1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        gx_address0 = zext_ln544_3_fu_4239_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        gx_address0 = grp_my_filter_fx6_fu_866_data_out_V_address0;
    end else begin
        gx_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        gx_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        gx_ce0 = grp_my_filter_fx6_fu_866_data_out_V_ce0;
    end else begin
        gx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        gx_we0 = grp_my_filter_fx6_fu_866_data_out_V_we0;
    end else begin
        gx_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        gxx_address0 = zext_ln544_3_fu_4239_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        gxx_address0 = grp_my_filter_fx6_fu_866_data_out_V_address0;
    end else begin
        gxx_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        gxx_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        gxx_ce0 = grp_my_filter_fx6_fu_866_data_out_V_ce0;
    end else begin
        gxx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        gxx_we0 = grp_my_filter_fx6_fu_866_data_out_V_we0;
    end else begin
        gxx_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        gxy_address0 = zext_ln544_3_reg_5940;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        gxy_address0 = grp_my_filter_fy5_fu_857_data_out_V_address0;
    end else begin
        gxy_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        gxy_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        gxy_ce0 = grp_my_filter_fy5_fu_857_data_out_V_ce0;
    end else begin
        gxy_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        gxy_we0 = grp_my_filter_fy5_fu_857_data_out_V_we0;
    end else begin
        gxy_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        gy_address0 = zext_ln544_3_fu_4239_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        gy_address0 = grp_my_filter_fy5_fu_844_data_out_V_address0;
    end else begin
        gy_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        gy_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        gy_ce0 = grp_my_filter_fy5_fu_844_data_out_V_ce0;
    end else begin
        gy_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        gy_we0 = grp_my_filter_fy5_fu_844_data_out_V_we0;
    end else begin
        gy_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        gyy_address0 = zext_ln544_3_fu_4239_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        gyy_address0 = grp_my_filter_fy5_fu_844_data_out_V_address0;
    end else begin
        gyy_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        gyy_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        gyy_ce0 = grp_my_filter_fy5_fu_844_data_out_V_ce0;
    end else begin
        gyy_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        gyy_we0 = grp_my_filter_fy5_fu_844_data_out_V_we0;
    end else begin
        gyy_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        temp_cross6_V_address0 = zext_ln215_3_reg_5681;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        temp_cross6_V_address0 = grp_my_filter_fx6_fu_866_data_in_V_address0;
    end else begin
        temp_cross6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        temp_cross6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        temp_cross6_V_ce0 = grp_my_filter_fx6_fu_866_data_in_V_ce0;
    end else begin
        temp_cross6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        temp_cross6_V_ce1 = grp_my_filter_fx6_fu_866_data_in_V_ce1;
    end else begin
        temp_cross6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        temp_cross6_V_we0 = 1'b1;
    end else begin
        temp_cross6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        temp_cross7_V_address0 = zext_ln215_3_reg_5681;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        temp_cross7_V_address0 = grp_my_filter_fy5_fu_844_data_in_V_address0;
    end else begin
        temp_cross7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        temp_cross7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        temp_cross7_V_ce0 = grp_my_filter_fy5_fu_844_data_in_V_ce0;
    end else begin
        temp_cross7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        temp_cross7_V_ce1 = grp_my_filter_fy5_fu_844_data_in_V_ce1;
    end else begin
        temp_cross7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        temp_cross7_V_we0 = 1'b1;
    end else begin
        temp_cross7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_my_filter_fx6_fu_866_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln111_fu_998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln113_fu_1022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln124_fu_1584_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((icmp_ln124_fu_1584_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (grp_my_filter_fx6_fu_866_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((1'b0 == ap_block_state49_on_subcall_done) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((1'b1 == ap_CS_fsm_state51) & (1'b0 == ap_block_state51_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((icmp_ln167_fu_3540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln169_fu_3564_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == ap_CS_fsm_state56) & (1'b0 == ap_block_state56_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            if (((1'b1 == ap_CS_fsm_state57) & (icmp_ln180_fu_3604_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == ap_CS_fsm_state58) & (icmp_ln182_fu_3628_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln189_fu_4177_p2 == 1'd1)) & ~((ap_enable_reg_pp1_iter23 == 1'b1) & (ap_enable_reg_pp1_iter22 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter23 == 1'b1) & (ap_enable_reg_pp1_iter22 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln189_fu_4177_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln124_fu_1590_p2 = (ap_phi_mux_indvar_flatten_phi_fu_738_p4 + 15'd1);

assign add_ln1353_2_fu_4318_p2 = ($signed(sext_ln215_6_fu_4314_p1) + $signed(sext_ln1353_fu_4311_p1));

assign add_ln1353_3_fu_4305_p2 = ($signed(sext_ln1353_3_fu_4301_p1) + $signed(sext_ln215_13_fu_4297_p1));

assign add_ln1353_fu_4281_p2 = ($signed(sext_ln1353_1_fu_4277_p1) + $signed(sext_ln215_12_fu_4273_p1));

assign add_ln189_fu_4183_p2 = (indvar_flatten11_reg_811 + 15'd1);

assign add_ln215_1_fu_3580_p2 = (zext_ln169_reg_5668 + zext_ln215_2_fu_3576_p1);

assign add_ln215_2_fu_3644_p2 = (zext_ln182_reg_5721 + zext_ln215_4_fu_3640_p1);

assign add_ln215_fu_1038_p2 = (zext_ln113_reg_4627 + zext_ln215_fu_1034_p1);

assign add_ln544_1_fu_4233_p2 = (zext_ln544_2_fu_4229_p1 + zext_ln192_fu_4225_p1);

assign add_ln544_fu_1640_p2 = (zext_ln544_fu_1636_p1 + zext_ln127_fu_1632_p1);

assign and_ln330_10_fu_4152_p2 = (xor_ln326_10_fu_4147_p2 & icmp_ln330_6_reg_5873);

assign and_ln330_11_fu_4561_p2 = (xor_ln326_11_fu_4556_p2 & icmp_ln330_4_reg_6046_pp1_iter21_reg);

assign and_ln330_1_fu_1559_p2 = (xor_ln326_1_fu_1554_p2 & icmp_ln330_3_reg_4782);

assign and_ln330_2_fu_2634_p2 = (xor_ln326_2_fu_2629_p2 & icmp_ln330_1_reg_5191);

assign and_ln330_3_fu_2696_p2 = (xor_ln326_3_fu_2691_p2 & icmp_ln330_5_reg_5243);

assign and_ln330_4_fu_2758_p2 = (xor_ln326_4_fu_2753_p2 & icmp_ln330_7_reg_5295);

assign and_ln330_5_fu_3265_p2 = (xor_ln326_5_fu_3260_p2 & icmp_ln330_8_reg_5350_pp0_iter10_reg);

assign and_ln330_6_fu_3327_p2 = (xor_ln326_6_fu_3322_p2 & icmp_ln330_9_reg_5440);

assign and_ln330_7_fu_3389_p2 = (xor_ln326_7_fu_3384_p2 & icmp_ln330_10_reg_5492);

assign and_ln330_8_fu_3451_p2 = (xor_ln326_8_fu_3446_p2 & icmp_ln330_11_reg_5544);

assign and_ln330_9_fu_4090_p2 = (xor_ln326_9_fu_4085_p2 & icmp_ln330_2_reg_5821);

assign and_ln330_fu_1497_p2 = (xor_ln326_fu_1492_p2 & icmp_ln330_reg_4730);

assign and_ln332_10_fu_4004_p2 = (xor_ln330_10_fu_3999_p2 & icmp_ln332_6_reg_5878);

assign and_ln332_11_fu_4475_p2 = (xor_ln330_11_fu_4470_p2 & icmp_ln332_4_reg_6051);

assign and_ln332_1_fu_1411_p2 = (xor_ln330_1_fu_1406_p2 & icmp_ln332_3_reg_4787);

assign and_ln332_2_fu_2046_p2 = (xor_ln330_2_fu_2041_p2 & icmp_ln332_1_reg_5196);

assign and_ln332_3_fu_2158_p2 = (xor_ln330_3_fu_2153_p2 & icmp_ln332_5_reg_5248);

assign and_ln332_4_fu_2270_p2 = (xor_ln330_4_fu_2265_p2 & icmp_ln332_7_reg_5300);

assign and_ln332_5_fu_2367_p2 = (xor_ln330_5_fu_2361_p2 & icmp_ln332_8_fu_2333_p2);

assign and_ln332_6_fu_2939_p2 = (xor_ln330_6_fu_2934_p2 & icmp_ln332_9_reg_5445);

assign and_ln332_7_fu_3051_p2 = (xor_ln330_7_fu_3046_p2 & icmp_ln332_10_reg_5497);

assign and_ln332_8_fu_3163_p2 = (xor_ln330_8_fu_3158_p2 & icmp_ln332_11_reg_5549);

assign and_ln332_9_fu_3892_p2 = (xor_ln330_9_fu_3887_p2 & icmp_ln332_2_reg_5826);

assign and_ln332_fu_1299_p2 = (xor_ln330_fu_1294_p2 & icmp_ln332_reg_4735);

assign and_ln333_10_fu_2373_p2 = (icmp_ln333_8_fu_2338_p2 & and_ln332_5_fu_2367_p2);

assign and_ln333_11_fu_2863_p2 = (xor_ln333_5_fu_2858_p2 & and_ln332_5_reg_5401);

assign and_ln333_12_fu_2944_p2 = (icmp_ln333_9_reg_5451 & and_ln332_6_fu_2939_p2);

assign and_ln333_13_fu_3310_p2 = (xor_ln333_6_fu_3305_p2 & and_ln332_6_reg_5587);

assign and_ln333_14_fu_3056_p2 = (icmp_ln333_10_reg_5503 & and_ln332_7_fu_3051_p2);

assign and_ln333_15_fu_3372_p2 = (xor_ln333_7_fu_3367_p2 & and_ln332_7_reg_5597);

assign and_ln333_16_fu_3168_p2 = (icmp_ln333_11_reg_5555 & and_ln332_8_fu_3163_p2);

assign and_ln333_17_fu_3434_p2 = (xor_ln333_8_fu_3429_p2 & and_ln332_8_reg_5607);

assign and_ln333_18_fu_3897_p2 = (icmp_ln333_2_reg_5832 & and_ln332_9_fu_3892_p2);

assign and_ln333_19_fu_4073_p2 = (xor_ln333_9_fu_4068_p2 & and_ln332_9_reg_5896);

assign and_ln333_1_fu_1480_p2 = (xor_ln333_fu_1475_p2 & and_ln332_reg_4805);

assign and_ln333_20_fu_4009_p2 = (icmp_ln333_6_reg_5884 & and_ln332_10_fu_4004_p2);

assign and_ln333_21_fu_4135_p2 = (xor_ln333_10_fu_4130_p2 & and_ln332_10_reg_5906);

assign and_ln333_22_fu_4480_p2 = (icmp_ln333_4_reg_6057 & and_ln332_11_fu_4475_p2);

assign and_ln333_23_fu_4544_p2 = (xor_ln333_11_fu_4539_p2 & and_ln332_11_reg_6069);

assign and_ln333_2_fu_1416_p2 = (icmp_ln333_3_reg_4793 & and_ln332_1_fu_1411_p2);

assign and_ln333_3_fu_1542_p2 = (xor_ln333_1_fu_1537_p2 & and_ln332_1_reg_4815);

assign and_ln333_4_fu_2051_p2 = (icmp_ln333_1_reg_5202 & and_ln332_2_fu_2046_p2);

assign and_ln333_5_fu_2617_p2 = (xor_ln333_2_fu_2612_p2 & and_ln332_2_reg_5356);

assign and_ln333_6_fu_2163_p2 = (icmp_ln333_5_reg_5254 & and_ln332_3_fu_2158_p2);

assign and_ln333_7_fu_2679_p2 = (xor_ln333_3_fu_2674_p2 & and_ln332_3_reg_5366);

assign and_ln333_8_fu_2275_p2 = (icmp_ln333_7_reg_5306 & and_ln332_4_fu_2270_p2);

assign and_ln333_9_fu_2741_p2 = (xor_ln333_4_fu_2736_p2 & and_ln332_4_reg_5376);

assign and_ln333_fu_1304_p2 = (icmp_ln333_reg_4741 & and_ln332_fu_1299_p2);

assign and_ln343_10_fu_4032_p2 = (xor_ln332_10_fu_4026_p2 & icmp_ln343_11_fu_3974_p2);

assign and_ln343_11_fu_4503_p2 = (xor_ln332_11_fu_4497_p2 & icmp_ln343_9_fu_4445_p2);

assign and_ln343_1_fu_1439_p2 = (xor_ln332_1_fu_1433_p2 & icmp_ln343_8_fu_1381_p2);

assign and_ln343_2_fu_2074_p2 = (xor_ln332_2_fu_2068_p2 & icmp_ln343_fu_2016_p2);

assign and_ln343_3_fu_2186_p2 = (xor_ln332_3_fu_2180_p2 & icmp_ln343_1_fu_2128_p2);

assign and_ln343_4_fu_2298_p2 = (xor_ln332_4_fu_2292_p2 & icmp_ln343_2_fu_2240_p2);

assign and_ln343_5_fu_2838_p2 = (xor_ln332_5_fu_2832_p2 & icmp_ln343_3_fu_2802_p2);

assign and_ln343_6_fu_2967_p2 = (xor_ln332_6_fu_2961_p2 & icmp_ln343_4_fu_2909_p2);

assign and_ln343_7_fu_3079_p2 = (xor_ln332_7_fu_3073_p2 & icmp_ln343_5_fu_3021_p2);

assign and_ln343_8_fu_3191_p2 = (xor_ln332_8_fu_3185_p2 & icmp_ln343_6_fu_3133_p2);

assign and_ln343_9_fu_3920_p2 = (xor_ln332_9_fu_3914_p2 & icmp_ln343_10_fu_3862_p2);

assign and_ln343_fu_1327_p2 = (xor_ln332_fu_1321_p2 & icmp_ln343_7_fu_1269_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd48];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state49_on_subcall_done = ((grp_my_filter_fx6_fu_874_ap_done == 1'b0) | (grp_my_filter_fx6_fu_866_ap_done == 1'b0) | (grp_my_filter_fy5_fu_857_ap_done == 1'b0) | (grp_my_filter_fy5_fu_851_ap_done == 1'b0) | (grp_my_filter_fy5_fu_844_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_my_filter_fx6_fu_874_ap_done == 1'b0) | (grp_my_filter_fx6_fu_866_ap_done == 1'b0) | (grp_my_filter_fy5_fu_844_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state51_on_subcall_done = ((grp_my_filter_fx6_fu_866_ap_done == 1'b0) | (grp_my_filter_fy5_fu_844_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state56_on_subcall_done = ((grp_my_filter_fx6_fu_866_ap_done == 1'b0) | (grp_my_filter_fy5_fu_844_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_my_filter_fy5_fu_857_ap_done == 1'b0) | (grp_my_filter_fy5_fu_851_ap_done == 1'b0) | (grp_my_filter_fy5_fu_844_ap_done == 1'b0));
end

assign ap_block_state71_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp1_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp1_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp1_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp1_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp1_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp1_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp1_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp1_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign exp_V_10_fu_3715_p1 = p_Result_8_fu_3705_p4;

assign exp_V_11_fu_3785_p1 = p_Result_10_fu_3775_p4;

assign exp_V_1_fu_1748_p1 = p_Result_4_fu_1738_p4;

assign exp_V_2_fu_1818_p1 = p_Result_3_fu_1808_p4;

assign exp_V_3_fu_1888_p1 = p_Result_1_fu_1878_p4;

assign exp_V_4_fu_1957_p1 = p_Result_2_fu_1947_p4;

assign exp_V_5_fu_2413_p1 = p_Result_5_fu_2403_p4;

assign exp_V_6_fu_2483_p1 = p_Result_6_fu_2473_p4;

assign exp_V_7_fu_2553_p1 = p_Result_9_fu_2543_p4;

assign exp_V_8_fu_1192_p1 = p_Result_s_25_fu_1182_p4;

assign exp_V_9_fu_4368_p1 = p_Result_7_fu_4358_p4;

assign exp_V_fu_1122_p1 = p_Result_s_fu_1112_p4;

assign f_V_d1 = select_ln351_5_reg_6079;

assign g1_V_d0 = 8'd1;

assign g1_V_d1 = select_ln351_1_reg_5567;

assign g2_V_d0 = 8'd1;

assign g2_V_d1 = select_ln351_4_reg_5572;

assign g3_V_d0 = 8'd1;

assign g3_V_d1 = select_ln351_7_reg_5577;

assign g4_V_d0 = 8'd1;

assign g4_V_d1 = select_ln351_8_fu_3282_p3;

assign g5_V_d0 = select_ln351_9_reg_5629;

assign g5_V_d1 = 8'd1;

assign g6_V_d0 = select_ln351_10_reg_5634;

assign g6_V_d1 = 8'd1;

assign g7_V_d0 = select_ln351_11_reg_5639;

assign g7_V_d1 = 8'd1;

assign grp_fu_4586_p1 = rhs_V_1_fu_1070_p1;

assign grp_fu_4586_p2 = ($signed(ret_V_fu_1060_p0) * $signed(ret_V_fu_1060_p1));

assign grp_fu_4594_p0 = rhs_V_1_fu_1070_p1;

assign grp_fu_4594_p2 = ($signed(ret_V_3_fu_1078_p0) * $signed(ret_V_3_fu_1078_p1));

assign grp_my_filter_fx6_fu_866_ap_start = grp_my_filter_fx6_fu_866_ap_start_reg;

assign grp_my_filter_fx6_fu_874_ap_start = grp_my_filter_fx6_fu_874_ap_start_reg;

assign grp_my_filter_fy5_fu_844_ap_start = grp_my_filter_fy5_fu_844_ap_start_reg;

assign grp_my_filter_fy5_fu_851_ap_start = grp_my_filter_fy5_fu_851_ap_start_reg;

assign grp_my_filter_fy5_fu_857_ap_start = grp_my_filter_fy5_fu_857_ap_start_reg;

assign icmp_ln111_fu_998_p2 = ((y_0_reg_712 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_1022_p2 = ((x_0_reg_723 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_1584_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_738_p4 == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln126_fu_1602_p2 = ((ap_phi_mux_x77_0_phi_fu_760_p4 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln167_fu_3540_p2 = ((y95_0_reg_767 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_3564_p2 = ((x96_0_reg_778 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln180_fu_3604_p2 = ((y97_0_reg_789 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_3628_p2 = ((x98_0_reg_800 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln189_fu_4177_p2 = ((indvar_flatten11_reg_811 == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_4195_p2 = ((x100_0_reg_833 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln326_10_fu_2491_p2 = ((trunc_ln310_5_fu_2461_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_11_fu_2561_p2 = ((trunc_ln310_6_fu_2531_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_1_fu_1756_p2 = ((trunc_ln310_fu_1726_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_2_fu_3723_p2 = ((trunc_ln310_10_fu_3693_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_3_fu_1200_p2 = ((trunc_ln310_8_fu_1170_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_4_fu_4376_p2 = ((trunc_ln310_9_fu_4346_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_5_fu_1826_p2 = ((trunc_ln310_1_fu_1796_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_6_fu_3793_p2 = ((trunc_ln310_11_fu_3763_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_7_fu_1896_p2 = ((trunc_ln310_2_fu_1866_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_8_fu_1965_p2 = ((trunc_ln310_3_fu_1935_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_9_fu_2421_p2 = ((trunc_ln310_4_fu_2391_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_1130_p2 = ((trunc_ln310_7_fu_1100_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln330_10_fu_2503_p2 = ((p_Result_6_fu_2473_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln330_11_fu_2573_p2 = ((p_Result_9_fu_2543_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln330_1_fu_1768_p2 = ((p_Result_4_fu_1738_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln330_2_fu_3735_p2 = ((p_Result_8_fu_3705_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln330_3_fu_1212_p2 = ((p_Result_s_25_fu_1182_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln330_4_fu_4388_p2 = ((p_Result_7_fu_4358_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln330_5_fu_1838_p2 = ((p_Result_3_fu_1808_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln330_6_fu_3805_p2 = ((p_Result_10_fu_3775_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln330_7_fu_1908_p2 = ((p_Result_1_fu_1878_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln330_8_fu_1977_p2 = ((p_Result_2_fu_1947_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln330_9_fu_2433_p2 = ((p_Result_5_fu_2403_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln330_fu_1142_p2 = ((p_Result_s_fu_1112_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln332_10_fu_2509_p2 = (($signed(sh_amt_11_fu_2497_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln332_11_fu_2579_p2 = (($signed(sh_amt_13_fu_2567_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln332_1_fu_1774_p2 = (($signed(sh_amt_1_fu_1762_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln332_2_fu_3741_p2 = (($signed(sh_amt_20_fu_3729_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln332_3_fu_1218_p2 = (($signed(sh_amt_16_fu_1206_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln332_4_fu_4394_p2 = (($signed(sh_amt_18_fu_4382_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln332_5_fu_1844_p2 = (($signed(sh_amt_3_fu_1832_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln332_6_fu_3811_p2 = (($signed(sh_amt_22_fu_3799_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln332_7_fu_1914_p2 = (($signed(sh_amt_5_fu_1902_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln332_8_fu_2333_p2 = (($signed(sh_amt_7_reg_5342) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln332_9_fu_2439_p2 = (($signed(sh_amt_9_fu_2427_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln332_fu_1148_p2 = (($signed(sh_amt_fu_1136_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln333_10_fu_2515_p2 = (($signed(sh_amt_11_fu_2497_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_11_fu_2585_p2 = (($signed(sh_amt_13_fu_2567_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_1_fu_1780_p2 = (($signed(sh_amt_1_fu_1762_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_2_fu_3747_p2 = (($signed(sh_amt_20_fu_3729_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_3_fu_1224_p2 = (($signed(sh_amt_16_fu_1206_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_4_fu_4400_p2 = (($signed(sh_amt_18_fu_4382_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_5_fu_1850_p2 = (($signed(sh_amt_3_fu_1832_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_6_fu_3817_p2 = (($signed(sh_amt_22_fu_3799_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_7_fu_1920_p2 = (($signed(sh_amt_5_fu_1902_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_8_fu_2338_p2 = (($signed(sh_amt_7_reg_5342) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_9_fu_2445_p2 = (($signed(sh_amt_9_fu_2427_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_fu_1154_p2 = (($signed(sh_amt_fu_1136_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln343_10_fu_3862_p2 = (($signed(tmp_74_fu_3852_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_11_fu_3974_p2 = (($signed(tmp_77_fu_3964_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_1_fu_2128_p2 = (($signed(tmp_41_fu_2118_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_2_fu_2240_p2 = (($signed(tmp_44_fu_2230_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_3_fu_2802_p2 = (($signed(tmp_47_fu_2792_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_4_fu_2909_p2 = (($signed(tmp_50_fu_2899_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_5_fu_3021_p2 = (($signed(tmp_53_fu_3011_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_6_fu_3133_p2 = (($signed(tmp_56_fu_3123_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_7_fu_1269_p2 = (($signed(tmp_60_fu_1259_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_8_fu_1381_p2 = (($signed(tmp_63_fu_1371_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_9_fu_4445_p2 = (($signed(tmp_71_fu_4435_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_fu_2016_p2 = (($signed(tmp_38_fu_2006_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_3238_p2 = (($signed(tmp_65_fu_3228_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_3254_p2 = (($signed(tmp_66_fu_3244_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_3486_p2 = (($signed(tmp_67_fu_3476_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_3502_p2 = (($signed(tmp_68_fu_3492_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_3518_p2 = (($signed(tmp_69_fu_3508_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_3534_p2 = (($signed(tmp_79_fu_3524_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_3222_p2 = (($signed(tmp_58_fu_3212_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign lhs_V_3_fu_4255_p1 = $signed(gx_q0);

assign lhs_V_4_fu_4269_p1 = $signed(ret_V_6_fu_4263_p2);

assign lhs_V_fu_1053_p1 = $signed(adjChImg_V_load_reg_4676);

assign lshr_ln334_10_fu_3031_p2 = tmp_32_fu_2991_p3 >> zext_ln334_10_fu_3027_p1;

assign lshr_ln334_11_fu_3143_p2 = tmp_33_fu_3103_p3 >> zext_ln334_11_fu_3139_p1;

assign lshr_ln334_1_fu_2026_p2 = tmp_20_fu_1986_p3 >> zext_ln334_1_fu_2022_p1;

assign lshr_ln334_2_fu_1391_p2 = tmp_23_fu_1351_p3 >> zext_ln334_2_fu_1387_p1;

assign lshr_ln334_3_fu_3872_p2 = tmp_24_fu_3832_p3 >> zext_ln334_3_fu_3868_p1;

assign lshr_ln334_4_fu_2138_p2 = tmp_25_fu_2098_p3 >> zext_ln334_4_fu_2134_p1;

assign lshr_ln334_5_fu_4455_p2 = tmp_27_fu_4415_p3 >> zext_ln334_5_fu_4451_p1;

assign lshr_ln334_6_fu_3984_p2 = tmp_28_fu_3944_p3 >> zext_ln334_6_fu_3980_p1;

assign lshr_ln334_7_fu_2250_p2 = tmp_29_fu_2210_p3 >> zext_ln334_7_fu_2246_p1;

assign lshr_ln334_8_fu_2347_p2 = tmp_30_fu_2322_p3 >> zext_ln334_8_fu_2343_p1;

assign lshr_ln334_9_fu_2919_p2 = tmp_31_fu_2879_p3 >> zext_ln334_9_fu_2915_p1;

assign lshr_ln334_fu_1279_p2 = tmp_17_fu_1239_p3 >> zext_ln334_fu_1275_p1;

assign mul_ln68_1_fu_3598_p0 = g7_V_q1;

assign mul_ln68_1_fu_3598_p1 = adjChImg_V_q0;

assign mul_ln68_1_fu_3598_p2 = ($signed(mul_ln68_1_fu_3598_p0) * $signed(mul_ln68_1_fu_3598_p1));

assign mul_ln68_fu_3592_p0 = g6_V_q1;

assign mul_ln68_fu_3592_p1 = adjChImg_V_q0;

assign mul_ln68_fu_3592_p2 = ($signed(mul_ln68_fu_3592_p0) * $signed(mul_ln68_fu_3592_p1));

assign or_ln330_10_fu_3823_p2 = (icmp_ln330_6_fu_3805_p2 | icmp_ln326_6_fu_3793_p2);

assign or_ln330_11_fu_4406_p2 = (icmp_ln330_4_fu_4388_p2 | icmp_ln326_4_fu_4376_p2);

assign or_ln330_1_fu_1230_p2 = (icmp_ln330_3_fu_1212_p2 | icmp_ln326_3_fu_1200_p2);

assign or_ln330_2_fu_1786_p2 = (icmp_ln330_1_fu_1768_p2 | icmp_ln326_1_fu_1756_p2);

assign or_ln330_3_fu_1856_p2 = (icmp_ln330_5_fu_1838_p2 | icmp_ln326_5_fu_1826_p2);

assign or_ln330_4_fu_1926_p2 = (icmp_ln330_7_fu_1908_p2 | icmp_ln326_7_fu_1896_p2);

assign or_ln330_5_fu_2357_p2 = (icmp_ln330_8_reg_5350 | icmp_ln326_8_reg_5335);

assign or_ln330_6_fu_2451_p2 = (icmp_ln330_9_fu_2433_p2 | icmp_ln326_9_fu_2421_p2);

assign or_ln330_7_fu_2521_p2 = (icmp_ln330_10_fu_2503_p2 | icmp_ln326_10_fu_2491_p2);

assign or_ln330_8_fu_2591_p2 = (icmp_ln330_11_fu_2573_p2 | icmp_ln326_11_fu_2561_p2);

assign or_ln330_9_fu_3753_p2 = (icmp_ln330_2_fu_3735_p2 | icmp_ln326_2_fu_3723_p2);

assign or_ln330_fu_1160_p2 = (icmp_ln330_fu_1142_p2 | icmp_ln326_fu_1130_p2);

assign or_ln332_10_fu_4022_p2 = (or_ln330_10_reg_5890 | icmp_ln332_6_reg_5878);

assign or_ln332_11_fu_4493_p2 = (or_ln330_11_reg_6063 | icmp_ln332_4_reg_6051);

assign or_ln332_1_fu_1429_p2 = (or_ln330_1_reg_4799 | icmp_ln332_3_reg_4787);

assign or_ln332_2_fu_2064_p2 = (or_ln330_2_reg_5208 | icmp_ln332_1_reg_5196);

assign or_ln332_3_fu_2176_p2 = (or_ln330_3_reg_5260 | icmp_ln332_5_reg_5248);

assign or_ln332_4_fu_2288_p2 = (or_ln330_4_reg_5312 | icmp_ln332_7_reg_5300);

assign or_ln332_5_fu_2828_p2 = (or_ln330_5_reg_5396 | icmp_ln332_8_reg_5386);

assign or_ln332_6_fu_2957_p2 = (or_ln330_6_reg_5457 | icmp_ln332_9_reg_5445);

assign or_ln332_7_fu_3069_p2 = (or_ln330_7_reg_5509 | icmp_ln332_10_reg_5497);

assign or_ln332_8_fu_3181_p2 = (or_ln330_8_reg_5561 | icmp_ln332_11_reg_5549);

assign or_ln332_9_fu_3910_p2 = (or_ln330_9_reg_5838 | icmp_ln332_2_reg_5826);

assign or_ln332_fu_1317_p2 = (or_ln330_reg_4747 | icmp_ln332_reg_4735);

assign p_Result_10_fu_3775_p4 = {{reg_V_17_fu_3759_p1[62:52]}};

assign p_Result_1_fu_1878_p4 = {{reg_V_11_fu_1862_p1[62:52]}};

assign p_Result_2_fu_1947_p4 = {{reg_V_12_fu_1932_p1[62:52]}};

assign p_Result_3_fu_1808_p4 = {{reg_V_10_fu_1792_p1[62:52]}};

assign p_Result_4_fu_1738_p4 = {{reg_V_9_fu_1722_p1[62:52]}};

assign p_Result_5_fu_2403_p4 = {{reg_V_13_fu_2387_p1[62:52]}};

assign p_Result_6_fu_2473_p4 = {{reg_V_14_fu_2457_p1[62:52]}};

assign p_Result_7_fu_4358_p4 = {{reg_V_18_fu_4342_p1[62:52]}};

assign p_Result_8_fu_3705_p4 = {{reg_V_16_fu_3689_p1[62:52]}};

assign p_Result_9_fu_2543_p4 = {{reg_V_15_fu_2527_p1[62:52]}};

assign p_Result_s_25_fu_1182_p4 = {{reg_V_8_fu_1166_p1[62:52]}};

assign p_Result_s_fu_1112_p4 = {{reg_V_fu_1096_p1[62:52]}};

assign reg_V_10_fu_1792_p1 = reg_990;

assign reg_V_11_fu_1862_p1 = reg_994;

assign reg_V_12_fu_1932_p1 = val_assign_5_reg_5157;

assign reg_V_13_fu_2387_p1 = reg_986;

assign reg_V_14_fu_2457_p1 = reg_990;

assign reg_V_15_fu_2527_p1 = reg_994;

assign reg_V_16_fu_3689_p1 = reg_962;

assign reg_V_17_fu_3759_p1 = reg_967;

assign reg_V_18_fu_4342_p1 = reg_986;

assign reg_V_8_fu_1166_p1 = reg_967;

assign reg_V_9_fu_1722_p1 = reg_986;

assign reg_V_fu_1096_p1 = reg_962;

assign ret_V_3_fu_1078_p0 = lhs_V_fu_1053_p1;

assign ret_V_3_fu_1078_p1 = reg_954;

assign ret_V_6_fu_4263_p2 = ($signed(rhs_V_3_fu_4259_p1) + $signed(lhs_V_3_fu_4255_p1));

assign ret_V_7_fu_4291_p2 = ($signed(lhs_V_4_fu_4269_p1) + $signed(sext_ln1353_2_fu_4287_p1));

assign ret_V_8_fu_4327_p2 = ($signed(add_ln1353_2_fu_4318_p2) + $signed(sext_ln1353_4_fu_4324_p1));

assign ret_V_fu_1060_p0 = lhs_V_fu_1053_p1;

assign ret_V_fu_1060_p1 = reg_942;

assign rhs_V_1_fu_1070_p1 = $signed(reg_950);

assign rhs_V_3_fu_4259_p1 = $signed(gy_q0);

assign select_ln129_1_fu_1616_p3 = ((icmp_ln126_fu_1602_p2[0:0] === 1'b1) ? y_fu_1596_p2 : ap_phi_mux_y76_0_phi_fu_749_p4);

assign select_ln129_fu_1608_p3 = ((icmp_ln126_fu_1602_p2[0:0] === 1'b1) ? 8'd0 : ap_phi_mux_x77_0_phi_fu_760_p4);

assign select_ln194_1_fu_4209_p3 = ((icmp_ln191_fu_4195_p2[0:0] === 1'b1) ? y_3_fu_4189_p2 : ap_phi_mux_y99_0_phi_fu_826_p4);

assign select_ln194_fu_4201_p3 = ((icmp_ln191_fu_4195_p2[0:0] === 1'b1) ? 8'd0 : x100_0_reg_833);

assign select_ln326_10_fu_4046_p3 = ((icmp_ln326_6_reg_5861[0:0] === 1'b1) ? 8'd0 : select_ln343_10_fu_4038_p3);

assign select_ln326_11_fu_4517_p3 = ((icmp_ln326_4_reg_6034[0:0] === 1'b1) ? 8'd0 : select_ln343_11_fu_4509_p3);

assign select_ln326_1_fu_1453_p3 = ((icmp_ln326_3_reg_4770[0:0] === 1'b1) ? 8'd0 : select_ln343_1_fu_1445_p3);

assign select_ln326_2_fu_2088_p3 = ((icmp_ln326_1_reg_5179[0:0] === 1'b1) ? 8'd0 : select_ln343_2_fu_2080_p3);

assign select_ln326_3_fu_2200_p3 = ((icmp_ln326_5_reg_5231[0:0] === 1'b1) ? 8'd0 : select_ln343_3_fu_2192_p3);

assign select_ln326_4_fu_2312_p3 = ((icmp_ln326_7_reg_5283[0:0] === 1'b1) ? 8'd0 : select_ln343_4_fu_2304_p3);

assign select_ln326_5_fu_2851_p3 = ((icmp_ln326_8_reg_5335[0:0] === 1'b1) ? 8'd0 : select_ln343_5_fu_2844_p3);

assign select_ln326_6_fu_2981_p3 = ((icmp_ln326_9_reg_5428[0:0] === 1'b1) ? 8'd0 : select_ln343_6_fu_2973_p3);

assign select_ln326_7_fu_3093_p3 = ((icmp_ln326_10_reg_5480[0:0] === 1'b1) ? 8'd0 : select_ln343_7_fu_3085_p3);

assign select_ln326_8_fu_3205_p3 = ((icmp_ln326_11_reg_5532[0:0] === 1'b1) ? 8'd0 : select_ln343_8_fu_3197_p3);

assign select_ln326_9_fu_3934_p3 = ((icmp_ln326_2_reg_5809[0:0] === 1'b1) ? 8'd0 : select_ln343_9_fu_3926_p3);

assign select_ln326_fu_1341_p3 = ((icmp_ln326_reg_4718[0:0] === 1'b1) ? 8'd0 : select_ln343_fu_1333_p3);

assign select_ln330_10_fu_4157_p3 = ((and_ln330_10_fu_4152_p2[0:0] === 1'b1) ? trunc_ln331_11_reg_5855 : select_ln333_21_fu_4140_p3);

assign select_ln330_11_fu_4566_p3 = ((and_ln330_11_fu_4561_p2[0:0] === 1'b1) ? trunc_ln331_9_reg_6028_pp1_iter21_reg : select_ln333_23_fu_4549_p3);

assign select_ln330_1_fu_1564_p3 = ((and_ln330_1_fu_1559_p2[0:0] === 1'b1) ? trunc_ln331_8_reg_4764 : select_ln333_3_fu_1547_p3);

assign select_ln330_2_fu_2639_p3 = ((and_ln330_2_fu_2634_p2[0:0] === 1'b1) ? trunc_ln331_reg_5173 : select_ln333_5_fu_2622_p3);

assign select_ln330_3_fu_2701_p3 = ((and_ln330_3_fu_2696_p2[0:0] === 1'b1) ? trunc_ln331_1_reg_5225 : select_ln333_7_fu_2684_p3);

assign select_ln330_4_fu_2763_p3 = ((and_ln330_4_fu_2758_p2[0:0] === 1'b1) ? trunc_ln331_2_reg_5277 : select_ln333_9_fu_2746_p3);

assign select_ln330_5_fu_3270_p3 = ((and_ln330_5_fu_3265_p2[0:0] === 1'b1) ? trunc_ln331_3_reg_5329_pp0_iter10_reg : select_ln333_11_reg_5582);

assign select_ln330_6_fu_3332_p3 = ((and_ln330_6_fu_3327_p2[0:0] === 1'b1) ? trunc_ln331_4_reg_5422 : select_ln333_13_fu_3315_p3);

assign select_ln330_7_fu_3394_p3 = ((and_ln330_7_fu_3389_p2[0:0] === 1'b1) ? trunc_ln331_5_reg_5474 : select_ln333_15_fu_3377_p3);

assign select_ln330_8_fu_3456_p3 = ((and_ln330_8_fu_3451_p2[0:0] === 1'b1) ? trunc_ln331_6_reg_5526 : select_ln333_17_fu_3439_p3);

assign select_ln330_9_fu_4095_p3 = ((and_ln330_9_fu_4090_p2[0:0] === 1'b1) ? trunc_ln331_10_reg_5803 : select_ln333_19_fu_4078_p3);

assign select_ln330_fu_1502_p3 = ((and_ln330_fu_1497_p2[0:0] === 1'b1) ? trunc_ln331_7_reg_4712 : select_ln333_1_fu_1485_p3);

assign select_ln333_10_fu_2379_p3 = ((and_ln333_10_fu_2373_p2[0:0] === 1'b1) ? trunc_ln334_3_fu_2353_p1 : 8'd0);

assign select_ln333_11_fu_2868_p3 = ((and_ln333_11_fu_2863_p2[0:0] === 1'b1) ? select_ln336_3_fu_2815_p3 : select_ln326_5_fu_2851_p3);

assign select_ln333_12_fu_2949_p3 = ((and_ln333_12_fu_2944_p2[0:0] === 1'b1) ? trunc_ln334_4_fu_2925_p1 : 8'd0);

assign select_ln333_13_fu_3315_p3 = ((and_ln333_13_fu_3310_p2[0:0] === 1'b1) ? select_ln336_4_fu_3297_p3 : select_ln326_6_reg_5592);

assign select_ln333_14_fu_3061_p3 = ((and_ln333_14_fu_3056_p2[0:0] === 1'b1) ? trunc_ln334_5_fu_3037_p1 : 8'd0);

assign select_ln333_15_fu_3377_p3 = ((and_ln333_15_fu_3372_p2[0:0] === 1'b1) ? select_ln336_5_fu_3359_p3 : select_ln326_7_reg_5602);

assign select_ln333_16_fu_3173_p3 = ((and_ln333_16_fu_3168_p2[0:0] === 1'b1) ? trunc_ln334_6_fu_3149_p1 : 8'd0);

assign select_ln333_17_fu_3439_p3 = ((and_ln333_17_fu_3434_p2[0:0] === 1'b1) ? select_ln336_6_fu_3421_p3 : select_ln326_8_reg_5612);

assign select_ln333_18_fu_3902_p3 = ((and_ln333_18_fu_3897_p2[0:0] === 1'b1) ? trunc_ln334_10_fu_3878_p1 : 8'd0);

assign select_ln333_19_fu_4078_p3 = ((and_ln333_19_fu_4073_p2[0:0] === 1'b1) ? select_ln336_10_fu_4060_p3 : select_ln326_9_reg_5901);

assign select_ln333_1_fu_1485_p3 = ((and_ln333_1_fu_1480_p2[0:0] === 1'b1) ? select_ln336_7_fu_1467_p3 : select_ln326_reg_4810);

assign select_ln333_20_fu_4014_p3 = ((and_ln333_20_fu_4009_p2[0:0] === 1'b1) ? trunc_ln334_11_fu_3990_p1 : 8'd0);

assign select_ln333_21_fu_4140_p3 = ((and_ln333_21_fu_4135_p2[0:0] === 1'b1) ? select_ln336_11_fu_4122_p3 : select_ln326_10_reg_5911);

assign select_ln333_22_fu_4485_p3 = ((and_ln333_22_fu_4480_p2[0:0] === 1'b1) ? trunc_ln334_9_fu_4461_p1 : 8'd0);

assign select_ln333_23_fu_4549_p3 = ((and_ln333_23_fu_4544_p2[0:0] === 1'b1) ? select_ln336_9_fu_4531_p3 : select_ln326_11_reg_6074);

assign select_ln333_2_fu_1421_p3 = ((and_ln333_2_fu_1416_p2[0:0] === 1'b1) ? trunc_ln334_8_fu_1397_p1 : 8'd0);

assign select_ln333_3_fu_1547_p3 = ((and_ln333_3_fu_1542_p2[0:0] === 1'b1) ? select_ln336_8_fu_1529_p3 : select_ln326_1_reg_4820);

assign select_ln333_4_fu_2056_p3 = ((and_ln333_4_fu_2051_p2[0:0] === 1'b1) ? trunc_ln334_fu_2032_p1 : 8'd0);

assign select_ln333_5_fu_2622_p3 = ((and_ln333_5_fu_2617_p2[0:0] === 1'b1) ? select_ln336_fu_2604_p3 : select_ln326_2_reg_5361);

assign select_ln333_6_fu_2168_p3 = ((and_ln333_6_fu_2163_p2[0:0] === 1'b1) ? trunc_ln334_1_fu_2144_p1 : 8'd0);

assign select_ln333_7_fu_2684_p3 = ((and_ln333_7_fu_2679_p2[0:0] === 1'b1) ? select_ln336_1_fu_2666_p3 : select_ln326_3_reg_5371);

assign select_ln333_8_fu_2280_p3 = ((and_ln333_8_fu_2275_p2[0:0] === 1'b1) ? trunc_ln334_2_fu_2256_p1 : 8'd0);

assign select_ln333_9_fu_2746_p3 = ((and_ln333_9_fu_2741_p2[0:0] === 1'b1) ? select_ln336_2_fu_2728_p3 : select_ln326_4_reg_5381);

assign select_ln333_fu_1309_p3 = ((and_ln333_fu_1304_p2[0:0] === 1'b1) ? trunc_ln334_7_fu_1285_p1 : 8'd0);

assign select_ln336_10_fu_4060_p3 = ((tmp_75_fu_4053_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln336_11_fu_4122_p3 = ((tmp_78_fu_4115_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln336_1_fu_2666_p3 = ((tmp_42_fu_2659_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln336_2_fu_2728_p3 = ((tmp_45_fu_2721_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln336_3_fu_2815_p3 = ((tmp_48_fu_2808_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln336_4_fu_3297_p3 = ((tmp_51_fu_3290_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln336_5_fu_3359_p3 = ((tmp_54_fu_3352_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln336_6_fu_3421_p3 = ((tmp_57_fu_3414_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln336_7_fu_1467_p3 = ((tmp_61_fu_1460_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln336_8_fu_1529_p3 = ((tmp_64_fu_1522_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln336_9_fu_4531_p3 = ((tmp_72_fu_4524_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln336_fu_2604_p3 = ((tmp_39_fu_2597_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln343_10_fu_4038_p3 = ((and_ln343_10_fu_4032_p2[0:0] === 1'b1) ? shl_ln345_6_fu_3994_p2 : select_ln333_20_fu_4014_p3);

assign select_ln343_11_fu_4509_p3 = ((and_ln343_11_fu_4503_p2[0:0] === 1'b1) ? shl_ln345_4_fu_4465_p2 : select_ln333_22_fu_4485_p3);

assign select_ln343_1_fu_1445_p3 = ((and_ln343_1_fu_1439_p2[0:0] === 1'b1) ? shl_ln345_3_fu_1401_p2 : select_ln333_2_fu_1421_p3);

assign select_ln343_2_fu_2080_p3 = ((and_ln343_2_fu_2074_p2[0:0] === 1'b1) ? shl_ln345_1_fu_2036_p2 : select_ln333_4_fu_2056_p3);

assign select_ln343_3_fu_2192_p3 = ((and_ln343_3_fu_2186_p2[0:0] === 1'b1) ? shl_ln345_5_fu_2148_p2 : select_ln333_6_fu_2168_p3);

assign select_ln343_4_fu_2304_p3 = ((and_ln343_4_fu_2298_p2[0:0] === 1'b1) ? shl_ln345_7_fu_2260_p2 : select_ln333_8_fu_2280_p3);

assign select_ln343_5_fu_2844_p3 = ((and_ln343_5_fu_2838_p2[0:0] === 1'b1) ? shl_ln345_8_fu_2823_p2 : select_ln333_10_reg_5406);

assign select_ln343_6_fu_2973_p3 = ((and_ln343_6_fu_2967_p2[0:0] === 1'b1) ? shl_ln345_9_fu_2929_p2 : select_ln333_12_fu_2949_p3);

assign select_ln343_7_fu_3085_p3 = ((and_ln343_7_fu_3079_p2[0:0] === 1'b1) ? shl_ln345_10_fu_3041_p2 : select_ln333_14_fu_3061_p3);

assign select_ln343_8_fu_3197_p3 = ((and_ln343_8_fu_3191_p2[0:0] === 1'b1) ? shl_ln345_11_fu_3153_p2 : select_ln333_16_fu_3173_p3);

assign select_ln343_9_fu_3926_p3 = ((and_ln343_9_fu_3920_p2[0:0] === 1'b1) ? shl_ln345_2_fu_3882_p2 : select_ln333_18_fu_3902_p3);

assign select_ln343_fu_1333_p3 = ((and_ln343_fu_1327_p2[0:0] === 1'b1) ? shl_ln345_fu_1289_p2 : select_ln333_fu_1309_p3);

assign select_ln351_10_fu_3407_p3 = ((p_Result_25_reg_5469[0:0] === 1'b1) ? sub_ln461_10_fu_3401_p2 : select_ln330_7_fu_3394_p3);

assign select_ln351_11_fu_3469_p3 = ((p_Result_26_reg_5521[0:0] === 1'b1) ? sub_ln461_11_fu_3463_p2 : select_ln330_8_fu_3456_p3);

assign select_ln351_1_fu_2652_p3 = ((p_Result_20_reg_5168[0:0] === 1'b1) ? sub_ln461_1_fu_2646_p2 : select_ln330_2_fu_2639_p3);

assign select_ln351_2_fu_1577_p3 = ((p_Result_19_reg_4759[0:0] === 1'b1) ? sub_ln461_3_fu_1571_p2 : select_ln330_1_fu_1564_p3);

assign select_ln351_3_fu_4108_p3 = ((p_Result_27_reg_5798[0:0] === 1'b1) ? sub_ln461_2_fu_4102_p2 : select_ln330_9_fu_4095_p3);

assign select_ln351_4_fu_2714_p3 = ((p_Result_21_reg_5220[0:0] === 1'b1) ? sub_ln461_5_fu_2708_p2 : select_ln330_3_fu_2701_p3);

assign select_ln351_5_fu_4579_p3 = ((p_Result_29_reg_6023_pp1_iter21_reg[0:0] === 1'b1) ? sub_ln461_4_fu_4573_p2 : select_ln330_11_fu_4566_p3);

assign select_ln351_6_fu_4170_p3 = ((p_Result_28_reg_5850[0:0] === 1'b1) ? sub_ln461_6_fu_4164_p2 : select_ln330_10_fu_4157_p3);

assign select_ln351_7_fu_2776_p3 = ((p_Result_22_reg_5272[0:0] === 1'b1) ? sub_ln461_7_fu_2770_p2 : select_ln330_4_fu_2763_p3);

assign select_ln351_8_fu_3282_p3 = ((p_Result_23_reg_5324_pp0_iter10_reg[0:0] === 1'b1) ? sub_ln461_8_fu_3276_p2 : select_ln330_5_fu_3270_p3);

assign select_ln351_9_fu_3345_p3 = ((p_Result_24_reg_5417[0:0] === 1'b1) ? sub_ln461_9_fu_3339_p2 : select_ln330_6_fu_3332_p3);

assign select_ln351_fu_1515_p3 = ((p_Result_18_reg_4707[0:0] === 1'b1) ? sub_ln461_fu_1509_p2 : select_ln330_fu_1502_p3);

assign sext_ln1353_1_fu_4277_p1 = $signed(gyy_q0);

assign sext_ln1353_2_fu_4287_p1 = $signed(add_ln1353_fu_4281_p2);

assign sext_ln1353_3_fu_4301_p1 = $signed(Sytf_V_q0);

assign sext_ln1353_4_fu_4324_p1 = $signed(add_ln1353_3_reg_5997);

assign sext_ln1353_fu_4311_p1 = $signed(ret_V_7_reg_5992);

assign sext_ln1429_10_fu_1684_p1 = $signed(Sxf_V_load_reg_4915);

assign sext_ln1429_11_fu_1712_p1 = reg_973;

assign sext_ln1429_12_fu_1688_p1 = $signed(Syf_V_load_reg_4920);

assign sext_ln1429_13_fu_1717_p1 = reg_977;

assign sext_ln1429_14_fu_1088_p1 = ret_V_2_reg_4681;

assign sext_ln1429_15_fu_1092_p1 = ret_V_5_reg_4686;

assign sext_ln1429_16_fu_4333_p1 = $signed(ret_V_8_reg_6002);

assign sext_ln1429_17_fu_4337_p0 = reg_950;

assign sext_ln1429_17_fu_4337_p1 = sext_ln1429_17_fu_4337_p0;

assign sext_ln1429_18_fu_3681_p1 = ret_V_10_reg_5772;

assign sext_ln1429_19_fu_3685_p1 = ret_V_12_reg_5777;

assign sext_ln1429_1_fu_1692_p1 = g1_V_load_reg_5007;

assign sext_ln1429_2_fu_1667_p1 = $signed(reg_954);

assign sext_ln1429_3_fu_1696_p1 = g2_V_load_reg_5012;

assign sext_ln1429_4_fu_1672_p1 = $signed(fxx_load_reg_4900);

assign sext_ln1429_5_fu_1700_p1 = g3_V_load_reg_5017;

assign sext_ln1429_6_fu_1676_p1 = $signed(fyy_load_reg_4905);

assign sext_ln1429_7_fu_1704_p1 = g4_V_load_reg_5022;

assign sext_ln1429_8_fu_1680_p1 = $signed(fxy_load_reg_4910);

assign sext_ln1429_9_fu_1708_p1 = g5_V_load_reg_5062;

assign sext_ln1429_fu_1662_p1 = $signed(reg_942);

assign sext_ln215_12_fu_4273_p1 = $signed(gxx_q0);

assign sext_ln215_13_fu_4297_p1 = $signed(Sxtf_V_q0);

assign sext_ln215_6_fu_4314_p1 = $signed(gxy_q0);

assign sext_ln329_10_fu_2999_p1 = sh_amt_11_reg_5486;

assign sext_ln329_11_fu_3111_p1 = sh_amt_13_reg_5538;

assign sext_ln329_1_fu_1994_p1 = sh_amt_1_reg_5185;

assign sext_ln329_2_fu_1359_p1 = sh_amt_16_reg_4776;

assign sext_ln329_3_fu_3840_p1 = sh_amt_20_reg_5815;

assign sext_ln329_4_fu_2106_p1 = sh_amt_3_reg_5237;

assign sext_ln329_5_fu_4423_p1 = sh_amt_18_reg_6040;

assign sext_ln329_6_fu_3952_p1 = sh_amt_22_reg_5867;

assign sext_ln329_7_fu_2218_p1 = sh_amt_5_reg_5289;

assign sext_ln329_8_fu_2330_p1 = sh_amt_7_reg_5342;

assign sext_ln329_9_fu_2887_p1 = sh_amt_9_reg_5434;

assign sext_ln329_fu_1247_p1 = sh_amt_reg_4724;

assign sh_amt_10_fu_2890_p2 = ($signed(12'd0) - $signed(sh_amt_9_reg_5434));

assign sh_amt_11_fu_2497_p2 = (12'd1075 - exp_V_6_fu_2483_p1);

assign sh_amt_12_fu_3002_p2 = ($signed(12'd0) - $signed(sh_amt_11_reg_5486));

assign sh_amt_13_fu_2567_p2 = (12'd1075 - exp_V_7_fu_2553_p1);

assign sh_amt_14_fu_3114_p2 = ($signed(12'd0) - $signed(sh_amt_13_reg_5538));

assign sh_amt_15_fu_1250_p2 = ($signed(12'd0) - $signed(sh_amt_reg_4724));

assign sh_amt_16_fu_1206_p2 = (12'd1075 - exp_V_8_fu_1192_p1);

assign sh_amt_17_fu_1362_p2 = ($signed(12'd0) - $signed(sh_amt_16_reg_4776));

assign sh_amt_18_fu_4382_p2 = (12'd1075 - exp_V_9_fu_4368_p1);

assign sh_amt_19_fu_4426_p2 = ($signed(12'd0) - $signed(sh_amt_18_reg_6040));

assign sh_amt_1_fu_1762_p2 = (12'd1075 - exp_V_1_fu_1748_p1);

assign sh_amt_20_fu_3729_p2 = (12'd1075 - exp_V_10_fu_3715_p1);

assign sh_amt_21_fu_3843_p2 = ($signed(12'd0) - $signed(sh_amt_20_reg_5815));

assign sh_amt_22_fu_3799_p2 = (12'd1075 - exp_V_11_fu_3785_p1);

assign sh_amt_23_fu_3955_p2 = ($signed(12'd0) - $signed(sh_amt_22_reg_5867));

assign sh_amt_2_fu_1997_p2 = ($signed(12'd0) - $signed(sh_amt_1_reg_5185));

assign sh_amt_3_fu_1832_p2 = (12'd1075 - exp_V_2_fu_1818_p1);

assign sh_amt_4_fu_2109_p2 = ($signed(12'd0) - $signed(sh_amt_3_reg_5237));

assign sh_amt_5_fu_1902_p2 = (12'd1075 - exp_V_3_fu_1888_p1);

assign sh_amt_6_fu_2221_p2 = ($signed(12'd0) - $signed(sh_amt_5_reg_5289));

assign sh_amt_7_fu_1971_p2 = (12'd1075 - exp_V_4_fu_1957_p1);

assign sh_amt_8_fu_2783_p2 = ($signed(12'd0) - $signed(sh_amt_7_reg_5342));

assign sh_amt_9_fu_2427_p2 = (12'd1075 - exp_V_5_fu_2413_p1);

assign sh_amt_fu_1136_p2 = (12'd1075 - exp_V_fu_1122_p1);

assign shl_ln345_10_fu_3041_p2 = trunc_ln331_5_reg_5474 << trunc_ln342_5_fu_3007_p1;

assign shl_ln345_11_fu_3153_p2 = trunc_ln331_6_reg_5526 << trunc_ln342_6_fu_3119_p1;

assign shl_ln345_1_fu_2036_p2 = trunc_ln331_reg_5173 << trunc_ln342_fu_2002_p1;

assign shl_ln345_2_fu_3882_p2 = trunc_ln331_10_reg_5803 << trunc_ln342_10_fu_3848_p1;

assign shl_ln345_3_fu_1401_p2 = trunc_ln331_8_reg_4764 << trunc_ln342_8_fu_1367_p1;

assign shl_ln345_4_fu_4465_p2 = trunc_ln331_9_reg_6028 << trunc_ln342_9_fu_4431_p1;

assign shl_ln345_5_fu_2148_p2 = trunc_ln331_1_reg_5225 << trunc_ln342_1_fu_2114_p1;

assign shl_ln345_6_fu_3994_p2 = trunc_ln331_11_reg_5855 << trunc_ln342_11_fu_3960_p1;

assign shl_ln345_7_fu_2260_p2 = trunc_ln331_2_reg_5277 << trunc_ln342_2_fu_2226_p1;

assign shl_ln345_8_fu_2823_p2 = trunc_ln331_3_reg_5329 << trunc_ln342_3_fu_2788_p1;

assign shl_ln345_9_fu_2929_p2 = trunc_ln331_4_reg_5422 << trunc_ln342_4_fu_2895_p1;

assign shl_ln345_fu_1289_p2 = trunc_ln331_7_reg_4712 << trunc_ln342_7_fu_1255_p1;

assign sub_ln461_10_fu_3401_p2 = (8'd0 - select_ln330_7_fu_3394_p3);

assign sub_ln461_11_fu_3463_p2 = (8'd0 - select_ln330_8_fu_3456_p3);

assign sub_ln461_1_fu_2646_p2 = (8'd0 - select_ln330_2_fu_2639_p3);

assign sub_ln461_2_fu_4102_p2 = (8'd0 - select_ln330_9_fu_4095_p3);

assign sub_ln461_3_fu_1571_p2 = (8'd0 - select_ln330_1_fu_1564_p3);

assign sub_ln461_4_fu_4573_p2 = (8'd0 - select_ln330_11_fu_4566_p3);

assign sub_ln461_5_fu_2708_p2 = (8'd0 - select_ln330_3_fu_2701_p3);

assign sub_ln461_6_fu_4164_p2 = (8'd0 - select_ln330_10_fu_4157_p3);

assign sub_ln461_7_fu_2770_p2 = (8'd0 - select_ln330_4_fu_2763_p3);

assign sub_ln461_8_fu_3276_p2 = (8'd0 - select_ln330_5_fu_3270_p3);

assign sub_ln461_9_fu_3339_p2 = (8'd0 - select_ln330_6_fu_3332_p3);

assign sub_ln461_fu_1509_p2 = (8'd0 - select_ln330_fu_1502_p3);

assign tmp_16_fu_1010_p3 = {{y_0_reg_712}, {7'd0}};

assign tmp_17_fu_1239_p3 = {{1'd1}, {trunc_ln318_7_fu_1236_p1}};

assign tmp_20_fu_1986_p3 = {{1'd1}, {trunc_ln318_fu_1983_p1}};

assign tmp_22_fu_1624_p3 = {{select_ln129_1_fu_1616_p3}, {7'd0}};

assign tmp_23_fu_1351_p3 = {{1'd1}, {trunc_ln318_8_fu_1348_p1}};

assign tmp_24_fu_3832_p3 = {{1'd1}, {trunc_ln318_10_fu_3829_p1}};

assign tmp_25_fu_2098_p3 = {{1'd1}, {trunc_ln318_1_fu_2095_p1}};

assign tmp_27_fu_4415_p3 = {{1'd1}, {trunc_ln318_9_fu_4412_p1}};

assign tmp_28_fu_3944_p3 = {{1'd1}, {trunc_ln318_11_fu_3941_p1}};

assign tmp_29_fu_2210_p3 = {{1'd1}, {trunc_ln318_2_fu_2207_p1}};

assign tmp_30_fu_2322_p3 = {{1'd1}, {trunc_ln318_3_fu_2319_p1}};

assign tmp_31_fu_2879_p3 = {{1'd1}, {trunc_ln318_4_fu_2876_p1}};

assign tmp_32_fu_2991_p3 = {{1'd1}, {trunc_ln318_5_fu_2988_p1}};

assign tmp_33_fu_3103_p3 = {{1'd1}, {trunc_ln318_6_fu_3100_p1}};

assign tmp_34_fu_3552_p3 = {{y95_0_reg_767}, {7'd0}};

assign tmp_35_fu_3616_p3 = {{y97_0_reg_789}, {7'd0}};

assign tmp_36_fu_4217_p3 = {{select_ln194_1_fu_4209_p3}, {7'd0}};

assign tmp_38_fu_2006_p4 = {{sh_amt_2_fu_1997_p2[10:3]}};

assign tmp_39_fu_2597_p3 = reg_V_9_reg_5162[32'd63];

assign tmp_41_fu_2118_p4 = {{sh_amt_4_fu_2109_p2[10:3]}};

assign tmp_42_fu_2659_p3 = reg_V_10_reg_5214[32'd63];

assign tmp_44_fu_2230_p4 = {{sh_amt_6_fu_2221_p2[10:3]}};

assign tmp_45_fu_2721_p3 = reg_V_11_reg_5266[32'd63];

assign tmp_47_fu_2792_p4 = {{sh_amt_8_fu_2783_p2[10:3]}};

assign tmp_48_fu_2808_p3 = reg_V_12_reg_5318[32'd63];

assign tmp_50_fu_2899_p4 = {{sh_amt_10_fu_2890_p2[10:3]}};

assign tmp_51_fu_3290_p3 = reg_V_13_reg_5411[32'd63];

assign tmp_53_fu_3011_p4 = {{sh_amt_12_fu_3002_p2[10:3]}};

assign tmp_54_fu_3352_p3 = reg_V_14_reg_5463[32'd63];

assign tmp_56_fu_3123_p4 = {{sh_amt_14_fu_3114_p2[10:3]}};

assign tmp_57_fu_3414_p3 = reg_V_15_reg_5515[32'd63];

assign tmp_58_fu_3212_p4 = {{select_ln351_1_fu_2652_p3[7:1]}};

assign tmp_60_fu_1259_p4 = {{sh_amt_15_fu_1250_p2[10:3]}};

assign tmp_61_fu_1460_p3 = reg_V_reg_4701[32'd63];

assign tmp_63_fu_1371_p4 = {{sh_amt_17_fu_1362_p2[10:3]}};

assign tmp_64_fu_1522_p3 = reg_V_8_reg_4753[32'd63];

assign tmp_65_fu_3228_p4 = {{select_ln351_4_fu_2714_p3[7:1]}};

assign tmp_66_fu_3244_p4 = {{select_ln351_7_fu_2776_p3[7:1]}};

assign tmp_67_fu_3476_p4 = {{select_ln351_8_fu_3282_p3[7:1]}};

assign tmp_68_fu_3492_p4 = {{select_ln351_9_fu_3345_p3[7:1]}};

assign tmp_69_fu_3508_p4 = {{select_ln351_10_fu_3407_p3[7:1]}};

assign tmp_71_fu_4435_p4 = {{sh_amt_19_fu_4426_p2[10:3]}};

assign tmp_72_fu_4524_p3 = reg_V_18_reg_6017_pp1_iter21_reg[32'd63];

assign tmp_74_fu_3852_p4 = {{sh_amt_21_fu_3843_p2[10:3]}};

assign tmp_75_fu_4053_p3 = reg_V_16_reg_5792[32'd63];

assign tmp_77_fu_3964_p4 = {{sh_amt_23_fu_3955_p2[10:3]}};

assign tmp_78_fu_4115_p3 = reg_V_17_reg_5844[32'd63];

assign tmp_79_fu_3524_p4 = {{select_ln351_11_fu_3469_p3[7:1]}};

assign trunc_ln310_10_fu_3693_p1 = reg_V_16_fu_3689_p1[62:0];

assign trunc_ln310_11_fu_3763_p1 = reg_V_17_fu_3759_p1[62:0];

assign trunc_ln310_1_fu_1796_p1 = reg_V_10_fu_1792_p1[62:0];

assign trunc_ln310_2_fu_1866_p1 = reg_V_11_fu_1862_p1[62:0];

assign trunc_ln310_3_fu_1935_p1 = reg_V_12_fu_1932_p1[62:0];

assign trunc_ln310_4_fu_2391_p1 = reg_V_13_fu_2387_p1[62:0];

assign trunc_ln310_5_fu_2461_p1 = reg_V_14_fu_2457_p1[62:0];

assign trunc_ln310_6_fu_2531_p1 = reg_V_15_fu_2527_p1[62:0];

assign trunc_ln310_7_fu_1100_p1 = reg_V_fu_1096_p1[62:0];

assign trunc_ln310_8_fu_1170_p1 = reg_V_8_fu_1166_p1[62:0];

assign trunc_ln310_9_fu_4346_p1 = reg_V_18_fu_4342_p1[62:0];

assign trunc_ln310_fu_1726_p1 = reg_V_9_fu_1722_p1[62:0];

assign trunc_ln318_10_fu_3829_p1 = reg_V_16_reg_5792[51:0];

assign trunc_ln318_11_fu_3941_p1 = reg_V_17_reg_5844[51:0];

assign trunc_ln318_1_fu_2095_p1 = reg_V_10_reg_5214[51:0];

assign trunc_ln318_2_fu_2207_p1 = reg_V_11_reg_5266[51:0];

assign trunc_ln318_3_fu_2319_p1 = reg_V_12_reg_5318[51:0];

assign trunc_ln318_4_fu_2876_p1 = reg_V_13_reg_5411[51:0];

assign trunc_ln318_5_fu_2988_p1 = reg_V_14_reg_5463[51:0];

assign trunc_ln318_6_fu_3100_p1 = reg_V_15_reg_5515[51:0];

assign trunc_ln318_7_fu_1236_p1 = reg_V_reg_4701[51:0];

assign trunc_ln318_8_fu_1348_p1 = reg_V_8_reg_4753[51:0];

assign trunc_ln318_9_fu_4412_p1 = reg_V_18_reg_6017[51:0];

assign trunc_ln318_fu_1983_p1 = reg_V_9_reg_5162[51:0];

assign trunc_ln331_10_fu_3719_p1 = reg_V_16_fu_3689_p1[7:0];

assign trunc_ln331_11_fu_3789_p1 = reg_V_17_fu_3759_p1[7:0];

assign trunc_ln331_1_fu_1822_p1 = reg_V_10_fu_1792_p1[7:0];

assign trunc_ln331_2_fu_1892_p1 = reg_V_11_fu_1862_p1[7:0];

assign trunc_ln331_3_fu_1961_p1 = reg_V_12_fu_1932_p1[7:0];

assign trunc_ln331_4_fu_2417_p1 = reg_V_13_fu_2387_p1[7:0];

assign trunc_ln331_5_fu_2487_p1 = reg_V_14_fu_2457_p1[7:0];

assign trunc_ln331_6_fu_2557_p1 = reg_V_15_fu_2527_p1[7:0];

assign trunc_ln331_7_fu_1126_p1 = reg_V_fu_1096_p1[7:0];

assign trunc_ln331_8_fu_1196_p1 = reg_V_8_fu_1166_p1[7:0];

assign trunc_ln331_9_fu_4372_p1 = reg_V_18_fu_4342_p1[7:0];

assign trunc_ln331_fu_1752_p1 = reg_V_9_fu_1722_p1[7:0];

assign trunc_ln334_10_fu_3878_p1 = lshr_ln334_3_fu_3872_p2[7:0];

assign trunc_ln334_11_fu_3990_p1 = lshr_ln334_6_fu_3984_p2[7:0];

assign trunc_ln334_1_fu_2144_p1 = lshr_ln334_4_fu_2138_p2[7:0];

assign trunc_ln334_2_fu_2256_p1 = lshr_ln334_7_fu_2250_p2[7:0];

assign trunc_ln334_3_fu_2353_p1 = lshr_ln334_8_fu_2347_p2[7:0];

assign trunc_ln334_4_fu_2925_p1 = lshr_ln334_9_fu_2919_p2[7:0];

assign trunc_ln334_5_fu_3037_p1 = lshr_ln334_10_fu_3031_p2[7:0];

assign trunc_ln334_6_fu_3149_p1 = lshr_ln334_11_fu_3143_p2[7:0];

assign trunc_ln334_7_fu_1285_p1 = lshr_ln334_fu_1279_p2[7:0];

assign trunc_ln334_8_fu_1397_p1 = lshr_ln334_2_fu_1391_p2[7:0];

assign trunc_ln334_9_fu_4461_p1 = lshr_ln334_5_fu_4455_p2[7:0];

assign trunc_ln334_fu_2032_p1 = lshr_ln334_1_fu_2026_p2[7:0];

assign trunc_ln342_10_fu_3848_p1 = sh_amt_21_fu_3843_p2[7:0];

assign trunc_ln342_11_fu_3960_p1 = sh_amt_23_fu_3955_p2[7:0];

assign trunc_ln342_1_fu_2114_p1 = sh_amt_4_fu_2109_p2[7:0];

assign trunc_ln342_2_fu_2226_p1 = sh_amt_6_fu_2221_p2[7:0];

assign trunc_ln342_3_fu_2788_p1 = sh_amt_8_fu_2783_p2[7:0];

assign trunc_ln342_4_fu_2895_p1 = sh_amt_10_fu_2890_p2[7:0];

assign trunc_ln342_5_fu_3007_p1 = sh_amt_12_fu_3002_p2[7:0];

assign trunc_ln342_6_fu_3119_p1 = sh_amt_14_fu_3114_p2[7:0];

assign trunc_ln342_7_fu_1255_p1 = sh_amt_15_fu_1250_p2[7:0];

assign trunc_ln342_8_fu_1367_p1 = sh_amt_17_fu_1362_p2[7:0];

assign trunc_ln342_9_fu_4431_p1 = sh_amt_19_fu_4426_p2[7:0];

assign trunc_ln342_fu_2002_p1 = sh_amt_2_fu_1997_p2[7:0];

assign x_1_fu_1028_p2 = (x_0_reg_723 + 8'd1);

assign x_2_fu_4249_p2 = (8'd1 + select_ln194_fu_4201_p3);

assign x_3_fu_3634_p2 = (x98_0_reg_800 + 8'd1);

assign x_4_fu_1657_p2 = (select_ln129_reg_4844 + 8'd1);

assign x_fu_3570_p2 = (x96_0_reg_778 + 8'd1);

assign xor_ln326_10_fu_4147_p2 = (icmp_ln326_6_reg_5861 ^ 1'd1);

assign xor_ln326_11_fu_4556_p2 = (icmp_ln326_4_reg_6034_pp1_iter21_reg ^ 1'd1);

assign xor_ln326_1_fu_1554_p2 = (icmp_ln326_3_reg_4770 ^ 1'd1);

assign xor_ln326_2_fu_2629_p2 = (icmp_ln326_1_reg_5179 ^ 1'd1);

assign xor_ln326_3_fu_2691_p2 = (icmp_ln326_5_reg_5231 ^ 1'd1);

assign xor_ln326_4_fu_2753_p2 = (icmp_ln326_7_reg_5283 ^ 1'd1);

assign xor_ln326_5_fu_3260_p2 = (icmp_ln326_8_reg_5335_pp0_iter10_reg ^ 1'd1);

assign xor_ln326_6_fu_3322_p2 = (icmp_ln326_9_reg_5428 ^ 1'd1);

assign xor_ln326_7_fu_3384_p2 = (icmp_ln326_10_reg_5480 ^ 1'd1);

assign xor_ln326_8_fu_3446_p2 = (icmp_ln326_11_reg_5532 ^ 1'd1);

assign xor_ln326_9_fu_4085_p2 = (icmp_ln326_2_reg_5809 ^ 1'd1);

assign xor_ln326_fu_1492_p2 = (icmp_ln326_reg_4718 ^ 1'd1);

assign xor_ln330_10_fu_3999_p2 = (or_ln330_10_reg_5890 ^ 1'd1);

assign xor_ln330_11_fu_4470_p2 = (or_ln330_11_reg_6063 ^ 1'd1);

assign xor_ln330_1_fu_1406_p2 = (or_ln330_1_reg_4799 ^ 1'd1);

assign xor_ln330_2_fu_2041_p2 = (or_ln330_2_reg_5208 ^ 1'd1);

assign xor_ln330_3_fu_2153_p2 = (or_ln330_3_reg_5260 ^ 1'd1);

assign xor_ln330_4_fu_2265_p2 = (or_ln330_4_reg_5312 ^ 1'd1);

assign xor_ln330_5_fu_2361_p2 = (or_ln330_5_fu_2357_p2 ^ 1'd1);

assign xor_ln330_6_fu_2934_p2 = (or_ln330_6_reg_5457 ^ 1'd1);

assign xor_ln330_7_fu_3046_p2 = (or_ln330_7_reg_5509 ^ 1'd1);

assign xor_ln330_8_fu_3158_p2 = (or_ln330_8_reg_5561 ^ 1'd1);

assign xor_ln330_9_fu_3887_p2 = (or_ln330_9_reg_5838 ^ 1'd1);

assign xor_ln330_fu_1294_p2 = (or_ln330_reg_4747 ^ 1'd1);

assign xor_ln332_10_fu_4026_p2 = (or_ln332_10_fu_4022_p2 ^ 1'd1);

assign xor_ln332_11_fu_4497_p2 = (or_ln332_11_fu_4493_p2 ^ 1'd1);

assign xor_ln332_1_fu_1433_p2 = (or_ln332_1_fu_1429_p2 ^ 1'd1);

assign xor_ln332_2_fu_2068_p2 = (or_ln332_2_fu_2064_p2 ^ 1'd1);

assign xor_ln332_3_fu_2180_p2 = (or_ln332_3_fu_2176_p2 ^ 1'd1);

assign xor_ln332_4_fu_2292_p2 = (or_ln332_4_fu_2288_p2 ^ 1'd1);

assign xor_ln332_5_fu_2832_p2 = (or_ln332_5_fu_2828_p2 ^ 1'd1);

assign xor_ln332_6_fu_2961_p2 = (or_ln332_6_fu_2957_p2 ^ 1'd1);

assign xor_ln332_7_fu_3073_p2 = (or_ln332_7_fu_3069_p2 ^ 1'd1);

assign xor_ln332_8_fu_3185_p2 = (or_ln332_8_fu_3181_p2 ^ 1'd1);

assign xor_ln332_9_fu_3914_p2 = (or_ln332_9_fu_3910_p2 ^ 1'd1);

assign xor_ln332_fu_1321_p2 = (or_ln332_fu_1317_p2 ^ 1'd1);

assign xor_ln333_10_fu_4130_p2 = (icmp_ln333_6_reg_5884 ^ 1'd1);

assign xor_ln333_11_fu_4539_p2 = (icmp_ln333_4_reg_6057_pp1_iter21_reg ^ 1'd1);

assign xor_ln333_1_fu_1537_p2 = (icmp_ln333_3_reg_4793 ^ 1'd1);

assign xor_ln333_2_fu_2612_p2 = (icmp_ln333_1_reg_5202 ^ 1'd1);

assign xor_ln333_3_fu_2674_p2 = (icmp_ln333_5_reg_5254 ^ 1'd1);

assign xor_ln333_4_fu_2736_p2 = (icmp_ln333_7_reg_5306 ^ 1'd1);

assign xor_ln333_5_fu_2858_p2 = (icmp_ln333_8_reg_5391 ^ 1'd1);

assign xor_ln333_6_fu_3305_p2 = (icmp_ln333_9_reg_5451 ^ 1'd1);

assign xor_ln333_7_fu_3367_p2 = (icmp_ln333_10_reg_5503 ^ 1'd1);

assign xor_ln333_8_fu_3429_p2 = (icmp_ln333_11_reg_5555 ^ 1'd1);

assign xor_ln333_9_fu_4068_p2 = (icmp_ln333_2_reg_5832 ^ 1'd1);

assign xor_ln333_fu_1475_p2 = (icmp_ln333_reg_4741 ^ 1'd1);

assign y_1_fu_1004_p2 = (y_0_reg_712 + 8'd1);

assign y_2_fu_3546_p2 = (y95_0_reg_767 + 8'd1);

assign y_3_fu_4189_p2 = (8'd1 + ap_phi_mux_y99_0_phi_fu_826_p4);

assign y_4_fu_3610_p2 = (y97_0_reg_789 + 8'd1);

assign y_fu_1596_p2 = (8'd1 + ap_phi_mux_y76_0_phi_fu_749_p4);

assign zext_ln113_fu_1018_p1 = tmp_16_fu_1010_p3;

assign zext_ln127_fu_1632_p1 = tmp_22_fu_1624_p3;

assign zext_ln169_fu_3560_p1 = tmp_34_fu_3552_p3;

assign zext_ln182_fu_3624_p1 = tmp_35_fu_3616_p3;

assign zext_ln192_fu_4225_p1 = tmp_36_fu_4217_p3;

assign zext_ln215_1_fu_1043_p1 = add_ln215_fu_1038_p2;

assign zext_ln215_2_fu_3576_p1 = x96_0_reg_778;

assign zext_ln215_3_fu_3585_p1 = add_ln215_1_fu_3580_p2;

assign zext_ln215_4_fu_3640_p1 = x98_0_reg_800;

assign zext_ln215_5_fu_3649_p1 = add_ln215_2_fu_3644_p2;

assign zext_ln215_fu_1034_p1 = x_0_reg_723;

assign zext_ln334_10_fu_3027_p1 = $unsigned(sext_ln329_10_fu_2999_p1);

assign zext_ln334_11_fu_3139_p1 = $unsigned(sext_ln329_11_fu_3111_p1);

assign zext_ln334_1_fu_2022_p1 = $unsigned(sext_ln329_1_fu_1994_p1);

assign zext_ln334_2_fu_1387_p1 = $unsigned(sext_ln329_2_fu_1359_p1);

assign zext_ln334_3_fu_3868_p1 = $unsigned(sext_ln329_3_fu_3840_p1);

assign zext_ln334_4_fu_2134_p1 = $unsigned(sext_ln329_4_fu_2106_p1);

assign zext_ln334_5_fu_4451_p1 = $unsigned(sext_ln329_5_fu_4423_p1);

assign zext_ln334_6_fu_3980_p1 = $unsigned(sext_ln329_6_fu_3952_p1);

assign zext_ln334_7_fu_2246_p1 = $unsigned(sext_ln329_7_fu_2218_p1);

assign zext_ln334_8_fu_2343_p1 = $unsigned(sext_ln329_8_fu_2330_p1);

assign zext_ln334_9_fu_2915_p1 = $unsigned(sext_ln329_9_fu_2887_p1);

assign zext_ln334_fu_1275_p1 = $unsigned(sext_ln329_fu_1247_p1);

assign zext_ln544_1_fu_1646_p1 = add_ln544_fu_1640_p2;

assign zext_ln544_2_fu_4229_p1 = select_ln194_fu_4201_p3;

assign zext_ln544_3_fu_4239_p1 = add_ln544_1_fu_4233_p2;

assign zext_ln544_fu_1636_p1 = select_ln129_fu_1608_p3;

always @ (posedge ap_clk) begin
    zext_ln113_reg_4627[6:0] <= 7'b0000000;
    zext_ln113_reg_4627[15] <= 1'b0;
    zext_ln215_1_reg_4640[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln544_1_reg_4854[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln544_1_reg_4854_pp0_iter1_reg[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln169_reg_5668[6:0] <= 7'b0000000;
    zext_ln169_reg_5668[15] <= 1'b0;
    zext_ln215_3_reg_5681[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln182_reg_5721[6:0] <= 7'b0000000;
    zext_ln182_reg_5721[15] <= 1'b0;
    zext_ln215_5_reg_5734[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln544_3_reg_5940[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end

endmodule //my_filter_v1
