# ECE-2220 Final Project - Team #20
## FPGA Implementation of a Video Surveillance Alarm System using Verilog HDL
#### Collaborators:
* [Arshdeep Singh Karwal](https://github.com/Arshdeep-Karwal)
* [Dev Patel](https://github.com/Dev-Patel4)
* [Gundeep Sidhu](https://github.com/gdsidhu)
* [Matthew Readman](https://github.com/ducktree-embed)
## References
* [1] Terasic Technologies, “DE10-Standard User Manual,” Taiwan: Terasic Technologies, 2017. [Source Code]. Available: [https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=205&No=1081&PartNo=4](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=205&No=1081&PartNo=4) [Accessed Nov. 20, 2025].
* [4] Marion. David J, “VGA Text Generation.” [Source Code]. Available: [https://github.com/FPGADude/Digital-Design/tree/main/FPGA%20Projects/VGA%20Projects/VGA%20Text%20Generation](https://github.com/FPGADude/Digital-Design/tree/main/FPGA%20Projects/VGA%20Projects/VGA%20Text%20Generation). [Accessed Nov. 27, 2025].
