#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000977990 .scope module, "ICARUS_TB" "ICARUS_TB" 2 6;
 .timescale -8 -9;
v00000000009d8820_0 .var "clk", 0 0;
v00000000009d9040_0 .net "clk_adc", 0 0, v0000000000966850_0;  1 drivers
v00000000009d9220_0 .net "clk_adc_avg", 0 0, v00000000009d6b30_0;  1 drivers
v00000000009d9b80_0 .net "cs_adc", 0 0, v0000000000966b70_0;  1 drivers
v00000000009d94a0_0 .net "cs_adc_avg", 0 0, v00000000009d6bd0_0;  1 drivers
v00000000009d9900_0 .var "latch", 0 0;
v00000000009d9c20_0 .net "latch_dac", 0 0, v00000000009d61d0_0;  1 drivers
v00000000009d8e60_0 .var "sdi_adc", 0 0;
v00000000009d92c0_0 .net "value", 11 0, v0000000000965e50_0;  1 drivers
v00000000009d83c0_0 .net "value_avg", 11 0, v00000000009d70d0_0;  1 drivers
S_000000000094ee60 .scope module, "adc_mcp3201" "ADC_MCP3201" 2 55, 3 1 0, S_0000000000977990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "LATCH"
    .port_info 2 /INPUT 1 "SDI_ADC"
    .port_info 3 /OUTPUT 1 "CS_ADC"
    .port_info 4 /OUTPUT 1 "CLK_ADC"
    .port_info 5 /OUTPUT 12 "VALUE"
L_00000000009643c0 .functor AND 1, v0000000000966530_0, L_00000000009d95e0, C4<1>, C4<1>;
L_0000000000964c10 .functor AND 1, v0000000000966350_0, L_00000000009d8960, C4<1>, C4<1>;
L_0000000000964820 .functor AND 1, L_00000000009d88c0, v0000000000966710_0, C4<1>, C4<1>;
v0000000000966990_0 .net "CLK", 0 0, v00000000009d8820_0;  1 drivers
v0000000000966850_0 .var "CLK_ADC", 0 0;
v0000000000966b70_0 .var "CS_ADC", 0 0;
v0000000000965d10_0 .net "LATCH", 0 0, v00000000009d9900_0;  1 drivers
v0000000000965db0_0 .net "SDI_ADC", 0 0, v00000000009d8e60_0;  1 drivers
v0000000000965e50_0 .var "VALUE", 11 0;
v0000000000966670_0 .net *"_s1", 0 0, L_00000000009d95e0;  1 drivers
v0000000000965ef0_0 .net *"_s5", 0 0, L_00000000009d8960;  1 drivers
v0000000000966210_0 .net *"_s9", 0 0, L_00000000009d88c0;  1 drivers
v0000000000966490_0 .net "clk_adc_fe", 0 0, L_0000000000964820;  1 drivers
v00000000009663f0_0 .net "clk_adc_re", 0 0, L_0000000000964c10;  1 drivers
v00000000009662b0_0 .var "ctr_clk_cs", 11 0;
v0000000000965f90_0 .var "ctr_clk_spi", 15 0;
v0000000000966530_0 .var "hri1", 0 0;
v00000000009665d0_0 .var "hri2", 0 0;
v0000000000966350_0 .var "hri3", 0 0;
v0000000000966710_0 .var "hri4", 0 0;
v0000000000966030_0 .var "index", 11 0;
v00000000009660d0_0 .net "latch_start", 0 0, L_00000000009643c0;  1 drivers
v0000000000966170_0 .var "state", 4 0;
v00000000009d6a90_0 .var "value_temp", 11 0;
E_00000000009733f0 .event posedge, v0000000000966990_0;
L_00000000009d95e0 .reduce/nor v00000000009665d0_0;
L_00000000009d8960 .reduce/nor v0000000000966710_0;
L_00000000009d88c0 .reduce/nor v0000000000966350_0;
S_000000000094efe0 .scope module, "adc_mcp3201_mov_avg" "ADC_MCP3201_MOV_AVG" 2 64, 4 1 0, S_0000000000977990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "LATCH"
    .port_info 2 /INPUT 1 "SDI_ADC"
    .port_info 3 /OUTPUT 1 "CS_ADC"
    .port_info 4 /OUTPUT 1 "CLK_ADC"
    .port_info 5 /OUTPUT 12 "VALUE"
    .port_info 6 /OUTPUT 1 "LATCH_DAC"
P_0000000000943420 .param/l "CTR_LATCH_LIMIT" 1 4 11, +C4<00000000000000000000001100110010>;
P_0000000000943458 .param/l "CTR_SAMPLE_LIMIT" 1 4 12, +C4<00000000000000000000000000101000>;
L_0000000000964eb0 .functor OR 1, L_00000000009642e0, L_00000000009d8be0, C4<0>, C4<0>;
L_00000000009642e0 .functor AND 1, v00000000009d7df0_0, L_00000000009d85a0, C4<1>, C4<1>;
L_0000000000964580 .functor AND 1, v00000000009d6d10_0, L_00000000009d9720, C4<1>, C4<1>;
v00000000009d7c10_0 .net "CLK", 0 0, v00000000009d8820_0;  alias, 1 drivers
v00000000009d7a30_0 .net "CLK_ADC", 0 0, v00000000009d6b30_0;  alias, 1 drivers
v00000000009d75d0_0 .net "CS_ADC", 0 0, v00000000009d6bd0_0;  alias, 1 drivers
v00000000009d7cb0_0 .net "LATCH", 0 0, v00000000009d9900_0;  alias, 1 drivers
v00000000009d61d0_0 .var "LATCH_DAC", 0 0;
v00000000009d7350_0 .net "SDI_ADC", 0 0, v00000000009d8e60_0;  alias, 1 drivers
v00000000009d70d0_0 .var "VALUE", 11 0;
v00000000009d73f0_0 .net *"_s0", 31 0, L_00000000009d8c80;  1 drivers
v00000000009d7d50_0 .net *"_s11", 0 0, L_00000000009d85a0;  1 drivers
v00000000009d7490_0 .net *"_s15", 0 0, L_00000000009d9720;  1 drivers
L_00000000021f0088 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009d6db0_0 .net *"_s3", 19 0, L_00000000021f0088;  1 drivers
L_00000000021f00d0 .functor BUFT 1, C4<00000000000000000000001100110010>, C4<0>, C4<0>, C4<0>;
v00000000009d7670_0 .net/2u *"_s4", 31 0, L_00000000021f00d0;  1 drivers
v00000000009d6630_0 .net *"_s6", 0 0, L_00000000009d8be0;  1 drivers
v00000000009d6950_0 .var "ctr_latch", 11 0;
v00000000009d69f0_0 .var "ctr_latch_enable", 0 0;
v00000000009d6770_0 .var "ctr_mov_avg", 10 0;
v00000000009d7710_0 .var "ctr_sample", 11 0;
v00000000009d7df0_0 .var "hri1", 0 0;
v00000000009d6090_0 .var "hri2", 0 0;
v00000000009d6d10_0 .var "hri3", 0 0;
v00000000009d7850_0 .var "hri4", 0 0;
v00000000009d7030_0 .net "latch_adc", 0 0, L_0000000000964eb0;  1 drivers
v00000000009d6810_0 .net "latch_cs_re", 0 0, L_0000000000964580;  1 drivers
v00000000009d6270_0 .net "latch_start", 0 0, L_00000000009642e0;  1 drivers
v00000000009d6310_0 .var "state", 15 0;
v00000000009d63b0_0 .var "summe_mov_avg", 15 0;
v00000000009d6450_0 .net "value_adc", 11 0, v00000000009d6ef0_0;  1 drivers
v00000000009d6590_0 .var "value_adc_1", 11 0;
v00000000009d81e0_0 .var "value_adc_2", 11 0;
v00000000009d8b40_0 .var "value_adc_3", 11 0;
v00000000009d9400_0 .var "value_adc_4", 11 0;
v00000000009d9ae0_0 .var "value_temp", 15 0;
L_00000000009d8c80 .concat [ 12 20 0 0], v00000000009d6950_0, L_00000000021f0088;
L_00000000009d8be0 .cmp/eq 32, L_00000000009d8c80, L_00000000021f00d0;
L_00000000009d85a0 .reduce/nor v00000000009d6090_0;
L_00000000009d9720 .reduce/nor v00000000009d7850_0;
S_0000000000902720 .scope module, "adc_mcp3201" "ADC_MCP3201" 4 33, 3 1 0, S_000000000094efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "LATCH"
    .port_info 2 /INPUT 1 "SDI_ADC"
    .port_info 3 /OUTPUT 1 "CS_ADC"
    .port_info 4 /OUTPUT 1 "CLK_ADC"
    .port_info 5 /OUTPUT 12 "VALUE"
L_0000000000964890 .functor AND 1, v00000000009d7210_0, L_00000000009d9cc0, C4<1>, C4<1>;
L_0000000000964510 .functor AND 1, v00000000009d72b0_0, L_00000000009d8a00, C4<1>, C4<1>;
L_0000000000964270 .functor AND 1, L_00000000009d9540, v00000000009d7990_0, C4<1>, C4<1>;
v00000000009d77b0_0 .net "CLK", 0 0, v00000000009d8820_0;  alias, 1 drivers
v00000000009d6b30_0 .var "CLK_ADC", 0 0;
v00000000009d6bd0_0 .var "CS_ADC", 0 0;
v00000000009d64f0_0 .net "LATCH", 0 0, L_0000000000964eb0;  alias, 1 drivers
v00000000009d6e50_0 .net "SDI_ADC", 0 0, v00000000009d8e60_0;  alias, 1 drivers
v00000000009d6ef0_0 .var "VALUE", 11 0;
v00000000009d7b70_0 .net *"_s1", 0 0, L_00000000009d9cc0;  1 drivers
v00000000009d6130_0 .net *"_s5", 0 0, L_00000000009d8a00;  1 drivers
v00000000009d68b0_0 .net *"_s9", 0 0, L_00000000009d9540;  1 drivers
v00000000009d7170_0 .net "clk_adc_fe", 0 0, L_0000000000964270;  1 drivers
v00000000009d7530_0 .net "clk_adc_re", 0 0, L_0000000000964510;  1 drivers
v00000000009d78f0_0 .var "ctr_clk_cs", 11 0;
v00000000009d7ad0_0 .var "ctr_clk_spi", 15 0;
v00000000009d7210_0 .var "hri1", 0 0;
v00000000009d7e90_0 .var "hri2", 0 0;
v00000000009d72b0_0 .var "hri3", 0 0;
v00000000009d7990_0 .var "hri4", 0 0;
v00000000009d7f30_0 .var "index", 11 0;
v00000000009d66d0_0 .net "latch_start", 0 0, L_0000000000964890;  1 drivers
v00000000009d6c70_0 .var "state", 4 0;
v00000000009d6f90_0 .var "value_temp", 11 0;
L_00000000009d9cc0 .reduce/nor v00000000009d7e90_0;
L_00000000009d8a00 .reduce/nor v00000000009d7990_0;
L_00000000009d9540 .reduce/nor v00000000009d72b0_0;
    .scope S_000000000094ee60;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000966b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000966850_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000965e50_0, 0;
    %pushi/vec4 15, 0, 12;
    %assign/vec4 v0000000000966030_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000009d6a90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000966170_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000965f90_0, 0;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v00000000009662b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000966530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009665d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000966350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000966710_0, 0;
    %end;
    .thread T_0;
    .scope S_000000000094ee60;
T_1 ;
    %wait E_00000000009733f0;
    %load/vec4 v0000000000965d10_0;
    %assign/vec4 v0000000000966530_0, 0;
    %load/vec4 v0000000000966530_0;
    %assign/vec4 v00000000009665d0_0, 0;
    %load/vec4 v0000000000966850_0;
    %assign/vec4 v0000000000966350_0, 0;
    %load/vec4 v0000000000966350_0;
    %assign/vec4 v0000000000966710_0, 0;
    %load/vec4 v0000000000966b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000000009662b0_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000000009662b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v00000000009662b0_0, 0;
T_1.1 ;
    %load/vec4 v0000000000966170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000966b70_0, 0;
    %pushi/vec4 15, 0, 12;
    %assign/vec4 v0000000000966030_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000009d6a90_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000965f90_0, 0;
    %load/vec4 v00000000009660d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000966b70_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000000966170_0, 0;
T_1.4 ;
T_1.2 ;
    %load/vec4 v0000000000966170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0000000000965f90_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000000965f90_0, 0;
    %load/vec4 v0000000000965f90_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000965f90_0, 0;
    %load/vec4 v0000000000966850_0;
    %nor/r;
    %assign/vec4 v0000000000966850_0, 0;
T_1.8 ;
    %load/vec4 v00000000009663f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0000000000965db0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000000000966030_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v00000000009d6a90_0, 4, 5;
T_1.10 ;
    %load/vec4 v0000000000966490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0000000000966030_0;
    %subi 1, 0, 12;
    %assign/vec4 v0000000000966030_0, 0;
T_1.12 ;
    %load/vec4 v0000000000966030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000000000966170_0, 0;
T_1.14 ;
T_1.6 ;
    %load/vec4 v0000000000966170_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v00000000009d6a90_0;
    %assign/vec4 v0000000000965e50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000966170_0, 0;
T_1.16 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000902720;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009d6bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d6b30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000009d6ef0_0, 0;
    %pushi/vec4 15, 0, 12;
    %assign/vec4 v00000000009d7f30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000009d6f90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000009d6c70_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000009d7ad0_0, 0;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v00000000009d78f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d7210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d7e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d72b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d7990_0, 0;
    %end;
    .thread T_2;
    .scope S_0000000000902720;
T_3 ;
    %wait E_00000000009733f0;
    %load/vec4 v00000000009d64f0_0;
    %assign/vec4 v00000000009d7210_0, 0;
    %load/vec4 v00000000009d7210_0;
    %assign/vec4 v00000000009d7e90_0, 0;
    %load/vec4 v00000000009d6b30_0;
    %assign/vec4 v00000000009d72b0_0, 0;
    %load/vec4 v00000000009d72b0_0;
    %assign/vec4 v00000000009d7990_0, 0;
    %load/vec4 v00000000009d6bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000000009d78f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000000009d78f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v00000000009d78f0_0, 0;
T_3.1 ;
    %load/vec4 v00000000009d6c70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009d6bd0_0, 0;
    %pushi/vec4 15, 0, 12;
    %assign/vec4 v00000000009d7f30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000009d6f90_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000009d7ad0_0, 0;
    %load/vec4 v00000000009d66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d6bd0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000009d6c70_0, 0;
T_3.4 ;
T_3.2 ;
    %load/vec4 v00000000009d6c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v00000000009d7ad0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000009d7ad0_0, 0;
    %load/vec4 v00000000009d7ad0_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000009d7ad0_0, 0;
    %load/vec4 v00000000009d6b30_0;
    %nor/r;
    %assign/vec4 v00000000009d6b30_0, 0;
T_3.8 ;
    %load/vec4 v00000000009d7530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v00000000009d6e50_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000000009d7f30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v00000000009d6f90_0, 4, 5;
T_3.10 ;
    %load/vec4 v00000000009d7170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v00000000009d7f30_0;
    %subi 1, 0, 12;
    %assign/vec4 v00000000009d7f30_0, 0;
T_3.12 ;
    %load/vec4 v00000000009d7f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000000009d6c70_0, 0;
T_3.14 ;
T_3.6 ;
    %load/vec4 v00000000009d6c70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v00000000009d6f90_0;
    %assign/vec4 v00000000009d6ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000009d6c70_0, 0;
T_3.16 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000094efe0;
T_4 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000009d70d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d61d0_0, 0;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v00000000009d6950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009d69f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000009d7710_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000009d6590_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000009d81e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000009d8b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000009d9400_0, 0;
    %pushi/vec4 1, 0, 11;
    %assign/vec4 v00000000009d6770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000009d63b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000009d9ae0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000009d6310_0, 0;
    %end;
    .thread T_4;
    .scope S_000000000094efe0;
T_5 ;
    %wait E_00000000009733f0;
    %load/vec4 v00000000009d7cb0_0;
    %assign/vec4 v00000000009d7df0_0, 0;
    %load/vec4 v00000000009d7df0_0;
    %assign/vec4 v00000000009d6090_0, 0;
    %load/vec4 v00000000009d75d0_0;
    %assign/vec4 v00000000009d6d10_0, 0;
    %load/vec4 v00000000009d6d10_0;
    %assign/vec4 v00000000009d7850_0, 0;
    %load/vec4 v00000000009d6270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v00000000009d6950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009d69f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000009d7710_0, 0;
T_5.0 ;
    %load/vec4 v00000000009d69f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000009d6950_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000000009d6950_0, 0;
T_5.2 ;
    %load/vec4 v00000000009d6950_0;
    %pad/u 32;
    %cmpi/e 818, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v00000000009d6950_0, 0;
    %load/vec4 v00000000009d7710_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000000009d7710_0, 0;
T_5.4 ;
    %load/vec4 v00000000009d7710_0;
    %pad/u 32;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000009d69f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d69f0_0, 0;
T_5.6 ;
    %load/vec4 v00000000009d6810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v00000000009d6770_0;
    %addi 1, 0, 11;
    %assign/vec4 v00000000009d6770_0, 0;
    %load/vec4 v00000000009d6770_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 11;
    %assign/vec4 v00000000009d6770_0, 0;
T_5.10 ;
    %load/vec4 v00000000009d6770_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 11;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 11;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 11;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 11;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v00000000009d6450_0;
    %assign/vec4 v00000000009d6590_0, 0;
    %jmp T_5.16;
T_5.13 ;
    %load/vec4 v00000000009d6450_0;
    %assign/vec4 v00000000009d81e0_0, 0;
    %jmp T_5.16;
T_5.14 ;
    %load/vec4 v00000000009d6450_0;
    %assign/vec4 v00000000009d8b40_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v00000000009d6450_0;
    %assign/vec4 v00000000009d9400_0, 0;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000009d6310_0, 0;
T_5.8 ;
    %load/vec4 v00000000009d6310_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000009d63b0_0, 0;
    %load/vec4 v00000000009d6310_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000009d6310_0, 0;
T_5.17 ;
    %load/vec4 v00000000009d6310_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.19, 4;
    %load/vec4 v00000000009d63b0_0;
    %load/vec4 v00000000009d6590_0;
    %pad/u 16;
    %add;
    %assign/vec4 v00000000009d63b0_0, 0;
    %load/vec4 v00000000009d6310_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000009d6310_0, 0;
T_5.19 ;
    %load/vec4 v00000000009d6310_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.21, 4;
    %load/vec4 v00000000009d63b0_0;
    %load/vec4 v00000000009d81e0_0;
    %pad/u 16;
    %add;
    %assign/vec4 v00000000009d63b0_0, 0;
    %load/vec4 v00000000009d6310_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000009d6310_0, 0;
T_5.21 ;
    %load/vec4 v00000000009d6310_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_5.23, 4;
    %load/vec4 v00000000009d63b0_0;
    %load/vec4 v00000000009d8b40_0;
    %pad/u 16;
    %add;
    %assign/vec4 v00000000009d63b0_0, 0;
    %load/vec4 v00000000009d6310_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000009d6310_0, 0;
T_5.23 ;
    %load/vec4 v00000000009d6310_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.25, 4;
    %load/vec4 v00000000009d63b0_0;
    %load/vec4 v00000000009d9400_0;
    %pad/u 16;
    %add;
    %assign/vec4 v00000000009d63b0_0, 0;
    %load/vec4 v00000000009d6310_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000009d6310_0, 0;
T_5.25 ;
    %load/vec4 v00000000009d6310_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_5.27, 4;
    %load/vec4 v00000000009d63b0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 16;
    %assign/vec4 v00000000009d9ae0_0, 0;
    %load/vec4 v00000000009d6310_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000009d6310_0, 0;
T_5.27 ;
    %load/vec4 v00000000009d6310_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.29, 4;
    %load/vec4 v00000000009d9ae0_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v00000000009d70d0_0, 0;
    %load/vec4 v00000000009d6310_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000009d6310_0, 0;
T_5.29 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v00000000009d6310_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000009d6310_0;
    %pad/u 32;
    %cmpi/u 58, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009d61d0_0, 0;
    %load/vec4 v00000000009d6310_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000009d6310_0, 0;
T_5.31 ;
    %load/vec4 v00000000009d6310_0;
    %pad/u 32;
    %cmpi/e 58, 0, 32;
    %jmp/0xz  T_5.33, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d61d0_0, 0;
    %load/vec4 v00000000009d6310_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000009d6310_0, 0;
T_5.33 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000977990;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009d8820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d9900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %vpi_call 2 26 "$dumpfile", "vcd\134icarus_tb.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000977990 {0 0 0};
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009d9900_0, 0;
    %delay 620, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d9900_0, 0;
    %delay 1800, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d8e60_0, 0;
    %delay 150000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009d9900_0, 0;
    %delay 620, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009d9900_0, 0;
    %delay 150000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000000000977990;
T_7 ;
    %delay 10, 0;
    %load/vec4 v00000000009d8820_0;
    %nor/r;
    %assign/vec4 v00000000009d8820_0, 0;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ICARUS_TB.v";
    "./../ADC_MCP3201.v";
    "./ADC_MCP3201_MOV_AVG.v";
