# gf180mcu_ic_1x1_sram_u8b24k Datasheet

1x1 slot SRAM - 8-bit data, 24KB capacity using 512x8 PDK macros
## General Description

gf180mcu_ic_1x1_sram_u8b24k is an SRAM-based memory chip designed for the GF180MCU process.
It provides 24576 words of 8-bit storage using 48
embedded SRAM macros.

## Features

- 24576 bytes (196608 bits) total capacity
- 15-bit address bus
- 8-bit data bus
- Synchronous single-port interface
- Active-low control signals

## Absolute Maximum Ratings

| Parameter | Value |
|-----------|-------|
| Supply Voltage | 3.3V nominal |
| Operating Temperature | -40C to 125C |
| Storage Temperature | -55C to 150C |

## Electrical Characteristics

### Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|-----------|--------|-----|-----|-----|------|
| Supply Voltage | VDD | 3.0 | 3.3 | 3.6 | V |
| Clock Frequency | fCLK | DC | - | 164.6 | MHz |
## Timing Parameters

| Parameter | Symbol | Min | Typ | Max | Unit |
|-----------|--------|-----|-----|-----|------|
| Clock Period | tCLK | 6.1 | - | - | ns |
| Clock to Output | tCO | - | 5.0 | - | ns |
| Address Setup Time | tAS | 0.9 | - | - | ns |
| Address Hold Time | tAH | 0.5 | - | - | ns |
| Data Setup Time | tDS | 0.5 | - | - | ns |
| Data Hold Time | tDH | 0.7 | - | - | ns |
| Enable Setup Time | tES | 0.4 | - | - | ns |

## Pinout

| Signal | Direction | Width | I/O Type | Description |
|--------|-----------|-------|----------|-------------|
| clk | Input | 1 | CMOS | System clock input |
| rst_n | Input | 1 | CMOS | Active-low asynchronous reset |
| ce_n | Input | 1 | CMOS | Active-low chip enable |
| we_n | Input | 1 | CMOS | Active-low write enable |
| addr[14:0] | Input | 15 | CMOS | Address bus |
| din[7:0] | Input | 8 | CMOS | Write data bus |
| dout[7:0] | Output | 8 | CMOS | Read data bus |

## Functional Description

### Memory Organization

The memory is organized as 24576 words of 8 bits each.
The address space spans from 0x0000 to 0x5FFF.

Internal organization:
- 48 SRAM macros (pdk)
- Each macro: 512 x 8-bit
- Grid: 6 columns x 8 rows
- Address decoding selects appropriate macro

### Write Operation

A write cycle is initiated when both CE_n and WE_n are low on the rising
edge of CLK. Data on DIN is written to the location specified by ADDR.

Timing Requirements:
- Address must be stable tAS before clock edge
- Data must be stable tDS before clock edge
- Address must be held tAH after clock edge
- Data must be held tDH after clock edge

### Read Operation

A read cycle is initiated when CE_n is low and WE_n is high on the rising
edge of CLK. Data from the location specified by ADDR appears on DOUT
after the clock-to-output delay tCO.


## Application Information

### Power Supply Decoupling

Place 100nF decoupling capacitors close to VDD pins. Use 10uF bulk
capacitors per power domain.

### Clock Requirements

Provide a clean clock signal with rise/fall times < 2ns. Avoid clock
glitches during active operation.

## Physical Characteristics

| Parameter | Value |
|-----------|-------|
| SRAM Source | pdk |
| Macro Dimensions | 431.86 x 484.88 um |
| Technology | GF180MCU |
| Core Utilization | 77.8% |

## Ordering Information

Generated configuration: gf180mcu_ic_1x1_sram_u8b24k
- Slot: 1x1
- SRAM count: 48
- Interface: unified_bus

---

*Generated by sram-forge*