$date
	Sat Oct 22 20:29:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#419299
b1101 !
1"
#419302
b1101 &
b1101 %
1$
#419303
0"
#419306
b101000 &
b101000 %
#419310
b10100 &
b10100 %
#419314
b1010 &
b1010 %
#419318
b101 &
b101 %
#419322
b10000 &
b10000 %
#419326
b1000 &
b1000 %
#419330
b100 &
b100 %
#419334
b10 &
b10 %
#419338
b1 &
b1 %
1#
#419342
b0 &
0#
b0 %
0$
#1361054
b11100 &
b11100 %
1$
b11100 !
1"
#1361055
0"
#1361058
b1110 &
b1110 %
#1361062
b111 &
b111 %
#1361066
b10110 &
b10110 %
#1361070
b1011 &
b1011 %
#1361074
b100010 &
b100010 %
#1361078
b10001 &
b10001 %
#1361082
b110100 &
b110100 %
#1361086
b11010 &
b11010 %
#1361090
b1101 &
b1101 %
#1361094
b101000 &
b101000 %
#1361098
b10100 &
b10100 %
#1361102
b1010 &
b1010 %
#1361106
b101 &
b101 %
#1361110
b10000 &
b10000 %
#1361114
b1000 &
b1000 %
#1361118
b100 &
b100 %
#1361122
b10 &
b10 %
#1361126
b1 &
1#
b1 %
#1361130
b0 &
b0 %
0#
0$
#2434363
b101 !
1"
#2434366
b101 &
b101 %
1$
#2434367
0"
#2434370
b10000 &
b10000 %
#2434374
b1000 &
b1000 %
#2434378
b100 &
b100 %
#2434382
b10 &
b10 %
#2434386
b1 &
b1 %
1#
#2434390
b0 &
0#
b0 %
0$
#4500012
