
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011679                       # Number of seconds simulated
sim_ticks                                 11679453000                       # Number of ticks simulated
final_tick                                11679453000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  77123                       # Simulator instruction rate (inst/s)
host_op_rate                                   365157                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              175496787                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660648                       # Number of bytes of host memory used
host_seconds                                    66.55                       # Real time elapsed on the host
sim_insts                                     5132577                       # Number of instructions simulated
sim_ops                                      24301499                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           16256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               49216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32960                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              515                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              254                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  769                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2822050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1391846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                4213896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2822050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2822050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2822050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1391846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               4213896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       515.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       254.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1574                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          769                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        769                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   49216                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    49216                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 60                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                61                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                57                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    11679368000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    769                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      541                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      186                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       36                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          164                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     282.926829                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    169.911745                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    302.104552                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            69     42.07%     42.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           33     20.12%     62.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           18     10.98%     73.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11      6.71%     79.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           10      6.10%     85.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      1.83%     87.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      1.83%     89.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      1.83%     91.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           14      8.54%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           164                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        32960                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        16256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 2822049.971004635561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1391846.005116849206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          515                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          254                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     22068000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     14796500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     42850.49                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     58253.94                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      22445750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 36864500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3845000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      29188.23                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 47938.23                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          4.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       4.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.03                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.03                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.03                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       595                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.37                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    15187734.72                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.37                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    535500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    273240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2434740                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               8727270                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2071200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         72640800                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         46655040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2738625540                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              2895319650                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             247.898566                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           11654879750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4554500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        9880000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   11374123500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    121496750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       10097000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    159301250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    706860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    349140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3055920                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6577230                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                611520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         30439710                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         12922080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2777336760                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2840604180                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             243.213803                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           11663291500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1262000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3640000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   11563031500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     33650500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11110250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     66758750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1552301                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1552301                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10720                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1156919                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2263                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                349                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1156919                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1020596                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           136323                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2103                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2551184                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      529269                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            57                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            25                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1041428                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            75                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11679453000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         23358907                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              34256                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5229901                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1552301                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1022859                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23280498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21510                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           505                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1041398                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   208                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           23326031                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.058930                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.954925                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9988479     42.82%     42.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1974462      8.46%     51.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11363090     48.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             23326031                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.066454                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.223893                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1547592                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9563944                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8678043                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3525697                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10755                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               24395532                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10755                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3567277                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1535262                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            985                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  10158681                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8053071                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               24387438                       # Number of instructions processed by rename
system.cpu.rename.SQFullEvents                  19432                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents          7012985                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            35455636                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              89980193                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         54100511                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             18313                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              35346661                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   108975                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 18                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             14                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7044146                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2563673                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              536647                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1029180                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7092                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   24370898                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24335482                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               593                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           69473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       123331                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             64                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      23326031                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.043276                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.753738                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6143113     26.34%     26.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10030354     43.00%     69.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7152564     30.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        23326031                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    245      0.02%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    460      0.05%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    775      0.08%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1013      0.10%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 984973     99.40%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3404      0.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            502161      2.06%      2.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17239121     70.84%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  479      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               3505798     14.41%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 346      0.00%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1413      0.01%     87.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1452      0.01%     87.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3239      0.01%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2550363     10.48%     97.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              528450      2.17%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1072      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1028      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24335482                       # Type of FU issued
system.cpu.iq.rate                           1.041807                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      990870                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.040717                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           72964603                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          24429350                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     24311557                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               23855                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              11117                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        10502                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               24811066                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   13125                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           502926                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        22201                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7896                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10755                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2081                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            24370973                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2563673                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               536647                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 37                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2049                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7324                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         3478                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10802                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24329756                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2551177                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5726                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3080435                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1530343                       # Number of branches executed
system.cpu.iew.exec_stores                     529258                       # Number of stores executed
system.cpu.iew.exec_rate                     1.041562                       # Inst execution rate
system.cpu.iew.wb_sent                       24322380                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24322059                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  17187924                       # num instructions producing a value
system.cpu.iew.wb_consumers                  26768095                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.041233                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.642105                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           58560                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10734                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     23315276                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.042299                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.695400                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5165164     22.15%     22.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11998725     51.46%     73.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6151387     26.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23315276                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5132577                       # Number of instructions committed
system.cpu.commit.committedOps               24301499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3070223                       # Number of memory references committed
system.cpu.commit.loads                       2541472                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1530142                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      10343                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  23791918                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1819                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       501944      2.07%      2.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         17216319     70.84%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             479      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          3505526     14.43%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            346      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1412      0.01%     87.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1452      0.01%     87.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3238      0.01%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2540408     10.45%     97.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         528000      2.17%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1064      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          751      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24301499                       # Class of committed instruction
system.cpu.commit.bw_lim_events               6151387                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     41523948                       # The number of ROB reads
system.cpu.rob.rob_writes                    48730873                       # The number of ROB writes
system.cpu.timesIdled                             348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5132577                       # Number of Instructions Simulated
system.cpu.committedOps                      24301499                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.551107                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.551107                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.219727                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.219727                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 54004311                       # number of integer regfile reads
system.cpu.int_regfile_writes                29264963                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     18040                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     8875                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  30676646                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6096298                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5140250                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           238.271321                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2576913                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               254                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          10145.326772                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   238.271321                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.465374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.465374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.496094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20616062                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20616062                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2048035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2048035                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       528624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         528624                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2576659                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2576659                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2576659                       # number of overall hits
system.cpu.dcache.overall_hits::total         2576659                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           179                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          138                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          317                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            317                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          317                       # number of overall misses
system.cpu.dcache.overall_misses::total           317                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17133500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17133500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16682000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16682000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     33815500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33815500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33815500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33815500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2048214                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2048214                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       528762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       528762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2576976                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2576976                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2576976                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2576976                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000261                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000261                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000123                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 95717.877095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95717.877095                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120884.057971                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120884.057971                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 106673.501577                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106673.501577                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 106673.501577                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106673.501577                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           63                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           63                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           63                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           63                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           63                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          116                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10876500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10876500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16544000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16544000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27420500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27420500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000099                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000099                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000099                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000099                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 93762.931034                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93762.931034                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119884.057971                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119884.057971                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 107954.724409                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 107954.724409                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 107954.724409                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 107954.724409                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.610197                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1041330                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               515                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                  2022                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.610197                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.819551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.819551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8331699                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8331699                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1040815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1040815                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1040815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1040815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1040815                       # number of overall hits
system.cpu.icache.overall_hits::total         1040815                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          583                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           583                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          583                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            583                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          583                       # number of overall misses
system.cpu.icache.overall_misses::total           583                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52989000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52989000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     52989000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52989000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52989000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52989000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1041398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1041398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1041398                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1041398                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1041398                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1041398                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000560                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000560                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000560                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000560                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000560                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000560                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 90890.222985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 90890.222985                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 90890.222985                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 90890.222985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 90890.222985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 90890.222985                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           67                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           67                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           67                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          516                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47673500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47673500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47673500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47673500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47673500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47673500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000495                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000495                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000495                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000495                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92390.503876                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92390.503876                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92390.503876                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92390.503876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92390.503876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92390.503876                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.l2bus.snoop_filter.tot_requests            834                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           64                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 631                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                64                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                138                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               138                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            632                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1095                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          508                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1603                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        32960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        16256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    49216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                770                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      770    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  770                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               417000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1287500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              635000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              685.400255                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    769                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  769                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   447.128869                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   238.271386                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.109162                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.058172                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.167334                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          769                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          680                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.187744                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 6929                       # Number of tag accesses
system.l2cache.tags.data_accesses                6929                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadExReq_misses::.cpu.data          138                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            138                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          516                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          116                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          632                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           516                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           254                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               770                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          516                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          254                       # number of overall misses
system.l2cache.overall_misses::total              770                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     16337000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     16337000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     46899500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10702000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     57601500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     46899500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     27039000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     73938500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     46899500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     27039000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     73938500                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          138                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          138                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          516                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          116                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          632                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          516                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          254                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             770                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          516                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          254                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            770                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 118384.057971                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 118384.057971                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 90890.503876                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 92258.620690                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 91141.613924                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 90890.503876                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 106452.755906                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 96024.025974                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 90890.503876                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 106452.755906                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 96024.025974                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          138                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          138                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          516                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          116                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          632                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          516                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          254                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          516                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          254                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     16061000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     16061000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     45869500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10470000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     56339500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     45869500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     26531000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     72400500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     45869500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     26531000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     72400500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 116384.057971                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 116384.057971                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 88894.379845                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90258.620690                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 89144.778481                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 88894.379845                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 104452.755906                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 94026.623377                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 88894.379845                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 104452.755906                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 94026.623377                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            769                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 631                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                138                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               138                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            631                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1538                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        49216                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                769                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      769    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  769                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               384500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1922500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              685.400453                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    769                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  769                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   447.129001                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   238.271451                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.013645                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.007271                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.020917                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          769                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          680                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.023468                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                13073                       # Number of tag accesses
system.l3cache.tags.data_accesses               13073                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          138                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            138                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          515                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          116                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          631                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           515                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           254                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               769                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          515                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          254                       # number of overall misses
system.l3cache.overall_misses::total              769                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     14819000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     14819000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     41234500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      9426000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     50660500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     41234500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     24245000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     65479500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     41234500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     24245000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     65479500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          138                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          138                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          515                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          116                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          631                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          515                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          254                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             769                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          515                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          254                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            769                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 107384.057971                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 107384.057971                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 80066.990291                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 81258.620690                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 80286.053883                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 80066.990291                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 95452.755906                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 85148.894668                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 80066.990291                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 95452.755906                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 85148.894668                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          138                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          138                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          515                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          116                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          631                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          515                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          254                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          769                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          515                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          254                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          769                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     14543000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     14543000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     40204500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9194000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     49398500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     40204500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     23737000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     63941500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     40204500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     23737000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     63941500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 105384.057971                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 105384.057971                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 78066.990291                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79258.620690                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 78286.053883                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 78066.990291                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 93452.755906                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 83148.894668                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 78066.990291                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 93452.755906                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 83148.894668                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           769                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11679453000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                631                       # Transaction distribution
system.membus.trans_dist::ReadExReq               138                       # Transaction distribution
system.membus.trans_dist::ReadExResp              138                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           631                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        49216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        49216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               769                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     769    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 769                       # Request fanout histogram
system.membus.reqLayer0.occupancy              384500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2084500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
