Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\Developers_KIT\Zynq702\PMOD_AUDIO_PSIIC_ISE\PS\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "PS_axi_i2s_adi_0_wrapper_xst.prj"
Verilog Include Directory          : {"D:\Developers_KIT\Zynq702\PMOD_AUDIO_PSIIC_ISE\PS\pcores\" "D:\Developers_KIT\Zynq702\analogdevicelibrary\cf_lib\edk\pcores\" "C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/PS_axi_i2s_adi_0_wrapper.ngc"

---- Source Options
Top Module Name                    : PS_axi_i2s_adi_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/fifo_synchronizer.vhd" into library axi_i2s_adi_v1_00_a
Parsing entity <fifo_synchronizer>.
Parsing architecture <impl> of entity <fifo_synchronizer>.
Parsing VHDL file "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_clkgen.vhd" into library axi_i2s_adi_v1_00_a
Parsing entity <i2s_clkgen>.
Parsing architecture <Behavioral> of entity <i2s_clkgen>.
Parsing VHDL file "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_tx.vhd" into library axi_i2s_adi_v1_00_a
Parsing entity <i2s_tx>.
Parsing architecture <Behavioral> of entity <i2s_tx>.
Parsing VHDL file "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_rx.vhd" into library axi_i2s_adi_v1_00_a
Parsing entity <i2s_rx>.
Parsing architecture <Behavioral> of entity <i2s_rx>.
Parsing VHDL file "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_controller.vhd" into library axi_i2s_adi_v1_00_a
Parsing entity <i2s_controller>.
Parsing architecture <Behavioral> of entity <i2s_controller>.
Parsing VHDL file "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/vhdl/dma_fifo.vhd" into library adi_common_v1_00_a
Parsing entity <dma_fifo>.
Parsing architecture <imp> of entity <dma_fifo>.
Parsing VHDL file "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/vhdl/axi_streaming_dma_rx_fifo.vhd" into library adi_common_v1_00_a
Parsing entity <axi_streaming_dma_rx_fifo>.
Parsing architecture <imp> of entity <axi_streaming_dma_rx_fifo>.
Parsing VHDL file "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/vhdl/axi_streaming_dma_tx_fifo.vhd" into library adi_common_v1_00_a
Parsing entity <axi_streaming_dma_tx_fifo>.
Parsing architecture <imp> of entity <axi_streaming_dma_tx_fifo>.
Parsing VHDL file "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/vhdl/pl330_dma_fifo.vhd" into library adi_common_v1_00_a
Parsing entity <pl330_dma_fifo>.
Parsing architecture <imp> of entity <pl330_dma_fifo>.
Parsing VHDL file "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/vhdl/axi_ctrlif.vhd" into library adi_common_v1_00_a
Parsing entity <axi_ctrlif>.
Parsing architecture <Behavioral> of entity <axi_ctrlif>.
Parsing VHDL file "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" into library axi_i2s_adi_v1_00_a
Parsing entity <axi_i2s_adi>.
Parsing architecture <Behavioral> of entity <axi_i2s_adi>.
Parsing VHDL file "D:\Developers_KIT\Zynq702\PMOD_AUDIO_PSIIC_ISE\PS\hdl\PS_axi_i2s_adi_0_wrapper.vhd" into library work
Parsing entity <PS_axi_i2s_adi_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <ps_axi_i2s_adi_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <PS_axi_i2s_adi_0_wrapper> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:439 - "D:\Developers_KIT\Zynq702\PMOD_AUDIO_PSIIC_ISE\PS\hdl\PS_axi_i2s_adi_0_wrapper.vhd" Line 122: Formal port s_axi_wready of mode inout cannot be associated with actual port s_axi_wready of mode out
INFO:HDLCompiler:1408 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" Line 104. s_axi_wready is declared here
WARNING:HDLCompiler:439 - "D:\Developers_KIT\Zynq702\PMOD_AUDIO_PSIIC_ISE\PS\hdl\PS_axi_i2s_adi_0_wrapper.vhd" Line 124: Formal port s_axi_bvalid of mode inout cannot be associated with actual port s_axi_bvalid of mode out
INFO:HDLCompiler:1408 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" Line 106. s_axi_bvalid is declared here
WARNING:HDLCompiler:439 - "D:\Developers_KIT\Zynq702\PMOD_AUDIO_PSIIC_ISE\PS\hdl\PS_axi_i2s_adi_0_wrapper.vhd" Line 125: Formal port s_axi_awready of mode inout cannot be associated with actual port s_axi_awready of mode out
INFO:HDLCompiler:1408 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" Line 107. s_axi_awready is declared here

Elaborating entity <axi_i2s_adi> (architecture <Behavioral>) with generics from library <axi_i2s_adi_v1_00_a>.

Elaborating entity <pl330_dma_fifo> (architecture <imp>) with generics from library <adi_common_v1_00_a>.

Elaborating entity <dma_fifo> (architecture <imp>) with generics from library <adi_common_v1_00_a>.

Elaborating entity <pl330_dma_fifo> (architecture <imp>) with generics from library <adi_common_v1_00_a>.

Elaborating entity <i2s_controller> (architecture <Behavioral>) with generics from library <axi_i2s_adi_v1_00_a>.

Elaborating entity <fifo_synchronizer> (architecture <impl>) with generics from library <axi_i2s_adi_v1_00_a>.

Elaborating entity <i2s_clkgen> (architecture <Behavioral>) from library <axi_i2s_adi_v1_00_a>.
WARNING:HDLCompiler:1127 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_clkgen.vhd" Line 84: Assignment to prev_bclk_div_rate ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_clkgen.vhd" Line 112: Assignment to prev_lrclk_div_rate ignored, since the identifier is never used

Elaborating entity <i2s_tx> (architecture <Behavioral>) with generics from library <axi_i2s_adi_v1_00_a>.

Elaborating entity <i2s_rx> (architecture <Behavioral>) with generics from library <axi_i2s_adi_v1_00_a>.
WARNING:HDLCompiler:1127 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_controller.vhd" Line 262: Assignment to rx_lrclk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" Line 332: Assignment to i2s_reset ignored, since the identifier is never used

Elaborating entity <axi_ctrlif> (architecture <Behavioral>) with generics from library <adi_common_v1_00_a>.
WARNING:HDLCompiler:92 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" Line 382: i2s_control_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" Line 383: i2s_clk_control_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" Line 384: period_len_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" Line 385: rx_sample should be on the sensitivity list of the process
INFO:HDLCompiler:1408 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" Line 104. s_axi_wready is declared here
INFO:HDLCompiler:1408 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" Line 106. s_axi_bvalid is declared here
INFO:HDLCompiler:1408 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" Line 107. s_axi_awready is declared here

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PS_axi_i2s_adi_0_wrapper>.
    Related source file is "D:\Developers_KIT\Zynq702\PMOD_AUDIO_PSIIC_ISE\PS\hdl\PS_axi_i2s_adi_0_wrapper.vhd".
    Summary:
	no macro.
Unit <PS_axi_i2s_adi_0_wrapper> synthesized.

Synthesizing Unit <axi_i2s_adi>.
    Related source file is "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd".
        C_SLOT_WIDTH = 24
        C_LRCLK_POL = 0
        C_BCLK_POL = 0
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_BASEADDR = "01110111011000000000000000000000"
        C_HIGHADDR = "01110111011000001111111111111111"
        C_FAMILY = "zynq"
        C_DMA_TYPE = 1
        C_NUM_CH = 1
        C_HAS_TX = 1
        C_HAS_RX = 1
WARNING:Xst:647 - Input <S_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXIS_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXIS_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXIS_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" line 233: Output port <DBG> of the instance <pl330_dma_tx_gen.tx_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" line 233: Output port <in_ack> of the instance <pl330_dma_tx_gen.tx_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" line 268: Output port <DBG> of the instance <pl330_dma_rx_gen.rx_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/axi_i2s_adi.vhd" line 268: Output port <out_stb> of the instance <pl330_dma_rx_gen.rx_fifo> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <I2S_RESET_REG>.
    Found 32-bit register for signal <I2S_CONTROL_REG>.
    Found 32-bit register for signal <I2S_CLK_CONTROL_REG>.
    Found 32-bit register for signal <PERIOD_LEN_REG>.
    Found 16-bit register for signal <cnt>.
    Found 16-bit adder for signal <cnt[15]_GND_7_o_add_0_OUT> created at line 172.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 144 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <axi_i2s_adi> synthesized.

Synthesizing Unit <pl330_dma_fifo_1>.
    Related source file is "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/vhdl/pl330_dma_fifo.vhd".
        RAM_ADDR_WIDTH = 3
        FIFO_DWIDTH = 24
        FIFO_DIRECTION = 0
WARNING:Xst:653 - Signal <DBG<7:6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 22                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | dclk (rising_edge)                             |
    | Reset              | dresetn_INV_20_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <pl330_dma_fifo_1> synthesized.

Synthesizing Unit <dma_fifo>.
    Related source file is "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/vhdl/dma_fifo.vhd".
        RAM_ADDR_WIDTH = 3
        FIFO_DWIDTH = 24
    Found 8x24-bit dual-port RAM <Mram_data_fifo> for signal <data_fifo>.
    Found 3-bit register for signal <rd_addr>.
    Found 4-bit register for signal <fifo.free_cnt>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Found 3-bit register for signal <wr_addr>.
    Found 3-bit adder for signal <wr_addr[2]_GND_9_o_add_2_OUT> created at line 55.
    Found 3-bit adder for signal <rd_addr[2]_GND_9_o_add_6_OUT> created at line 60.
    Found 4-bit adder for signal <fifo.free_cnt[3]_GND_9_o_add_7_OUT> created at line 61.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_4_OUT<3:0>> created at line 56.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dma_fifo> synthesized.

Synthesizing Unit <pl330_dma_fifo_2>.
    Related source file is "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/vhdl/pl330_dma_fifo.vhd".
        RAM_ADDR_WIDTH = 3
        FIFO_DWIDTH = 24
        FIFO_DIRECTION = 1
WARNING:Xst:653 - Signal <DBG<7:6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 22                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | dclk (rising_edge)                             |
    | Reset              | dresetn_INV_23_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <pl330_dma_fifo_2> synthesized.

Synthesizing Unit <i2s_controller>.
    Related source file is "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_controller.vhd".
        C_SLOT_WIDTH = 24
        C_BCLK_POL = 0
        C_LRCLK_POL = 0
        C_NUM_CH = 1
        C_HAS_TX = 1
        C_HAS_RX = 1
INFO:Xst:3210 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_controller.vhd" line 184: Output port <out_tick> of the instance <tx_sync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_controller.vhd" line 265: Output port <out_tick> of the instance <rx_gen.rx_sync> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <tick_d1>.
    Found 1-bit register for signal <tick_d2>.
    Found 1-bit register for signal <BCLK_O>.
    Found 1-bit register for signal <LRCLK_O>.
    Found 1-bit register for signal <SDATA_O>.
    Found 5-bit register for signal <rx_sync_fifo_in>.
    Found 1-bit register for signal <tick>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <i2s_controller> synthesized.

Synthesizing Unit <fifo_synchronizer>.
    Related source file is "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/fifo_synchronizer.vhd".
        DEPTH = 4
        WIDTH = 5
    Found 4x5-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 1-bit register for signal <tick>.
    Found 2-bit register for signal <rd_addr>.
    Found 1-bit register for signal <tick_d1>.
    Found 1-bit register for signal <tick_d2>.
    Found 1-bit register for signal <out_tick>.
    Found 5-bit register for signal <out_data>.
    Found 2-bit register for signal <wr_addr>.
    Found 2-bit adder for signal <wr_addr[1]_GND_12_o_add_1_OUT> created at line 82.
    Found 2-bit adder for signal <rd_addr[1]_GND_12_o_add_5_OUT> created at line 101.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo_synchronizer> synthesized.

Synthesizing Unit <i2s_clkgen>.
    Related source file is "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_clkgen.vhd".
    Found 1-bit register for signal <bclk_int>.
    Found 8-bit register for signal <bclk_count>.
    Found 1-bit register for signal <lrclk_int>.
    Found 8-bit register for signal <lrclk_count>.
    Found 8-bit adder for signal <bclk_count[7]_GND_13_o_add_1_OUT> created at line 97.
    Found 8-bit adder for signal <lrclk_count[7]_GND_13_o_add_11_OUT> created at line 126.
    Found 8-bit comparator equal for signal <bclk_div_rate[7]_bclk_count[7]_equal_1_o> created at line 93
    Found 8-bit comparator equal for signal <lrclk_div_rate[7]_lrclk_count[7]_equal_11_o> created at line 122
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <i2s_clkgen> synthesized.

Synthesizing Unit <i2s_tx>.
    Related source file is "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_tx.vhd".
        C_SLOT_WIDTH = 24
        C_NUM = 1
    Found 1-bit register for signal <channel_sync_int_d1>.
    Found 32-bit register for signal <data_int<0>>.
    Found 1-bit register for signal <enable_int>.
    Found 1-bit register for signal <bclk_d1>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <i2s_tx> synthesized.

Synthesizing Unit <i2s_rx>.
    Related source file is "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/hdl/vhdl/i2s_rx.vhd".
        C_SLOT_WIDTH = 24
        C_NUM = 1
    Found 1-bit register for signal <sequencer_state>.
    Found 1-bit register for signal <ovf_frame_cnt>.
    Found 1-bit register for signal <seq>.
    Found 32-bit register for signal <data_int<0>>.
    Found 24-bit register for signal <data_latched<0>>.
    Found 1-bit register for signal <enable_int>.
    Found 1-bit register for signal <bclk_d1>.
    Found 1-bit adder for signal <seq[0]_PWR_16_o_add_3_OUT<0>> created at line 130.
    Found 1-bit adder for signal <ovf_frame_cnt[0]_PWR_16_o_add_4_OUT<0>> created at line 134.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <i2s_rx> synthesized.

Synthesizing Unit <axi_ctrlif>.
    Related source file is "D:/Developers_KIT/Zynq702/analogdevicelibrary/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/vhdl/axi_ctrlif.vhd".
        C_NUM_REG = 12
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <S_AXI_AWADDR<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <rd_addr>.
    Found 2-bit register for signal <wr_state>.
    Found 2-bit register for signal <rd_state>.
    Found finite state machine <FSM_2> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESETN_INV_79_o (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State ack is never reached in FSM <rd_state>.
    Found finite state machine <FSM_3> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESETN_INV_79_o (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Finite State Machine(s).
Unit <axi_ctrlif> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x5-bit dual-port RAM                                 : 2
 8x24-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 17
 1-bit adder                                           : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 4
 3-bit adder                                           : 4
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 8-bit adder                                           : 2
# Registers                                            : 49
 1-bit register                                        : 22
 16-bit register                                       : 1
 2-bit register                                        : 7
 24-bit register                                       : 1
 3-bit register                                        : 4
 32-bit register                                       : 6
 4-bit register                                        : 3
 5-bit register                                        : 3
 8-bit register                                        : 2
# Comparators                                          : 2
 8-bit comparator equal                                : 2
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 13
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 4
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <axi_i2s_adi>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <axi_i2s_adi> synthesized (advanced).

Synthesizing (advanced) Unit <dma_fifo>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
INFO:Xst:3231 - The small RAM <Mram_data_fifo> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <in_data>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dma_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_synchronizer>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
INFO:Xst:3231 - The small RAM <Mram_fifo> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     clkA           | connected to signal <in_clk>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <in_data>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo_synchronizer> synthesized (advanced).

Synthesizing (advanced) Unit <i2s_clkgen>.
The following registers are absorbed into counter <bclk_count>: 1 register on signal <bclk_count>.
The following registers are absorbed into counter <lrclk_count>: 1 register on signal <lrclk_count>.
Unit <i2s_clkgen> synthesized (advanced).

Synthesizing (advanced) Unit <i2s_rx>.
The following registers are absorbed into counter <ovf_frame_cnt_0>: 1 register on signal <ovf_frame_cnt_0>.
The following registers are absorbed into counter <seq_0>: 1 register on signal <seq_0>.
Unit <i2s_rx> synthesized (advanced).
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_2> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_3> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_4> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_5> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_6> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_7> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_8> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_9> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_10> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_11> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_12> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_13> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_14> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_15> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_16> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_17> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_18> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_19> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_20> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_21> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_22> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_23> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_24> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_25> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_26> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_27> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_28> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_29> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_30> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CONTROL_REG_31> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_8> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_9> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_10> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_11> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_12> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_13> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_14> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_15> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_24> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_25> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_26> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_27> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_28> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_29> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_30> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_CLK_CONTROL_REG_31> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_16> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_17> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_18> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_19> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_20> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_21> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_22> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_23> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_24> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_25> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_26> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_27> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_28> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_29> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_30> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <PERIOD_LEN_REG_31> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_0> of sequential type is unconnected in block <axi_i2s_adi>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x5-bit dual-port distributed RAM                     : 2
 8x24-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
# Counters                                             : 13
 1-bit up counter                                      : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 4
 3-bit up counter                                      : 4
 8-bit up counter                                      : 2
# Registers                                            : 206
 Flip-Flops                                            : 206
# Comparators                                          : 2
 8-bit comparator equal                                : 2
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 13
 4-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 4
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_i2s_adi_0/FSM_0> on signal <state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 request | 01
 waiting | 10
 flush   | 11
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_i2s_adi_0/FSM_1> on signal <state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 request | 01
 waiting | 10
 flush   | 11
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_i2s_adi_0/ctrlif/FSM_2> on signal <wr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 resp  | 01
 ack   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_i2s_adi_0/ctrlif/FSM_3> on signal <rd_state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 0
 resp  | 1
 ack   | unreached
-------------------
WARNING:Xst:2677 - Node <I2S_RESET_REG_3> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_4> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_5> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_6> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_7> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_8> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_9> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_10> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_11> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_12> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_13> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_14> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_15> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_16> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_17> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_18> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_19> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_20> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_21> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_22> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_23> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_24> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_25> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_26> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_27> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_28> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_29> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_30> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <I2S_RESET_REG_31> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <cnt_13> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <cnt_14> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:2677 - Node <cnt_15> of sequential type is unconnected in block <axi_i2s_adi>.
WARNING:Xst:1710 - FF/Latch <data_int_0_0> (without init value) has a constant value of 0 in block <i2s_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_int_0_1> (without init value) has a constant value of 0 in block <i2s_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_int_0_2> (without init value) has a constant value of 0 in block <i2s_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_int_0_3> (without init value) has a constant value of 0 in block <i2s_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_int_0_4> (without init value) has a constant value of 0 in block <i2s_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_int_0_5> (without init value) has a constant value of 0 in block <i2s_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_int_0_6> (without init value) has a constant value of 0 in block <i2s_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_int_0_7> (without init value) has a constant value of 0 in block <i2s_tx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <PS_axi_i2s_adi_0_wrapper> ...

Optimizing unit <axi_i2s_adi> ...

Optimizing unit <i2s_controller> ...

Optimizing unit <i2s_tx> ...

Optimizing unit <i2s_clkgen> ...

Optimizing unit <fifo_synchronizer> ...

Optimizing unit <i2s_rx> ...

Optimizing unit <axi_ctrlif> ...
WARNING:Xst:2677 - Node <axi_i2s_adi_0/ctrl/rx_gen.rx_sync/out_data_3> of sequential type is unconnected in block <PS_axi_i2s_adi_0_wrapper>.
WARNING:Xst:2677 - Node <axi_i2s_adi_0/ctrl/rx_gen.rx_sync/out_tick> of sequential type is unconnected in block <PS_axi_i2s_adi_0_wrapper>.
WARNING:Xst:2677 - Node <axi_i2s_adi_0/ctrl/tx_sync/out_tick> of sequential type is unconnected in block <PS_axi_i2s_adi_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <axi_i2s_adi_0/ctrl/rx_gen.rx/seq_0_0> has a constant value of 0 in block <PS_axi_i2s_adi_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <axi_i2s_adi_0/ctrl/tick_d2> in Unit <PS_axi_i2s_adi_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_i2s_adi_0/ctrl/tx_sync/wr_addr_0> <axi_i2s_adi_0/ctrl/tx_sync/tick> 
INFO:Xst:2261 - The FF/Latch <axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/fifo.free_cnt_3> in Unit <PS_axi_i2s_adi_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/empty> 
INFO:Xst:2261 - The FF/Latch <axi_i2s_adi_0/ctrl/rx_gen.rx_sync/rd_addr_0> in Unit <PS_axi_i2s_adi_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_i2s_adi_0/ctrl/rx_gen.rx_sync/tick_d2> 
INFO:Xst:2261 - The FF/Latch <axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/empty> in Unit <PS_axi_i2s_adi_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/fifo.free_cnt_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block PS_axi_i2s_adi_0_wrapper, actual ratio is 0.

Final Macro Processing ...

Processing Unit <PS_axi_i2s_adi_0_wrapper> :
INFO:Xst:741 - HDL ADVISOR - A 9-bit shift register was found for signal <axi_i2s_adi_0/ctrl/rx_gen.rx/data_int_0_8> and currently occupies 9 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <PS_axi_i2s_adi_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 213
 Flip-Flops                                            : 213

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PS_axi_i2s_adi_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 248
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 7
#      LUT2                        : 28
#      LUT3                        : 22
#      LUT4                        : 13
#      LUT5                        : 59
#      LUT6                        : 56
#      MUXCY                       : 21
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 213
#      FD                          : 8
#      FDE                         : 42
#      FDR                         : 38
#      FDRE                        : 119
#      FDS                         : 4
#      FDSE                        : 2
# RAMS                             : 10
#      RAM32M                      : 10

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             213  out of  106400     0%  
 Number of Slice LUTs:                  241  out of  53200     0%  
    Number used as Logic:               201  out of  53200     0%  
    Number used as Memory:               40  out of  17400     0%  
       Number used as RAM:               40

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    306
   Number with an unused Flip Flop:      93  out of    306    30%  
   Number with an unused LUT:            65  out of    306    21%  
   Number of fully used LUT-FF pairs:   148  out of    306    48%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                         252
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                      | Load  |
-----------------------------------+------------------------------------------------------------+-------+
S_AXI_ACLK                         | NONE(axi_i2s_adi_0/cnt_7)                                  | 197   |
DMA_REQ_RX_ACLK                    | NONE(axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1)| 2     |
DMA_REQ_TX_ACLK                    | NONE(axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1)| 2     |
DATA_CLK_I                         | NONE(axi_i2s_adi_0/ctrl/rx_sync_fifo_in_4)                 | 22    |
-----------------------------------+------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.940ns (Maximum Frequency: 340.136MHz)
   Minimum input arrival time before clock: 2.196ns
   Maximum output required time after clock: 2.446ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 2.940ns (frequency: 340.136MHz)
  Total number of paths / destination ports: 2271 / 453
-------------------------------------------------------------------------
Delay:               2.940ns (Levels of Logic = 3)
  Source:            axi_i2s_adi_0/ctrl/clkgen/lrclk_count_4 (FF)
  Destination:       axi_i2s_adi_0/ctrl/clkgen/lrclk_count_7 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: axi_i2s_adi_0/ctrl/clkgen/lrclk_count_4 to axi_i2s_adi_0/ctrl/clkgen/lrclk_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.753  axi_i2s_adi_0/ctrl/clkgen/lrclk_count_4 (axi_i2s_adi_0/ctrl/clkgen/lrclk_count_4)
     LUT6:I0->O            1   0.053   0.485  axi_i2s_adi_0/ctrl/clkgen/lrclk_div_rate[7]_lrclk_count[7]_equal_11_o82 (axi_i2s_adi_0/ctrl/clkgen/lrclk_div_rate[7]_lrclk_count[7]_equal_11_o81)
     LUT6:I4->O            2   0.053   0.491  axi_i2s_adi_0/ctrl/clkgen/lrclk_div_rate[7]_lrclk_count[7]_equal_11_o83 (axi_i2s_adi_0/ctrl/clkgen/lrclk_div_rate[7]_lrclk_count[7]_equal_11_o)
     LUT6:I4->O            8   0.053   0.445  axi_i2s_adi_0/ctrl/clkgen/_n00551 (axi_i2s_adi_0/ctrl/clkgen/_n0055)
     FDRE:R                    0.325          axi_i2s_adi_0/ctrl/clkgen/lrclk_count_0
    ----------------------------------------
    Total                      2.940ns (0.766ns logic, 2.174ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DMA_REQ_RX_ACLK'
  Clock period: 1.099ns (frequency: 909.918MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.099ns (Levels of Logic = 1)
  Source:            axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1 (FF)
  Destination:       axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1 (FF)
  Source Clock:      DMA_REQ_RX_ACLK rising
  Destination Clock: DMA_REQ_RX_ACLK rising

  Data Path: axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1 to axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.753  axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1 (axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1)
     LUT6:I0->O            1   0.053   0.000  axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1-In (axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1-In)
     FDR:D                     0.011          axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1
    ----------------------------------------
    Total                      1.099ns (0.346ns logic, 0.753ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DMA_REQ_TX_ACLK'
  Clock period: 1.099ns (frequency: 909.918MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.099ns (Levels of Logic = 1)
  Source:            axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1 (FF)
  Destination:       axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1 (FF)
  Source Clock:      DMA_REQ_TX_ACLK rising
  Destination Clock: DMA_REQ_TX_ACLK rising

  Data Path: axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1 to axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.753  axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1 (axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1)
     LUT6:I0->O            1   0.053   0.000  axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1-In (axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1-In)
     FDR:D                     0.011          axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1
    ----------------------------------------
    Total                      1.099ns (0.346ns logic, 0.753ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DATA_CLK_I'
  Clock period: 1.463ns (frequency: 683.527MHz)
  Total number of paths / destination ports: 47 / 33
-------------------------------------------------------------------------
Delay:               1.463ns (Levels of Logic = 1)
  Source:            axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 (FF)
  Destination:       axi_i2s_adi_0/ctrl/tx_sync/out_data_4 (FF)
  Source Clock:      DATA_CLK_I rising
  Destination Clock: DATA_CLK_I rising

  Data Path: axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 to axi_i2s_adi_0/ctrl/tx_sync/out_data_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.282   0.426  axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 (axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0)
     RAM32M:ADDRA0->DOA1    1   0.345   0.399  axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo (axi_i2s_adi_0/ctrl/tx_sync/_n0043<1>)
     FDE:D                     0.011          axi_i2s_adi_0/ctrl/tx_sync/out_data_1
    ----------------------------------------
    Total                      1.463ns (0.638ns logic, 0.825ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 676 / 330
-------------------------------------------------------------------------
Offset:              2.196ns (Levels of Logic = 3)
  Source:            S_AXI_WVALID (PAD)
  Destination:       axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4 (RAM)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_WVALID to axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            8   0.053   0.459  axi_i2s_adi_0/ctrlif/wr_stb1 (axi_i2s_adi_0/wr_stb)
     LUT6:I5->O            4   0.053   0.433  axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1 (axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o)
     LUT3:I2->O            4   0.053   0.419  axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911 (axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049)
     RAM32M:WE                 0.490          axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2
    ----------------------------------------
    Total                      2.196ns (0.885ns logic, 1.311ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMA_REQ_RX_ACLK'
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Offset:              0.805ns (Levels of Logic = 2)
  Source:            DMA_REQ_RX_DAVALID (PAD)
  Destination:       axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1 (FF)
  Destination Clock: DMA_REQ_RX_ACLK rising

  Data Path: DMA_REQ_RX_DAVALID to axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            1   0.053   0.602  axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1-In_SW0 (N10)
     LUT6:I3->O            1   0.053   0.000  axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1-In (axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1-In)
     FDR:D                     0.011          axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd1
    ----------------------------------------
    Total                      0.805ns (0.203ns logic, 0.602ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMA_REQ_TX_ACLK'
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Offset:              0.805ns (Levels of Logic = 2)
  Source:            DMA_REQ_TX_DAVALID (PAD)
  Destination:       axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1 (FF)
  Destination Clock: DMA_REQ_TX_ACLK rising

  Data Path: DMA_REQ_TX_DAVALID to axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            1   0.053   0.602  axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1-In_SW0 (N6)
     LUT6:I3->O            1   0.053   0.000  axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1-In (axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1-In)
     FDR:D                     0.011          axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd1
    ----------------------------------------
    Total                      0.805ns (0.203ns logic, 0.602ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DATA_CLK_I'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              0.951ns (Levels of Logic = 1)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       axi_i2s_adi_0/ctrl/LRCLK_O_0 (FF)
  Destination Clock: DATA_CLK_I rising

  Data Path: S_AXI_ARESETN to axi_i2s_adi_0/ctrl/LRCLK_O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O             66   0.067   0.559  axi_i2s_adi_0/S_AXI_ARESETN_inv1_INV_0 (axi_i2s_adi_0/S_AXI_ARESETN_inv)
     FDR:R                     0.325          axi_i2s_adi_0/ctrl/tick
    ----------------------------------------
    Total                      0.951ns (0.392ns logic, 0.559ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DATA_CLK_I'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            axi_i2s_adi_0/ctrl/BCLK_O_0 (FF)
  Destination:       BCLK_O<0> (PAD)
  Source Clock:      DATA_CLK_I rising

  Data Path: axi_i2s_adi_0/ctrl/BCLK_O_0 to BCLK_O<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              0   0.282   0.000  axi_i2s_adi_0/ctrl/BCLK_O_0 (axi_i2s_adi_0/ctrl/BCLK_O_0)
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 299 / 37
-------------------------------------------------------------------------
Offset:              2.446ns (Levels of Logic = 1)
  Source:            axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4 (RAM)
  Destination:       S_AXI_RDATA<31> (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4 to S_AXI_RDATA<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOC1     1   1.668   0.725  axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4 (axi_i2s_adi_0/rx_sample<23>)
     LUT5:I0->O            0   0.053   0.000  axi_i2s_adi_0/Mmux_rd_data251 (S_AXI_RDATA<31>)
    ----------------------------------------
    Total                      2.446ns (1.721ns logic, 0.725ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DMA_REQ_TX_ACLK'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              0.834ns (Levels of Logic = 1)
  Source:            axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd2 (FF)
  Destination:       DMA_REQ_TX_DRTYPE<1> (PAD)
  Source Clock:      DMA_REQ_TX_ACLK rising

  Data Path: axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd2 to DMA_REQ_TX_DRTYPE<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.499  axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd2 (axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_FSM_FFd2)
     LUT2:I0->O            0   0.053   0.000  axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/state_drtype<1>1 (DMA_REQ_TX_DRTYPE<1>)
    ----------------------------------------
    Total                      0.834ns (0.335ns logic, 0.499ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DMA_REQ_RX_ACLK'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              0.834ns (Levels of Logic = 1)
  Source:            axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd2 (FF)
  Destination:       DMA_REQ_RX_DRTYPE<1> (PAD)
  Source Clock:      DMA_REQ_RX_ACLK rising

  Data Path: axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd2 to DMA_REQ_RX_DRTYPE<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.499  axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd2 (axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_FSM_FFd2)
     LUT2:I0->O            0   0.053   0.000  axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/state_drtype<1>1 (DMA_REQ_RX_DRTYPE<1>)
    ----------------------------------------
    Total                      0.834ns (0.335ns logic, 0.499ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DATA_CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DATA_CLK_I     |    1.463|         |         |         |
S_AXI_ACLK     |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DMA_REQ_RX_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DMA_REQ_RX_ACLK|    1.099|         |         |         |
S_AXI_ACLK     |    1.132|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DMA_REQ_TX_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DMA_REQ_TX_ACLK|    1.099|         |         |         |
S_AXI_ACLK     |    1.132|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DATA_CLK_I     |    2.078|         |         |         |
S_AXI_ACLK     |    2.940|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.71 secs
 
--> 

Total memory usage is 486464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  136 (   0 filtered)
Number of infos    :   16 (   0 filtered)

