C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\igloo\soc\z\synthesis\synwork\u8_comp.srs  -top  u8  -hdllog  C:\igloo\soc\z\synthesis\synlog\u8_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram   -I C:\igloo\soc\z\synthesis\  -I C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib   -v2001  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v  -encrypt  -pro  -dmgen  C:\igloo\soc\z\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work c:\igloo\work\test.v -lib work c:\igloo\work\sound.v -lib work c:\igloo\work\crc7.v -lib work c:\igloo\work\bigfifo.v -lib work c:\igloo\work\ram.v -lib work C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_async.v -lib work C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_fwft.v -lib work C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_resetSync.v -lib work C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync.v -lib work C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_LSRAM_top.v -lib work C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v -lib work C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v -lib work C:\igloo\soc\z\component\work\FIFO\FIFO.v -lib work c:\igloo\work\sd.v -lib work C:\igloo\soc\z\component\work\u8\FCCC_0\u8_FCCC_0_FCCC.v -lib work C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib work C:\igloo\soc\z\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v -lib work C:\igloo\soc\z\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v -lib work C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v -lib work C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS.v -lib COREAHBLITE_LIB C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v -lib COREAHBLITE_LIB C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v -lib COREAHBLITE_LIB C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v -lib COREAHBLITE_LIB C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v -lib COREAHBLITE_LIB C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v -lib COREAHBLITE_LIB C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v -lib COREAHBLITE_LIB C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v -lib work C:\igloo\soc\z\component\work\u8_sb\u8_sb.v -lib work C:\igloo\soc\z\component\work\u8\u8.v 
rc:0 success:1 runtime:4
file:C:\igloo\soc\z\synthesis\synwork\u8_comp.srs|io:o|time:1625299358|size:214705|exec:0
file:C:\igloo\soc\z\synthesis\synlog\u8_compiler.srr|io:o|time:1625299358|size:98763|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v|io:i|time:1487916428|size:16387|exec:0
file:c:\igloo\work\test.v|io:i|time:1593335888|size:9682|exec:0
file:c:\igloo\work\sound.v|io:i|time:1624602382|size:47471|exec:0
file:c:\igloo\work\crc7.v|io:i|time:1573114710|size:4670|exec:0
file:c:\igloo\work\bigfifo.v|io:i|time:1573114710|size:6964|exec:0
file:c:\igloo\work\ram.v|io:i|time:1573114710|size:19088|exec:0
file:C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1624535593|size:2113|exec:0
file:C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1624535593|size:2729|exec:0
file:C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_async.v|io:i|time:1624535593|size:51484|exec:0
file:C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1624535593|size:12998|exec:0
file:C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_resetSync.v|io:i|time:1624535593|size:1698|exec:0
file:C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1624535593|size:31166|exec:0
file:C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1624535593|size:21308|exec:0
file:C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_LSRAM_top.v|io:i|time:1624535593|size:2302|exec:0
file:C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v|io:i|time:1624535591|size:2054|exec:0
file:C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v|io:i|time:1624535593|size:63608|exec:0
file:C:\igloo\soc\z\component\work\FIFO\FIFO.v|io:i|time:1624535593|size:4984|exec:0
file:c:\igloo\work\sd.v|io:i|time:1625299323|size:68825|exec:0
file:C:\igloo\soc\z\component\work\u8\FCCC_0\u8_FCCC_0_FCCC.v|io:i|time:1598411034|size:1689|exec:0
file:C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v|io:i|time:1573020852|size:8822|exec:0
file:C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v|io:i|time:1573020852|size:65628|exec:0
file:C:\igloo\soc\z\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v|io:i|time:1573116216|size:1691|exec:0
file:C:\igloo\soc\z\component\Actel\SgCore\OSC\2.0.101\osc_comps.v|io:i|time:1560155752|size:924|exec:0
file:C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v|io:i|time:1573116218|size:826|exec:0
file:C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v|io:i|time:1573116212|size:44865|exec:0
file:C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS.v|io:i|time:1573116212|size:41651|exec:0
file:C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v|io:i|time:1573020852|size:6576|exec:0
file:C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v|io:i|time:1573020852|size:2069|exec:0
file:C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v|io:i|time:1573020852|size:16943|exec:0
file:C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v|io:i|time:1573020852|size:14709|exec:0
file:C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v|io:i|time:1573020852|size:8561|exec:0
file:C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v|io:i|time:1573020852|size:208865|exec:0
file:C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v|io:i|time:1573020852|size:21472|exec:0
file:C:\igloo\soc\z\component\work\u8_sb\u8_sb.v|io:i|time:1573116218|size:37105|exec:0
file:C:\igloo\soc\z\component\work\u8\u8.v|io:i|time:1598411034|size:9678|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\c_hdl.exe|io:i|time:1479348364|size:1337856|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_hdl.exe|io:i|time:1479348568|size:1973248|exec:1
