/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_omi_8.H $        */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_omi_8_H_
#define __p10_scom_omi_8_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace omi
{
#endif


static const uint64_t RXCTL_DATASM_11_PLREGS_RX_CNTL2_PL = 0x8003c84310012c3full;

static const uint32_t RXCTL_DATASM_11_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_11_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_11_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_11_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_11_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
// omi/reg00016.H

static const uint64_t RXCTL_DATASM_13_PLREGS_RX_MODE1_PL = 0x8003d04510012c3full;

static const uint32_t RXCTL_DATASM_13_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t RXCTL_DATASM_13_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t RXCTL_DATASM_13_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t RXCTL_DATASM_13_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t RXCTL_DATASM_13_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
// omi/reg00016.H

static const uint64_t RXCTL_DATASM_15_PLREGS_RX_CNTL3_PL = 0x8003d84710012c3full;

static const uint32_t RXCTL_DATASM_15_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t RXCTL_DATASM_15_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
// omi/reg00016.H

static const uint64_t RXCTL_DATASM_23_PLREGS_RX_CNTL3_PL = 0x8003d84710012c3full;

static const uint32_t RXCTL_DATASM_23_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t RXCTL_DATASM_23_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
// omi/reg00016.H

static const uint64_t RXCTL_DATASM_5_PLREGS_RX_CNTL1_PL = 0x8003c04510012c3full;

static const uint32_t RXCTL_DATASM_5_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t RXCTL_DATASM_5_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
// omi/reg00016.H

static const uint64_t RXCTL_DATASM_5_PLREGS_RX_STAT1_PL = 0x8003e04510012c3full;

static const uint32_t RXCTL_DATASM_5_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_5_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_5_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_5_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_5_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t RXCTL_DATASM_5_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
// omi/reg00016.H

static const uint64_t RXCTL_DATASM_8_PLREGS_RX_CNTL2_PL = 0x8003c84010012c3full;

static const uint32_t RXCTL_DATASM_8_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_8_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_8_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_8_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_8_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX19_PL = 0x8000984010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX29_PL = 0x8000e84010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX39_PL = 0x8001384010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX49_PL = 0x8001884010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX25_PL = 0x8000c84010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX65_PL = 0x8002084010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX75_PL = 0x8002584010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL18_PL = 0x8000904010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL18_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL18_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL18_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL18_PL_EDGE_LEN = 5;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL3_PL = 0x8000184010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL3_PL_GAIN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL3_PL_GAIN_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL3_PL_ZERO = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL3_PL_ZERO_LEN = 3;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL6_PL = 0x8003884110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL6_PL_SAVE_FW_VAL_SEL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL6_PL_SAVE_FW_VAL_SEL_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL6_PL_R_PSAVE_PH_FORCE_A = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL6_PL_R_PSAVE_PH_FORCE_B = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL6_PL_R_PSAVE_VAL_ENA_A = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL6_PL_R_PSAVE_VAL_ENA_B = 53;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_STAT6_PL = 0x8003b84110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_STAT6_PL_RX_ERROR_VEC_16_31_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_STAT6_PL_RX_ERROR_VEC_16_31_RO_SIGNAL_LEN = 16;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_FIR_MASK_PL = 0x8003104110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK_LEN = 3;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX22_PL = 0x8000b04110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX32_PL = 0x8001004110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX42_PL = 0x8001504110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX52_PL = 0x8001a04110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX85_PL = 0x8002a84110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL6_PL = 0x8000304110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL6_PL_GAIN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL6_PL_GAIN_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL6_PL_PEAK1 = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL6_PL_PEAK1_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL6_PL_PEAK2 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL6_PL_PEAK2_LEN = 4;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE7_PL = 0x8003504210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE7_PL_SAVE_CDRLOCK_MODE_SEL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE7_PL_SAVE_CDRLOCK_MODE_SEL_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE7_PL_R_UNLOCK_RATIO = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE7_PL_R_UNLOCK_RATIO_LEN = 10;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE7_PL_SAVE_EN_DL_CLK_CONTROL = 61;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL = 0x8003904210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_PR_BUMP_IN_PROGRESS_A_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_PR_BUMP_IN_PROGRESS_B_RO_SIGNAL = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_A_RO_SIGNAL = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_B_RO_SIGNAL = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_PR_LOCKED_A_RO_SIGNAL = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_PR_LOCKED_B_RO_SIGNAL = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_PR_UNLOCKED_A_STICKY_RO_SIGNAL = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_PR_UNLOCKED_B_STICKY_RO_SIGNAL = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL = 59;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT1_PL_SIGNAL_DETECT_OUT_RO = 60;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX60_PL = 0x8001e04210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX70_PL = 0x8002304210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTLX9_PL = 0x8000484210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL_LEN = 7;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL_LEN = 7;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL = 0x8000004210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_0 = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_1 = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_2 = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_3 = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_4 = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_5 = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_6 = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_7 = 55;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_FIR_PL = 0x8003084310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL_LEN = 3;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_SPARE_MODE_PL = 0x8003004310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_SPARE_MODE_PL_0 = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_SPARE_MODE_PL_1 = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_SPARE_MODE_PL_2 = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_SPARE_MODE_PL_3 = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_SPARE_MODE_PL_4 = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_SPARE_MODE_PL_5 = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_SPARE_MODE_PL_6 = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_SPARE_MODE_PL_7 = 55;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX27_PL = 0x8000d84310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX37_PL = 0x8001284310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX47_PL = 0x8001784310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX57_PL = 0x8001c84310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX80_PL = 0x8002804310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX90_PL = 0x8002d04310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE9_PL = 0x8003e84410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE9_PL_STROBE_CNT_MAX = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE9_PL_STROBE_CNT_MAX_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE9_PL_CAPTURE_CYCLE = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE9_PL_CAPTURE_CYCLE_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE9_PL_MARGIN = 57;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX28_PL = 0x8000e04410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX38_PL = 0x8001304410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX48_PL = 0x8001804410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX58_PL = 0x8001d04410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX24_PL = 0x8000c04410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX64_PL = 0x8002004410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX74_PL = 0x8002504410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111_LEN = 8;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL16_PL = 0x8000804410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL16_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL16_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL16_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL16_PL_EDGE_LEN = 5;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL = 0x8003704510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL_IORESET = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL_IODOM_IORESET = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_A = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_B = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_A = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_B = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL_BERPL_PRBS_SEED_MODE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_EN = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR = 61;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR_LEN = 3;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE5_PL = 0x8003404510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE_LEN = 7;
// omi/reg00016.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_STAT3_PL = 0x8003a04510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL_LEN = 15;
// omi/reg00017.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX33_PL = 0x8001084510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110_LEN = 8;
// omi/reg00017.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX43_PL = 0x8001584510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000_LEN = 8;
// omi/reg00017.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX53_PL = 0x8001a84510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010_LEN = 8;
// omi/reg00017.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX84_PL = 0x8002a04510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001_LEN = 8;
// omi/reg00017.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL = 0x8000504510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL_IF_BLEED_CMFB = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL_IF_EXT_BIAS = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL_IF_LPF_500M = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL_SIGDET_PD = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL_A_CLKSLIP = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL_B_CLKSLIP = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL_A_HOLD_DIV_CLKS = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL_B_HOLD_DIV_CLKS = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP_LEN = 2;
// omi/reg00017.H

static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL = 0x8003804710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL = 52;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL = 53;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 54;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 55;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 57;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL = 58;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL = 61;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL = 62;
// omi/reg00017.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX26_PL = 0x8000d04710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W_LEN = 8;
// omi/reg00017.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX66_PL = 0x8002104710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111_LEN = 8;
// omi/reg00017.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX76_PL = 0x8002604710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001_LEN = 8;
// omi/reg00017.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL18_PL = 0x8000904710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL18_PL_DATA = 48;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL18_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL18_PL_EDGE = 54;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL18_PL_EDGE_LEN = 5;
// omi/reg00017.H

static const uint64_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE7_PL = 0x8003504610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE7_PL_SAVE_CDRLOCK_MODE_SEL = 48;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE7_PL_SAVE_CDRLOCK_MODE_SEL_LEN = 2;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE7_PL_R_UNLOCK_RATIO = 50;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE7_PL_R_UNLOCK_RATIO_LEN = 10;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE7_PL_SAVE_EN_DL_CLK_CONTROL = 61;
// omi/reg00017.H

static const uint64_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL = 0x8003904610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_PR_BUMP_IN_PROGRESS_A_RO_SIGNAL = 48;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_PR_BUMP_IN_PROGRESS_B_RO_SIGNAL = 49;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_A_RO_SIGNAL = 50;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_B_RO_SIGNAL = 51;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL = 52;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL = 53;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_PR_LOCKED_A_RO_SIGNAL = 54;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_PR_LOCKED_B_RO_SIGNAL = 55;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_PR_UNLOCKED_A_STICKY_RO_SIGNAL = 56;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_PR_UNLOCKED_B_STICKY_RO_SIGNAL = 57;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL = 58;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL = 59;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT1_PL_SIGNAL_DETECT_OUT_RO = 60;
// omi/reg00017.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX21_PL = 0x8000a84610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S_LEN = 8;
// omi/reg00017.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX31_PL = 0x8000f84610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100_LEN = 8;
// omi/reg00017.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX41_PL = 0x8001484610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110_LEN = 8;
// omi/reg00017.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX51_PL = 0x8001984610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000_LEN = 8;
// omi/reg00017.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX86_PL = 0x8002b04610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011_LEN = 8;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL10_PL = 0x80047c4010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN_LEN = 16;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL20_PL = 0x8004cc4010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL20_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL20_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL20_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL20_PL_SEL_LEN = 5;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL30_PL = 0x80051c4010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL30_PL_TX_FORCE_HS_FFE = 48;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL8_PL = 0x80046c4010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN_LEN = 16;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_FIR_MASK_PL = 0x80040c4010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK_LEN = 2;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL5_PL = 0x8004544110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL5_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL5_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL5_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL5_PL_SEL_LEN = 5;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL = 0x80042c4110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_D2_CTRL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_D2_CTRL_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL = 50;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_BOOST_HS_EN = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_BOOST_SAFE_EN = 53;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_SEG_TEST_LEAKAGE_CTRL = 54;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL = 55;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL = 58;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL = 61;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL_LEN = 2;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_STAT1_PL = 0x8005244210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_STAT1_PL_BIST_PRBS_ERR_DET_RO_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_STAT1_PL_BIST_PRBS_ACTIVITY_DET_RO_SIGNAL = 49;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_STAT1_PL_SEG_TEST_STATUS_RO_SIGNAL = 50;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_STAT1_PL_SEG_TEST_STATUS_RO_SIGNAL_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_STAT1_PL_TDR_CAPT_VAL_RO_SIGNAL = 63;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL16_PL = 0x8004ac4310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL16_PL_I_TUNE = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL16_PL_I_TUNE_LEN = 6;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL16_PL_Q_TUNE = 54;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL16_PL_Q_TUNE_LEN = 6;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL16_PL_PHASE_SEL = 60;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL16_PL_MAIN_SEL = 61;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL16_PL_PAD_SEL = 62;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL26_PL = 0x8004fc4310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN_LEN = 9;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL2_PL = 0x80043c4410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL2_PL_RESET = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL2_PL_DOM_IORESET = 49;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_STAT2_PL = 0x80052c4410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL_LEN = 8;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL_LEN = 8;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL11_PL = 0x8004844510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN_LEN = 9;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL1G_PL = 0x8004344510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL_LEN = 6;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL1G_PL_FIFO_INIT_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL1G_PL_SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL1G_PL_CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 61;
// omi/reg00017.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL21_PL = 0x8004d44510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL21_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL21_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL21_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL21_PL_SEL_LEN = 5;
// omi/reg00017.H

static const uint64_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL17_PL = 0x8004b44710012c3full;

static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_EN = 48;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL = 49;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL_LEN = 3;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE = 52;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE_LEN = 5;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL17_PL_DCC_PAT = 57;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL17_PL_DCC_PAT_LEN = 4;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL17_PL_DCC_CMP_RUN = 61;
// omi/reg00017.H

static const uint64_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL6_PL = 0x80045c4710012c3full;

static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL6_PL_EN = 51;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL6_PL_EN_LEN = 5;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL6_PL_SEL = 56;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL6_PL_SEL_LEN = 5;
// omi/reg00017.H

#ifndef __PPE_HCODE__
}
}
#include "omi/reg00016.H"
#include "omi/reg00017.H"
#endif
#endif
