# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: GSER
registers:
  - name: GSER(0)_DLM(0)_MISC_STATUS
    title: GSER DLM Miscellaneous Status Register
    address: 0x1180090000000 + a + b*0x80000
    bus: RSL
    description: DLM0 Miscellaneous Status.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_UFLOW
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          When set, indicates transmit FIFO underflow
          has occured on lane 1.

      - name: --
        bits: 7..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_UFLOW
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          When set, indicates transmit FIFO underflow
          has occured on lane 0.


  - name: GSER(0)_DLM(0..2)_REFCLK_SEL
    title: GSER DLM Reference Clock Select Register
    address: 0x1180090000008 + a + b*0x80000
    bus: RSL
    description: DLM Reference Clock Select.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: REFCLK_SEL
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          When clear, selects common reference clock 0.
          When set, selects common reference clock 1.
          GSER0_DLMn_REF_USE_PAD[REF_USE_PAD] must be clear
          to select either common reference clock.


  - name: GSER(0)_DLM(0..2)_MPLL_STATUS
    title: GSER DLM MPLL Status Register
    address: 0x1180090001000 + a + b*0x80000
    bus: RSL
    description: DLM PLL Lock Status.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MPLL_STATUS
        bits: 0
        access: RO/H
        reset: 0
        typical: --
        description: |
          This is the lock status of the PHY PLL.  When asserted,
          it indicates the PHY's MPLL has reached a stable, running
          state.


  - name: GSER(0)_DLM(0)_LOOPBK_EN
    title: GSER DLM Loopback Enable Register
    address: 0x1180090001008 + a + b
    bus: RSL
    description: DLM0 Tx-to-Rx Loopback Enable.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LANE1_LOOPBK_EN
        bits: 8
        access: R/W
        reset: 0
        typical: --
        description: |
          Lane 1 Tx-to-Rx Loopback Enable.  When this signal is
          asserted, data from the transmit predriver is looped back
          to the receive slivers.  LOS is bypassed and based on the
          txN_en input so that rxN_los = !txN_data_en.

      - name: --
        bits: 7..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LANE0_LOOPBK_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          Lane 0 Tx-to-Rx Loopback Enable.  When this signal is
          asserted, data from the transmit predriver is looped back
          to the receive slivers.  LOS is bypassed and based on the
          txN_en input so that rxN_los = !txN_data_en.


  - name: GSER(0)_DLM(0..2)_LOS_BIAS
    title: GSER DLM LOS Bias Register
    address: 0x1180090001010 + a + b*0x80000
    bus: RSL
    description: DLM Loss-of-Signal Detector Threshold Level Control.
    fields:
      - name: --
        bits: 63..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LOS_BIAS
        bits: 2..0
        access: R/W/H
        reset: 0x2
        typical: --
        description: |
          A positive, binary bit setting change results in a
          +15mVp incremental change in the LOS threshold.  A negative
          bit setting change results in a -15-mVp incremental change
          in the LOS threshold.  The 3'b000 setting is reserved and
          must not be used.
          0x0: Reserved
          0x1: 120 mV (default CEI)
          0x2: 135 mV (default PCIe/SATA)
          0x3: 150 mV
          0x4:  45 mV
          0x5:  60 mV
          0x6:  75 mV
          0x7:  90 mV


  - name: GSER(0)_DLM(0..2)_LOS_LEVEL
    title: GSER DLM LOS Level Register
    address: 0x1180090001018 + a + b*0x80000
    bus: RSL
    description: DLM Loss-of-Signal Sensitivity Level Contol.
    fields:
      - name: --
        bits: 63..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LOS_LEVEL
        bits: 4..0
        access: R/W
        reset: 0x9
        typical: --
        description: |
          Sets the sesitivity level for the Loss-of-Signal
          detector.  This signal must be set to 5'b01001.


  - name: GSER(0)_DLM(0)_MPLL_EN
    title: GSER DLM MPLL Enable Register
    address: 0x1180090001020 + a + b
    bus: RSL
    description: DLM0 PHY PLL Enable.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MPLL_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: When deasserted, the MPLL is off and the PHY is in P2 state.


  - name: GSER(0)_DLM(0..2)_MPLL_HALF_RATE
    title: GSER DLM MPLL Half Rate Register
    address: 0x1180090001028 + a + b*0x80000
    bus: RSL
    description: DLM MPLL Low-Power Mode Enable.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MPLL_HALF_RATE
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          Enables a low-power mode feature for the MPLL block.  This signal
          should be asserted only when the MPLL is operating at a clock rate
          less than or equal to 1.5626 GHz.


  - name: GSER(0)_DLM(0..2)_MPLL_MULTIPLIER
    title: GSER DLM MPLL Multiplier Register
    address: 0x1180090001030 + a + b*0x80000
    bus: RSL
    description: DLM MPLL Frequency Multiplier Control.
    fields:
      - name: --
        bits: 63..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MPLL_MULTIPLIER
        bits: 6..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Multiples the reference clock to a frequency suitable for
          intended operating speed.


  - name: GSER(0)_DLM(0..2)_PHY_RESET
    title: GSER DLM Phy Reset Register
    address: 0x1180090001038 + a + b*0x80000
    bus: RSL
    description: DLM Core and State Machine Reset.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PHY_RESET
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: |
          Resets the core and all state machines with the exception of the
          reference clock buffer and JTAG interface.  Asserting PHY_RESET
          triggers the assertion of teh Tx and Rx reset signals.  Power
          and clocks are required before deasserting PHY_RESET.


  - name: GSER(0)_DLM(0..2)_REF_CLKDIV2
    title: GSER DLM Reference CLKDIV2 Register
    address: 0x1180090001040 + a + b*0x80000
    bus: RSL
    description: DLM Input Reference Clock Divider Control.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: REF_CLKDIV2
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          If the input reference clock is greater than 100Mhz, this signal must
          be asserted.  The reference clock frequency is then divided by 2 to
          keep it in the range required by the MPLL.


  - name: GSER(0)_DLM(0)_REF_SSP_EN
    title: GSER DLM REF_SSP Enable Register
    address: 0x1180090001048 + a + b
    bus: RSL
    description: DLM0 Reference Clock Enable for the PHY.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: REF_SSP_EN
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: This signal should always be set.


  - name: GSER(0)_DLM(0..2)_REF_USE_PAD
    title: GSER DLM Reference USE PAD Register
    address: 0x1180090001050 + a + b*0x80000
    bus: RSL
    description: DLM Select Reference Clock.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: REF_USE_PAD
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          When asserted, selects the external ref_pad_clk_{p,m}
          inputs as the reference clock sourse.  When deasserted,
          ref_alt_clk_{p,m} are selected from an on-chip
          source of the reference clock.


  - name: GSER(0)_DLM(0..2)_TEST_BYPASS
    title: GSER DLM Test Bypass Register
    address: 0x1180090001058 + a + b*0x80000
    bus: RSL
    description: DLM Test Bypass.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TEST_BYPASS
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          When asserted, all circuits Power-Down but leave Reference Clock
          Active.


  - name: GSER(0)_DLM(0..2)_TEST_POWERDOWN
    title: GSER DLM Test Power Down Register
    address: 0x1180090001060 + a + b*0x80000
    bus: RSL
    description: DLM Test Powerdown.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TEST_POWERDOWN
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: When asserted, Powers down all circuitry in the PHY for IDDQ testing.


  - name: GSER(0)_DLM(0..2)_RX_STATUS
    title: GSER DLM Receive Status Register
    address: 0x1180090002000 + a + b*0x80000
    bus: RSL
    description: DLM Receive DPLL State Indicator.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_STATUS
        bits: 8
        access: RO/H
        reset: 0
        typical: --
        description: |
          Indicates the current state of the Lane 1 receiver DPLL and clock.
          When cleared, rxN_clk can be disabled or not running at its
          target rate.

      - name: --
        bits: 7..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_STATUS
        bits: 0
        access: RO/H
        reset: 0
        typical: --
        description: |
          Indicates the current state of the Lane 0 receiver DPLL and clock.
          When cleared, rxN_clk can be disabled or not running at its
          target rate.


  - name: GSER(0)_DLM(0)_RX_DATA_EN
    title: GSER DLM Receive Data Enable Register
    address: 0x1180090002008 + a + b
    bus: RSL
    description: DLM Receiver Enable.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_DATA_EN
        bits: 8
        access: R/W
        reset: 0
        typical: --
        description: Enables the clock and data recovery logic fir Lane 1.

      - name: --
        bits: 7..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_DATA_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Enables the clock and data recovery logic for Lane 0.


  - name: GSER(0)_DLM(0..2)_RX_EQ
    title: GSER DLM Receive EQ Register
    address: 0x1180090002010 + a + b*0x80000
    bus: RSL
    description: DLM Receiver Equalization Setting.
    fields:
      - name: --
        bits: 63..11
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_EQ
        bits: 10..8
        access: R/W
        reset: 0x0
        typical: --
        description: Selects the amount of equalization in the Lane 1 receiver.

      - name: --
        bits: 7..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_EQ
        bits: 2..0
        access: R/W
        reset: 0x0
        typical: --
        description: Selects the amount of equalization in the Lane 0 receiver.


  - name: GSER(0)_DLM(0)_RX_LOS_EN
    title: GSER DLM Receive LOS Enable Register
    address: 0x1180090002018 + a + b
    bus: RSL
    description: DLM Loss of Signal Detector Enable.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_LOS_EN
        bits: 8
        access: R/W
        reset: 0
        typical: --
        description: Lane 1 Loss of Signal Detector Enable.

      - name: --
        bits: 7..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_LOS_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Lane 0 Loss of Signal Detector Enable.


  - name: GSER(0)_DLM(0)_RX_PLL_EN
    title: GSER DLM Receive PLL Enable Register
    address: 0x1180090002020 + a + b
    bus: RSL
    description: DLM0 DPLL Enable.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_PLL_EN
        bits: 8
        access: R/W
        reset: 0
        typical: --
        description: Lane 1 Receiver DPLL Enable.

      - name: --
        bits: 7..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_PLL_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Lane 0 Receiver DPLL Enable.


  - name: GSER(0)_DLM(0)_RX_RATE
    title: GSER DLM Receive Rate Register
    address: 0x1180090002028 + a + b
    bus: RSL
    description: DLM0 Rx Data Rate.
    fields:
      - name: --
        bits: 63..10
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_RATE
        bits: 9..8
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Lane 1 Rx Data Rate
          00: mpll_baud_clk
          01: mpll_baud_clk / 2
          10: mpll_baud_clk / 4
          11: Not Supported

      - name: --
        bits: 7..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_RATE
        bits: 1..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Lane 0 Rx Data Rate
          00: mpll_baud_clk
          01: mpll_baud_clk / 2
          10: mpll_baud_clk / 4
          11: Not Supported


  - name: GSER(0)_DLM(0)_RX_RESET
    title: GSER DLM Receive Reset Register
    address: 0x1180090002030 + a + b
    bus: RSL
    description: DLM0 Receiver Reset.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_RESET
        bits: 8
        access: R/W
        reset: 1
        typical: --
        description: Lane 1 Receiver Reset.

      - name: --
        bits: 7..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_RESET
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: Lane 0 Receiver Reset.


  - name: GSER(0)_DLM(0)_RX_TERM_EN
    title: GSER DLM Receive TERM Enable Register
    address: 0x1180090002038 + a + b
    bus: RSL
    description: DLM0 PMA Receiver Termination.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_TERM_EN
        bits: 8
        access: R/W
        reset: 0
        typical: --
        description: |
          Lane 1 PMA Receiver Termination.
          0: Terminations removed
          1: Terminations present

      - name: --
        bits: 7..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_TERM_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          Lane 0 PMA Receiver Termination.
          0: Terminations removed
          1: Terminations present


  - name: GSER(0)_DLM(0..2)_TX_STATUS
    title: GSER DLM Transmit Status Register
    address: 0x1180090003000 + a + b*0x80000
    bus: RSL
    description: DLM Transmit Common Mode Control Status.
    fields:
      - name: --
        bits: 63..10
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_CM_STATUS
        bits: 9
        access: RO/H
        reset: 0
        typical: --
        description: |
          When asserted, the Lane 1 transmitter differential pair is held to half
          of vptxN durring an electrical IDLE.  Otherwise, weakly held to
          ground through a high impedance connection.

      - name: TX1_STATUS
        bits: 8
        access: RO/H
        reset: 0
        typical: --
        description: |
          Signals when the Lane 1 transmitter is ready to properly sample the
          incoming data for transmission.

      - name: --
        bits: 7..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_CM_STATUS
        bits: 1
        access: RO/H
        reset: 0
        typical: --
        description: |
          When asserted, the Lane 0 transmitter differential pair is held to half
          of vptxN durring an electrical IDLE.  Otherwise, weakly held to
          ground through a high impedance connection.

      - name: TX0_STATUS
        bits: 0
        access: RO/H
        reset: 0
        typical: --
        description: |
          Signals when the Lane 0 transmitter is ready to properly sample the
          incoming data for transmission.


  - name: GSER(0)_DLM(0)_TX_AMPLITUDE
    title: GSER DLM Transmit Amplitude Register
    address: 0x1180090003008 + a + b
    bus: RSL
    description: DLM0 Tx Amplitude (Full Swing Mode).
    fields:
      - name: --
        bits: 63..15
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_AMPLITUDE
        bits: 14..8
        access: R/W
        reset: 0x0
        typical: --
        description: |
          This static value sets the lanuch amplitude of the Lane 1 transmitter
          when pipeP_tx_swing is set to 0x7f (default state).

      - name: --
        bits: 7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_AMPLITUDE
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          This static value sets the lanuch amplitude of the Lane 0 transmitter
          when pipeP_tx_swing is set to 0x7f (default state).


  - name: GSER(0)_DLM(0)_TX_CM_EN
    title: GSER DLM Transmit CM Enable Register
    address: 0x1180090003010 + a + b
    bus: RSL
    description: DLM0 Transmit Common-Mode Control Enable.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_CM_EN
        bits: 8
        access: R/W
        reset: 0
        typical: --
        description: Enables the Lane 1 transmitter's common mode hold circuitry.

      - name: --
        bits: 7..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_CM_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Enables the lane 0 transmitter's common mode hold circuitry.


  - name: GSER(0)_DLM(0)_TX_DATA_EN
    title: GSER DLM Transmit Data Enable Register
    address: 0x1180090003018 + a + b
    bus: RSL
    description: DLM0 Transmit Driver Enable.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_DATA_EN
        bits: 8
        access: R/W
        reset: 0
        typical: --
        description: Enables the Lane 1 primary transmitter driver for serial data.

      - name: --
        bits: 7..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_DATA_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Enables the Lane 0 primary transmitter driver for serial data.


  - name: GSER(0)_DLM(0)_TX_EN
    title: GSER DLM Transmit Enable Register
    address: 0x1180090003020 + a + b
    bus: RSL
    description: DLM Transmit Clocking and Data Sampling Enable.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_EN
        bits: 8
        access: R/W
        reset: 0
        typical: --
        description: Enables the Lane 1 transmit clock path and Tx word alignment.

      - name: --
        bits: 7..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Enables the Lane 0 transmit clock path and Tx word alignment.


  - name: GSER(0)_DLM(0)_TX_PREEMPH
    title: GSER DLM Transmit Pre-Emphasis Register
    address: 0x1180090003028 + a + b
    bus: RSL
    description: DLM0 Tx Deemphasis.
    fields:
      - name: --
        bits: 63..15
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_PREEMPH
        bits: 14..8
        access: R/W
        reset: 0x0
        typical: --
        description: Sets the Lane 1 Tx driver de-emphasis value to meet the Tx eye mask.

      - name: --
        bits: 7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_PREEMPH
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: Sets the Lane 0 Tx driver de-emphasis value to meet the Tx eye mask.


  - name: GSER(0)_DLM(0)_TX_RATE
    title: GSER DLM Transmit Rate Register
    address: 0x1180090003030 + a + b
    bus: RSL
    description: DLM0 Tx Data Rate.
    fields:
      - name: --
        bits: 63..10
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_RATE
        bits: 9..8
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Selects the Lane 1 baud rate for the transmit path.
          00: baud
          01: baud / 2
          10: baud / 4
          11: Not supported

      - name: --
        bits: 7..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_RATE
        bits: 1..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Selects the Lane 0 baud rate for the transmit path.
          00: baud
          01: baud / 2
          10: baud / 4
          11: Not supported


  - name: GSER(0)_DLM(0)_TX_RESET
    title: GSER DLM Transmit Reset Register
    address: 0x1180090003038 + a + b
    bus: RSL
    description: DLM0 Tx Reset.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_RESET
        bits: 8
        access: R/W
        reset: 1
        typical: --
        description: Resets all Lane 1 transmitter settings and state machines.

      - name: --
        bits: 7..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_RESET
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: Resets all Lane 0 transmitter settings and state machines.


  - name: GSER(0)_DLM(0..2)_TX_TERM_OFFSET
    title: GSER DLM Transmit Term Offset Register
    address: 0x1180090003040 + a + b*0x80000
    bus: RSL
    description: DLM Transmitter Termination Offset.
    fields:
      - name: --
        bits: 63..13
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_TERM_OFFSET
        bits: 12..8
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Applies an offset to the Lande 1 resistor calibration value.  Not to be
          used during normal operation.

      - name: --
        bits: 7..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_TERM_OFFSET
        bits: 4..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Applies an offset to the Lane 0 resistor calibration value.  Not to be
          used during normal operation.


  - name: GSER(0)_PCIE_PIPE_STATUS
    title: GSER PCIE Pipe Status Register
    address: 0x1180090080400 + a
    bus: RSL
    description: PCIE PIPE Status.
    fields:
      - name: --
        bits: 63..4
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PIPE3_CLKREQN
        bits: 3
        access: RO
        reset: 1
        typical: --
        description: |
          When asserted, indicates that the PCS/PHY layer is in a mode where
          reference clocks are required.  When deasserted, the PIPE PCS is
          powered down into a state where the external reference clocks can
          be turned off.

      - name: PIPE2_CLKREQN
        bits: 2
        access: RO
        reset: 1
        typical: --
        description: |
          When asserted, indicates that the PCS/PHY layer is in a mode where
          reference clocks are required.  When deasserted, the PIPE PCS is
          powered down into a state where the external reference clocks can
          be turned off.

      - name: PIPE1_CLKREQN
        bits: 1
        access: RO
        reset: 1
        typical: --
        description: |
          When asserted, indicates that the PCS/PHY layer is in a mode where
          reference clocks are required.  When deasserted, the PIPE PCS is
          powered down into a state where the external reference clocks can
          be turned off.

      - name: PIPE0_CLKREQN
        bits: 0
        access: RO
        reset: 1
        typical: --
        description: |
          When asserted, indicates that the PCS/PHY layer is in a mode where
          reference clocks are required.  When deasserted, the PIPE PCS is
          powered down into a state where the external reference clocks can
          be turned off.


  - name: GSER(0)_PCIE_TX_DEEMPH_GEN1
    title: GSER PCIE Transmit GEN1 Deemphsis Register
    address: 0x1180090080408 + a
    bus: RSL
    description: PCIE Tx De-emphasis at 3.5 dB.
    fields:
      - name: --
        bits: 63..6
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_DEEMPH_GEN1
        bits: 5..0
        access: R/W
        reset: 0x18
        typical: --
        description: |
          This static value sets the launch amplitude of the transmitter
          when pipeP_tx_swing is set to 0x0 (default state). Used for
          tuning at the board level for Rx eye compliance.


  - name: GSER(0)_PCIE_TX_DEEMPH_GEN2_3P5DB
    title: GSER PCIE Transmit 3P5DB Deemphsis Register
    address: 0x1180090080410 + a
    bus: RSL
    description: PCIE Tx De-emphasis at 3.5 dB.
    attributes:
      exempt_name_length: "True"
    fields:
      - name: --
        bits: 63..6
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_DEEMPH_GEN2_3P5DB
        bits: 5..0
        access: R/W
        reset: 0x18
        typical: --
        description: |
          This static value sets the Tx driver deemphasis value in the case where
          pipeP_tx_deemph is set to 1'b1 (default setting) and the PHY is running
          at the Gen2 rate. Used for tuning at the board level for Rx eye compliance.


  - name: GSER(0)_PCIE_TX_DEEMPH_GEN2_6DB
    title: GSER PCIE Transmit GEN2 6DB Deemphsis Register
    address: 0x1180090080418 + a
    bus: RSL
    description: PCIE Tx De-emphasis at 6 dB.
    fields:
      - name: --
        bits: 63..6
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_DEEMPH_GEN2_6DB
        bits: 5..0
        access: R/W
        reset: 0x23
        typical: --
        description: |
          This static value sets the Tx driver deemphasis value in the case where
          pipeP_tx_deemph is set to 1'b0 and the PHY is running at the Gen2 rate.
          Used for tuning at the board level for Rx eye compliance.


  - name: GSER(0)_PCIE_TX_SWING_FULL
    title: GSER PCIE Transmit Swing Full Register
    address: 0x1180090080420 + a
    bus: RSL
    description: PCIE Tx Amplitude (Full Swing Mode).
    fields:
      - name: --
        bits: 63..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_SWING_HI
        bits: 6..0
        access: R/W
        reset: 0x7f
        typical: --
        description: |
          This static value sets the launch amplitude of the transmitter when
          pipeP_tx_swing is set to 1'b0 (default state).  Used for tuning at
          the board level for Rx eye compliance.


  - name: GSER(0)_PCIE_TX_SWING_LOW
    title: GSER PCIE Transmit Swing Low Register
    address: 0x1180090080428 + a
    bus: RSL
    description: PCIE Tx Amplitude (Low Swing Mode).
    fields:
      - name: --
        bits: 63..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_SWING_LO
        bits: 6..0
        access: R/W
        reset: 0x79
        typical: --
        description: |
          This static value sets the launch amplitude of the transmitter when
          pipeP_tx_swing is set to 1'b1 (low swing mode).  Used for tuning at
          the board level for Rx eye compliance.


  - name: GSER(0)_PCIE_TX_VBOOST_LVL
    title: GSER PCIE Transmit Voltage Boost Level Register
    address: 0x1180090080440 + a
    bus: RSL
    description: PCIE Tx Voltage Boost Level.
    fields:
      - name: --
        bits: 63..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_VBOOST_LVL
        bits: 2..0
        access: R/W
        reset: 0x4
        typical: --
        description: |
          Controls the launch amplitude only when VPTX is less than the launch
          amplitude correspnding to tx_vboost_lvl.  Valid settings:
          011: Corresponds to a launch amplitude of 0.844V
          100: Corresponds to a launch amplitude of 1.008V
          101: Corresponds to a launch amplitude of 1.156V.


  - name: GSER(0)_PCIE_PIPE_RST
    title: GSER PCIE Pipe Reset Register
    address: 0x1180090080448 + a
    bus: RSL
    description: PCIE PIPE Reset.
    fields:
      - name: --
        bits: 63..4
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PIPE3_RST
        bits: 3
        access: R/W
        reset: 1
        typical: --
        description: Pipe 3 Reset.  Setting this bit will put Pipe 3 into reset.

      - name: PIPE2_RST
        bits: 2
        access: R/W
        reset: 1
        typical: --
        description: Pipe 2 Reset.  Setting this bit will put Pipe 2 into reset.

      - name: PIPE1_RST
        bits: 1
        access: R/W
        reset: 1
        typical: --
        description: Pipe 1 Reset.  Setting this bit will put Pipe 1 into reset.

      - name: PIPE0_RST
        bits: 0
        access: R/W/H
        reset: 0
        typical: --
        description: Pipe 0 Reset.  Setting this bit will put Pipe 0 into reset.


  - name: GSER(0)_PCIE_PIPE_RST_STS
    title: GSER PCIE Pipe Reset Status Register
    address: 0x1180090080450 + a
    bus: RSL
    description: PCIE PIPE Status Reset.
    fields:
      - name: --
        bits: 63..4
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PIPE3_RST
        bits: 3
        access: RO
        reset: 1
        typical: --
        description: |
          Reflects the current state of the pipe3_rst_n which includes
          the rst__pem2_pcs_rst_n term from the reset controller.  Note that
          when PIPE3_RST is asserted, no Pipe clocks are generated to PEM3 and
          any RSL reads to the application side registers will time out.

      - name: PIPE2_RST
        bits: 2
        access: RO
        reset: 1
        typical: --
        description: |
          Reflects the current state of the pipe2_rst_n which includes
          the rst__pem2_pcs_rst_n term from the reset controller.  Note that
          when PIPE2_RST is asserted, no Pipe clocks are generated to PEM1 and
          any RSL reads to the application side registers will time out.

      - name: PIPE1_RST
        bits: 1
        access: RO
        reset: 1
        typical: --
        description: |
          Reflects the current state of the pipe1_rst_n which includes
          the rst__pem1_pcs_rst_n term from the reset controller.  Note that
          when PIPE1_RST is asserted, no Pipe clocks are generated to PEM1 and
          any RSL reads to the application side registers will time out.

      - name: PIPE0_RST
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: |
          Reflects the current state of the pipe0_rst_n which includes
          the rst__pem0_pcs_rst_n term from the reset controller.  Note that
          when PIPE0_RST is asserted, no Pipe clocks are generated to PEM0 and
          any RSL reads to the application side registers will time out.


  - name: GSER(0)_PCIE_PIPE_CRST
    title: GSER PCIE Pipe Reset Register
    address: 0x1180090080458 + a
    bus: RSL
    description: PCIE PIPE Cold Reset.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PIPE_CRST
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: PCIE PIPE Async Cold Reset Contol.


  - name: GSER(0)_PCIE_PIPE_PORT_SEL
    title: GSER PCIE Pipe Port Select Register
    address: 0x1180090080460 + a
    bus: RSL
    description: PCIE PIPE Enable Request.
    fields:
      - name: --
        bits: 63..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CFG_PEM1_DLM2
        bits: 2
        access: R/W
        reset: 0
        typical: --
        description: |
          The PIPE/PHY configuration for PEM1 when in 4-Pipe Mode.
          Used as status for determining which DLM PEM1 is tied to.
          This bit should not be set in Single Pipe or 2-Pipe Mode.
          0: PEM1 is tied to DLM1.  This is 3x1 PCIe mode when all 4 PIPES are enabled.
          1: PEM1 is tied to DLM2.  This is 2x1 PCIe mode with SATA

      - name: PIPE_PORT_SEL
        bits: 1..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          PIPE enable request.  Change only when phy_reset is asserted.
          00: Disables all PIPEs
          01: Single Pipe Mode. Enables PIPE0 only.
              This is 1x4 PCIe mode.
          10: 2-Pipe Mode.  Enables PIPEs 0 and 1.
              This is 2x2 PCIe mode or 1x2 PCIe mode with SATA.
          11: 4-Pipe Mode. Enables PIPEs 0, 1, 2, and 3.
              This is 2x1 PCIe mode with SATA or 3x1 PCIe mode.


  - name: GSER(0)_PCIE_PIPE_PORT_LOOPBK
    title: GSER PCIE Pipe Port Loopback Register
    address: 0x1180090080468 + a
    bus: RSL
    description: PCIE Tx-to-Rx Loopback Enable.
    fields:
      - name: --
        bits: 63..4
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PIPE3_LOOPBK
        bits: 3
        access: R/W
        reset: 0
        typical: --
        description: |
          When this signal is asserted, data from the PIPE3 transmit predriver
          is looped back to the receive slicers.  LOS is bypassed and based on
          the TxN_en input so that rxN_los !txN_data_en.

      - name: PIPE2_LOOPBK
        bits: 2
        access: R/W
        reset: 0
        typical: --
        description: |
          When this signal is asserted, data from the PIPE2 transmit predriver
          is looped back to the receive slicers.  LOS is bypassed and based on
          the TxN_en input so that rxN_los !txN_data_en.

      - name: PIPE1_LOOPBK
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: |
          When this signal is asserted, data from the PIPE1 transmit predriver
          is looped back to the receive slicers.  LOS is bypassed and based on
          the TxN_en input so that rxN_los !txN_data_en.

      - name: PIPE0_LOOPBK
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          When this signal is asserted, data from the PIPE0 transmit predriver
          is looped back to the receive slicers.  LOS is bypassed and based on
          the TxN_en input so that rxN_los !txN_data_en.


  - name: GSER(0)_PCIE_PIPE_COM_CLK
    title: GSER PCIE Pipe Common Clock Register
    address: 0x1180090080470 + a
    bus: RSL
    description: PCIE Select Common Clock Mode for Receive Data Path.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: COM_CLK
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          When both ends of a PCIe link share a common reference clock, the
          latency through the receiver's elasticity buffer can be shorter,
          because no frequency offset exists between the two ends of the link.
          Assert this control only if all physical lanes of the PHY are
          guaranteed to be connected to links that share a common reference
          clock.


  - name: GSER(0)_PCIE_PCS_CLK_REQ
    title: GSER PCIE Pipe PCS Clock Request
    address: 0x1180090080478 + a
    bus: RSL
    description: PCIE PIPE Clock Required
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CLK_REQ
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          When asserted, indicates that the external logic requires the PHY's
          PCLK to remain active, preventing the PIPE PCS from powering off
          that clock while in the P2 state.
          Note, the PCS hangs if this bit is asserted when a Fundamental Reset
          is issued to the PEM.


  - name: GSER(0)_PCIE_PIPE(0..3)_TXDEEMPH
    title: GSER PCIE Pipe Transmit Deemphsis Register
    address: 0x1180090080480 + a + b*0x8
    bus: RSL
    description: PCIE PIPE Transmitter De-emphasis.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PIPE_TXDEEMPH
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          Selects Transmitter De-emphasis.
          0: enabled (6 dB / 3.5 dB)
          1: No de-emphasis


  - name: GSER(0)_SATA_STATUS
    title: GSER SATA Status Register
    address: 0x1180090100200 + a
    bus: RSL
    description: SATA PHY Ready Status.
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: P1_RDY
        bits: 1
        access: RO
        reset: 0
        typical: --
        description: PHY Lane 1 is ready to send and receive data.

      - name: P0_RDY
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: PHY Lane 0 is ready to send and receive data.


  - name: GSER(0)_SATA_CFG
    title: GSER SATA Configuration Register
    address: 0x1180090100208 + a
    bus: RSL
    description: SATA Config Enable.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SATA_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: When set, DLM2 is configured for SATA (as opposed to PCIE).


  - name: GSER(0)_SATA_LANE_RST
    title: GSER SATA Lane Reset Register
    address: 0x1180090100210 + a
    bus: RSL
    description: Lane Reset Control.
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: L1_RST
        bits: 1
        access: R/W
        reset: 1
        typical: --
        description: Independent reset for Lane 1.

      - name: L0_RST
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: Independent reset for Lane 0.


  - name: GSER(0)_SATA_RX_INVERT
    title: GSER SATA Receive Invert Register
    address: 0x1180090100218 + a
    bus: RSL
    description: SATA Receive Polarity Inversion.
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_INVERT
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: |
          Instructs the PHY to perform a polarity inversion on the Lane 1
          received data.
          0: PHY does not performs polarity inversion
          1: PHY performs polarity inversion

      - name: RX0_INVERT
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          0: PHY does not performs polarity inversion
          1: PHY performs polarity inversion


  - name: GSER(0)_SATA_TX_INVERT
    title: GSER SATA Transmit Invert Register
    address: 0x1180090100220 + a
    bus: RSL
    description: SATA Transmit Polarity Inversion.
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_INVERT
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: |
          Instructs the PHY to perform a polarity inversion on the Lane 1
          transmitted data.
          0: PHY does not performs polarity inversion
          1: PHY performs polarity inversion

      - name: TX0_INVERT
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          Instructs the PHY to perform a polarity inversion on the Lane 0
          transmitted data.
          0: PHY does not performs polarity inversion
          1: PHY performs polarity inversion


  - name: GSER(0)_SATA_SSC_EN
    title: GSER SATA SSC Enable Register
    address: 0x1180090100228 + a
    bus: RSL
    description: SATA Spread Spectrum Disable.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SSC_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          Enables spread spectrum clock production (0.5% down-spread
          at ~31.5 KHz) in the SATA 6G PHY.  If the reference clock
          already has spread spectrum applied, this bit must stay
          deasserted.


  - name: GSER(0)_SATA_SSC_RANGE
    title: GSER SATA SSC Range Register
    address: 0x1180090100230 + a
    bus: RSL
    description: SATA Spread Spectrum Range.
    fields:
      - name: --
        bits: 63..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SSC_RANGE
        bits: 2..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Selects the range of spread spectrum modulation when SSC_EN is
          asserted and the PHY is spreading the high-speed transmit clocks.
          Applies a fixed offset to the accumulator.
          000: -4.980 ppm
          001: -4.492 ppm
          010: -4.003 ppm
          011: -2.000 ppm
          100:  4.980 ppm
          101:  4.492 ppm
          110:  4.003 ppm
          111:  2.000 ppm


  - name: GSER(0)_SATA_SSC_CLK_SEL
    title: GSER SATA SSC Clock Select Register
    address: 0x1180090100238 + a
    bus: RSL
    description: SATA Spread Spectrum Reference Clock Shifting.
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SSC_CLK_SEL
        bits: 8..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Enables non-standard oscillator frequencies to generate targeted
          MPLL output rates.  Input corresponds to frequency-synthesis
          coefficient.
          [8:6]: modulous - 1
          [5:0] = 2's compliment push amount.


  - name: GSER(0)_SATA_P0_TX_PREEMPH_GEN(1..3)
    title: GSER SATA Port Transmit Preemphsis Gen Register
    address: 0x1180090100400 + a + b*0x8
    bus: RSL
    description: SATA Lane 0 Tx Pre-emphasis at Gen 1,2 and 3 Speeds.
    fields:
      - name: --
        bits: 63..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_PREEMPH
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          This static value sets the Tx driver de-emphasis value in the
          case where the PHY is running at the Gen1, Gen2, and Gen3
          rates. Used for tuning at the board level for Rx eye compliance.


  - name: GSER(0)_SATA_P1_TX_PREEMPH_GEN(1..3)
    title: GSER SATA Port Transmit Preemphsis Gen Register
    address: 0x1180090100420 + a + b*0x8
    bus: RSL
    description: SATA Lane 0 Tx Pre-emphasis at Gen 1,2 and 3 Speeds.
    fields:
      - name: --
        bits: 63..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_PREEMPH
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          This static value sets the Tx driver de-emphasis value in the
          case where the PHY is running at the Gen1, Gen2, and Gen3
          rates. Used for tuning at the board level for Rx eye compliance.


  - name: GSER(0)_SATA_P0_TX_AMP_GEN(1..3)
    title: GSER SATA Port Transmit Amplitude Gen Register
    address: 0x1180090100480 + a + b*0x8
    bus: RSL
    description: SATA Lane 0 Tx Launch Amplitude at Gen 1,2 and 3 Speeds.
    fields:
      - name: --
        bits: 63..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_AMP_GEN
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          This status value sets the Tx driver launch amplitude in the
          case where the PHY is running at the Gen1, Gen2, and Gen3
          rates. Used for tuning at the board level for Rx eye compliance.


  - name: GSER(0)_SATA_P1_TX_AMP_GEN(1..3)
    title: GSER SATA Port Transmit Amplitude Gen Register
    address: 0x11800901004A0 + a + b*0x8
    bus: RSL
    description: SATA Lane 1 Tx Launch Amplitude at Gen 1,2 and 3 Speeds.
    fields:
      - name: --
        bits: 63..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_AMP_GEN
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          This status value sets the Tx driver launch amplitude in the
          case where the PHY is running at the Gen1, Gen2, and Gen3
          rates. Used for tuning at the board level for Rx eye compliance.


  - name: GSER(0)_SATA_REF_SSP_EN
    title: GSER SATA Ref SSP Enable Register
    address: 0x1180090100600 + a
    bus: RSL
    description: SATA Reference Clock Enable for the PHY.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: REF_SSP_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Reference Clock Enable for the PHY.


  - name: GSER(0)_PHY(0..2)_IDCODE_LO
    title: GSER PHY ID CODE LO Register
    address: 0x1180090400000 + a + b*0x80000
    bus: RSL
    description: PHY Version Low.
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: IDCODE_LO
        bits: 15..0
        access: RO
        reset: 0x74cd
        typical: --
        description: The PHY version low.


  - name: GSER(0)_PHY(0..2)_IDCODE_HI
    title: GSER PHY ID CODE HI Register
    address: 0x1180090400008 + a + b*0x80000
    bus: RSL
    description: PHY Version Hi.
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: IDCODE_HI
        bits: 15..0
        access: RO
        reset: 0x9223
        typical: --
        description: The PHY version high.


  - name: GSER(0)_PHY(0..2)_LANE0_TXDEBUG
    title: GSER PHY Lane N TX DEBUG Register
    address: 0x1180090408080 + a + b*0x80000
    bus: RSL
    description: PHY LANE0 TX DEBUG.
    fields:
      - name: --
        bits: 63..12
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RXDET_MEAS_TIME
        bits: 11..4
        access: R/W
        reset: 0x10
        typical: --
        description: Time to wait for rxdet measurement.

      - name: DETRX_ALWAYS
        bits: 3
        access: R/W
        reset: 0
        typical: --
        description: Always signals 1 for rx_detect ignoring analog.

      - name: DTB_SEL
        bits: 2..0
        access: R/W
        reset: 0x0
        typical: --
        description: Selects data to drive on the DTB.


  - name: GSER(0)_PHY(0..2)_LANE0_TX_LBERT_CTL
    title: GSER PHY Lane 0 TX BERT Control Register
    address: 0x11800904080A8 + a + b*0x80000
    bus: RSL
    description: PHY LANE0 TX LBERT Control.
    fields:
      - name: --
        bits: 63..15
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PAT0
        bits: 14..5
        access: R/W
        reset: 0x0
        typical: --
        description: |
          10-bit pattern for modes that use this field.  Ignored for
          other modes.

      - name: TRIG_ERR
        bits: 4
        access: R/W
        reset: 0
        typical: --
        description: |
          Single shot inversion of the LSB of the current symbol.
          Any write of 1 to this bit will insert an error.

      - name: MODE
        bits: 3..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Pattern to generate.  When changing modes, the field must be set to zero
          first.
          0: disabled
          1: lfsr31     X^31 + X^28 + 1
          2: lfsr23     X^23 + X^18 + 1
          3: lfsr15     X^15 + X^14 + 1
          4: lfsr7      X^7 + X^6 + 1
          5: Fixed word (PAT0)
          6: DC-balanced word (PAT0, ~PAT0)
          7: Word pattern (20-bit)
          15-8: Reserved.


  - name: GSER(0)_PHY(0..2)_LANE0_RX_LBERT_CTL
    title: GSER PHY Lane 0 RX LBERT Control Register
    address: 0x11800904080B0 + a + b*0x80000
    bus: RSL
    description: PHY LANE0 RX LBERT Control.
    fields:
      - name: --
        bits: 63..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SYNC
        bits: 4
        access: R/W
        reset: 0
        typical: --
        description: |
          Synchronizes pattern matcher with incoming data.  A write of a 1
          to this bit resets the error counter and starts a synchronization of
          the PM.  Once this bit is set, there is no need to write the field back
          to a zero.

      - name: MODE
        bits: 3..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Pattern to match.  When changing modes, the field must be set to zero
          first.  This field should match what was configured for the TX LBERT
          Control register.
          0: disabled
          1: lfsr31     X^31 + X^28 + 1
          2: lfsr23     X^23 + X^18 + 1
          3: lfsr15     X^15 + X^14 + 1
          4: lfsr7      X^7 + X^6 + 1
          5: d[n] = d[n-10]
          6: d[n] = !d[n-10]
          7: d[n] = !d[n-20]
          15-8: Reserved.


  - name: GSER(0)_PHY(0..2)_LANE0_RX_LBERT_ERR
    title: GSER PHY Lane 0 RX LBERT Error Register
    address: 0x11800904080B8 + a + b*0x80000
    bus: RSL
    description: |
      PHY LANE0 RX LBERT Error.
      A read of this register, or a SYNC from the RX LBERT Control register
      resets the error count.  If all bits in this regisert are set, the
      error counter has saturated.
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: OV14
        bits: 15
        access: R/W
        reset: 0
        typical: --
        description: If this bit is set, and COUNT[15] is also set, signals a overflow of counter.

      - name: COUNT
        bits: 14..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Current error count if OV14 field is active, then multiply count
          by 128 to get the actual count.


  - name: GSER(0)_PHY(0..2)_LANE1_TXDEBUG
    title: GSER PHY Lane N TX DEBUG Register
    address: 0x1180090408880 + a + b*0x80000
    bus: RSL
    description: PHY LANE1 TX DEBUG.
    fields:
      - name: --
        bits: 63..12
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RXDET_MEAS_TIME
        bits: 11..4
        access: R/W
        reset: 0x10
        typical: --
        description: Time to wait for rxdet measurement.

      - name: DETRX_ALWAYS
        bits: 3
        access: R/W
        reset: 0
        typical: --
        description: Always signals 1 for rx_detect ignoring analog.

      - name: DTB_SEL
        bits: 2..0
        access: R/W
        reset: 0x0
        typical: --
        description: Selects data to drive on the DTB.


  - name: GSER(0)_PHY(0..2)_LANE1_TX_LBERT_CTL
    title: GSER PHY Lane 1 TX BERT Control Register
    address: 0x11800904088A8 + a + b*0x80000
    bus: RSL
    description: PHY LANE1 RX LBERT Control.
    fields:
      - name: --
        bits: 63..15
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PAT0
        bits: 14..5
        access: R/W
        reset: 0x0
        typical: --
        description: |
          10-bit pattern for modes that use this field.  Ignored for
          other modes.

      - name: TRIG_ERR
        bits: 4
        access: R/W
        reset: 0
        typical: --
        description: |
          Single shot inversion of the LSB of the current symbol.
          Any write of 1 to this bit will insert an error.

      - name: MODE
        bits: 3..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Pattern to generate.  When changing modes, the field must be set to zero
          first.
          0: disabled
          1: lfsr31     X^31 + X^28 + 1
          2: lfsr23     X^23 + X^18 + 1
          3: lfsr15     X^15 + X^14 + 1
          4: lfsr7      X^7 + X^6 + 1
          5: Fixed word (PAT0)
          6: DC-balanced word (PAT0, ~PAT0)
          7: Word pattern (20-bit)
          15-8: Reserved.


  - name: GSER(0)_PHY(0..2)_LANE1_RX_LBERT_CTL
    title: GSER PHY Lane 1 RX LBERT Control Register
    address: 0x11800904088B0 + a + b*0x80000
    bus: RSL
    description: PHY LANE1 TX LBERT Control.
    fields:
      - name: --
        bits: 63..4
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SYNC
        bits: 3
        access: R/W
        reset: 0
        typical: --
        description: |
          Synchronizes pattern matcher with incoming data.  A write of a 1
          to this bit resets the error counter and starts a synchronization of
          the PM.  Once this bit is set, there is no need to write the field back
          to a zero.

      - name: MODE
        bits: 2..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Pattern to match.  When changing modes, the field must be set to zero
          first.  This field should match what was configured for the TX LBERT
          Control register.
          0: disabled
          1: lfsr31     X^31 + X^28 + 1
          2: lfsr23     X^23 + X^18 + 1
          3: lfsr15     X^15 + X^14 + 1
          4: lfsr7      X^7 + X^6 + 1
          5: d[n] = d[n-10]
          6: d[n] = !d[n-10]
          7: d[n] = !d[n-20]


  - name: GSER(0)_PHY(0..2)_LANE1_RX_LBERT_ERR
    title: GSER PHY Lane 0 RX LBERT Error Register
    address: 0x11800904088B8 + a + b*0x80000
    bus: RSL
    description: |
      PHY LANE1 RX LBERT Error.
      A read of this register, or a SYNC from the RX LBERT Control register
      resets the error count.  If all bits in this regisert are set, the
      error counter has saturated.
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: OV14
        bits: 15
        access: R/W
        reset: 0
        typical: --
        description: If this bit is set, and COUNT[15] is also set, signals a overflow of counter.

      - name: COUNT
        bits: 14..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Current error count if OV14 field is active, then multiply count
          by 128 to get the actual count.



