// Seed: 1938867678
module module_0 (
    input logic id_0,
    output logic id_1
    , id_10,
    input id_2,
    input logic id_3,
    input logic id_4,
    output reg id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output logic id_9
);
  always @(posedge 1 or negedge 1 - id_2) begin : id_11
    id_5 <= 1;
  end
endmodule
