// Seed: 2541115969
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_12;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd77,
    parameter id_4 = 32'd99,
    parameter id_6 = 32'd57,
    parameter id_7 = 32'd66
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  inout logic [7:0] id_5;
  inout wire _id_4;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3
  );
  inout wire id_3;
  output wire _id_2;
  inout wire id_1;
  wire [-1 : ""] _id_7;
  assign id_5[id_4] = 1;
  wire [id_7 : id_7  +  1] id_8;
  logic [id_6 : 1  -  id_2] id_9 = (id_6 * 1);
  wire id_10;
endmodule
