

================================================================
== Vitis HLS Report for 'Loop_loop0_proc'
================================================================
* Date:           Fri Oct  4 14:45:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   204335|   204335|  0.680 ms|  0.680 ms|  204335|  204335|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                      |                                            |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_Loop_loop0_proc_Pipeline_loop0_loop1_loop2_fu_18  |Loop_loop0_proc_Pipeline_loop0_loop1_loop2  |   103974|   103974|  0.346 ms|  0.346 ms|  103974|  103974|       no|
        |grp_Loop_loop0_proc_Pipeline_loop3_loop4_loop5_fu_24  |Loop_loop0_proc_Pipeline_loop3_loop4_loop5  |   100358|   100358|  0.334 ms|  0.334 ms|  100358|  100358|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      377|      785|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       91|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      384|      878|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_Loop_loop0_proc_Pipeline_loop0_loop1_loop2_fu_18  |Loop_loop0_proc_Pipeline_loop0_loop1_loop2  |        0|   1|  155|  335|    0|
    |grp_Loop_loop0_proc_Pipeline_loop3_loop4_loop5_fu_24  |Loop_loop0_proc_Pipeline_loop3_loop4_loop5  |        0|   1|  222|  450|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                 |                                            |        0|   2|  377|  785|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  26|          5|    1|          5|
    |ap_done      |   9|          2|    1|          2|
    |v4_address0  |  14|          3|   17|         51|
    |v4_ce0       |  14|          3|    1|          3|
    |v4_d0        |  14|          3|   32|         96|
    |v4_we0       |  14|          3|    1|          3|
    +-------------+----+-----------+-----+-----------+
    |Total        |  91|         19|   53|        160|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                          |  4|   0|    4|          0|
    |ap_done_reg                                                        |  1|   0|    1|          0|
    |grp_Loop_loop0_proc_Pipeline_loop0_loop1_loop2_fu_18_ap_start_reg  |  1|   0|    1|          0|
    |grp_Loop_loop0_proc_Pipeline_loop3_loop4_loop5_fu_24_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              |  7|   0|    7|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|v4_address0  |  out|   17|   ap_memory|               v4|         array|
|v4_ce0       |  out|    1|   ap_memory|               v4|         array|
|v4_we0       |  out|    1|   ap_memory|               v4|         array|
|v4_d0        |  out|   32|   ap_memory|               v4|         array|
|v0_address0  |  out|   17|   ap_memory|               v0|         array|
|v0_ce0       |  out|    1|   ap_memory|               v0|         array|
|v0_q0        |   in|   32|   ap_memory|               v0|         array|
+-------------+-----+-----+------------+-----------------+--------------+

