

================================================================
== Vitis HLS Report for 'dct_1d'
================================================================
* Date:           Sat Mar 11 11:25:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dct_prj
* Solution:       DATAFLOW (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.692 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read727 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 7 'read' 'p_read727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read626 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 8 'read' 'p_read626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read525 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 9 'read' 'p_read525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read424 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 10 'read' 'p_read424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read323 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 11 'read' 'p_read323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read222 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 12 'read' 'p_read222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read121 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 13 'read' 'p_read121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_64 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 14 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln32_9 = sext i16 %p_read121" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 15 'sext' 'sext_ln32_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_1 = mul i29 %sext_ln32_9, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 16 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln32_12 = sext i16 %p_read222" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 17 'sext' 'sext_ln32_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_5 = mul i29 %sext_ln32_12, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 18 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln32_14 = sext i16 %p_read323" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 19 'sext' 'sext_ln32_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_8 = mul i29 %sext_ln32_14, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 20 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_11 = mul i29 %sext_ln32_14, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 21 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i16 %p_read_64" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 22 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %p_read_64, i13 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i16 %p_read121" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 24 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i16 %p_read222" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 25 'sext' 'sext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln32_3 = sext i16 %p_read323" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 26 'sext' 'sext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %p_read424" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 27 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i16 %p_read424" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 28 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln32_4 = sext i16 %p_read525" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 29 'sext' 'sext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln32_5 = sext i16 %p_read525" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 30 'sext' 'sext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i16 %p_read626" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 31 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln32_7 = sext i16 %p_read727" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 32 'sext' 'sext_ln32_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %p_read727, i13 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%empty = add i16 %p_read222, i16 %p_read121" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 34 'add' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i16 %p_read525, i16 %p_read626" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 35 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp1019 = add i16 %tmp2, i16 %empty" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 36 'add' 'tmp1019' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp1019, i13 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 37 'bitconcatenate' 'tmp4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = or i29 %tmp, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 38 'or' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.78ns)   --->   "%tmp6517 = add i16 %p_read424, i16 %p_read323" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 39 'add' 'tmp6517' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp6517, i13 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 40 'bitconcatenate' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32 = add i29 %tmp_4, i29 %shl_ln" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 41 'add' 'add_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_5 = add i29 %add_ln32, i29 %tmp5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 42 'add' 'tmp_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.86ns)   --->   "%add_ln34 = add i29 %tmp_5, i29 %tmp4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 43 'add' 'add_ln34' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_1 = mul i29 %sext_ln32_9, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 45 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (1.69ns) (grouped into DSP with root node add_ln34_8)   --->   "%tmp12 = sub i17 %sext_ln32_3, i17 %sext_ln22_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 46 'sub' 'tmp12' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into DSP with root node add_ln34_8)   --->   "%tmp12_cast = sext i17 %tmp12" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 47 'sext' 'tmp12_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_8)   --->   "%tmp13 = mul i29 %tmp12_cast, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 48 'mul' 'tmp13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%tmp15 = sub i17 %sext_ln32_2, i17 %sext_ln32_5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 49 'sub' 'tmp15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp15_cast15 = sext i17 %tmp15" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 50 'sext' 'tmp15_cast15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln32 = mul i29 %tmp15_cast15, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 51 'mul' 'mul_ln32' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%tmp19 = sub i17 %sext_ln32_1, i17 %sext_ln32_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 52 'sub' 'tmp19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i17 %tmp19" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 53 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.79ns)   --->   "%tmp20 = sub i18 %tmp19_cast, i18 %sext_ln32_4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 54 'sub' 'tmp20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%tmp25 = sub i17 %sext_ln32, i17 %sext_ln32_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 55 'sub' 'tmp25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp25_cast = sext i17 %tmp25" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 56 'sext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp26 = sub i18 %tmp25_cast, i18 %sext_ln22" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 57 'sub' 'tmp26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp27 = add i18 %tmp26, i18 %sext_ln32_7" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 58 'add' 'tmp27' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp27_cast = sext i18 %tmp27" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 59 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_13)   --->   "%mul_ln32_1 = mul i29 %tmp27_cast, i29 10703" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 60 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_5 = mul i29 %sext_ln32_12, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 61 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln32_13 = sext i16 %p_read525" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 62 'sext' 'sext_ln32_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_6 = mul i29 %sext_ln32_13, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 63 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (1.69ns) (grouped into DSP with root node add_ln34_14)   --->   "%tmp30 = sub i17 %sext_ln22_1, i17 %sext_ln32_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 64 'sub' 'tmp30' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into DSP with root node add_ln34_14)   --->   "%tmp30_cast = sext i17 %tmp30" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 65 'sext' 'tmp30_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_14)   --->   "%tmp31 = mul i29 %tmp30_cast, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 66 'mul' 'tmp31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.78ns)   --->   "%tmp33 = sub i17 %sext_ln22_2, i17 %sext_ln32_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 67 'sub' 'tmp33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.78ns)   --->   "%tmp35 = add i17 %sext_ln22_2, i17 %sext_ln32_5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 68 'add' 'tmp35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp35_cast = sext i17 %tmp35" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 69 'sext' 'tmp35_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty_29 = trunc i17 %tmp35" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 70 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %empty_29, i13 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 71 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.86ns)   --->   "%tmp36 = sub i29 %tmp35_cast, i29 %p_shl1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 72 'sub' 'tmp36' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %empty, i13 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 73 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_6 = sub i29 %tmp36, i29 %p_shl" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 74 'sub' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln34_4 = add i29 %tmp_6, i29 %tmp_5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 75 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_4, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 76 'partselect' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_8 = mul i29 %sext_ln32_14, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 77 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln32_15 = sext i16 %p_read424" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 78 'sext' 'sext_ln32_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_19)   --->   "%mul_ln22_9 = mul i29 %sext_ln32_15, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 79 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [4/4] (0.53ns) (root node of the DSP)   --->   "%tmp41 = mul i29 %tmp15_cast15, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 80 'mul' 'tmp41' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.78ns)   --->   "%tmp47 = sub i17 %sext_ln32_2, i17 %sext_ln32_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 81 'sub' 'tmp47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp47_cast = sext i17 %tmp47" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 82 'sext' 'tmp47_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.79ns)   --->   "%tmp48 = add i18 %tmp47_cast, i18 %sext_ln32_4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 83 'add' 'tmp48' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_24)   --->   "%mul_ln32_5 = mul i29 %tmp27_cast, i29 4433" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 84 'mul' 'mul_ln32_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_11 = mul i29 %sext_ln32_14, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 85 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_25)   --->   "%mul_ln22_12 = mul i29 %sext_ln32_15, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 86 'mul' 'mul_ln22_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_13 = mul i29 %sext_ln32_13, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 87 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln22_3 = sext i16 %p_read626" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 88 'sext' 'sext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln32_6 = sext i16 %p_read727" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 89 'sext' 'sext_ln32_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln32_8 = sext i16 %p_read_64" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 90 'sext' 'sext_ln32_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_9)   --->   "%mul_ln22 = mul i29 %sext_ln32_8, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 91 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_1 = mul i29 %sext_ln32_9, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 92 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln32_10 = sext i16 %p_read626" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 93 'sext' 'sext_ln32_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_10)   --->   "%mul_ln22_2 = mul i29 %sext_ln32_10, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 94 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln32_11 = sext i16 %p_read727" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 95 'sext' 'sext_ln32_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_11)   --->   "%mul_ln22_3 = mul i29 %sext_ln32_11, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 96 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_8)   --->   "%tmp13 = mul i29 %tmp12_cast, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 97 'mul' 'tmp13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln32 = mul i29 %tmp15_cast15, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 98 'mul' 'mul_ln32' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (1.69ns) (grouped into DSP with root node add_ln34_2)   --->   "%tmp21 = add i18 %tmp20, i18 %sext_ln22_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 99 'add' 'tmp21' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into DSP with root node add_ln34_2)   --->   "%tmp21_cast = sext i18 %tmp21" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 100 'sext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_2)   --->   "%tmp22 = mul i29 %tmp21_cast, i29 4433" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 101 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_13)   --->   "%mul_ln32_1 = mul i29 %tmp27_cast, i29 10703" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 102 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_15)   --->   "%mul_ln22_4 = mul i29 %sext_ln32_8, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 103 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_5 = mul i29 %sext_ln32_12, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 104 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_6 = mul i29 %sext_ln32_13, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 105 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_17)   --->   "%mul_ln22_7 = mul i29 %sext_ln32_11, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 106 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_14)   --->   "%tmp31 = mul i29 %tmp30_cast, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 107 'mul' 'tmp31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp33_cast17 = sext i17 %tmp33" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 108 'sext' 'tmp33_cast17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_16)   --->   "%mul_ln32_2 = mul i29 %tmp33_cast17, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 109 'mul' 'mul_ln32_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_20)   --->   "%mul_ln32_3 = mul i29 %sext_ln32_9, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 110 'mul' 'mul_ln32_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_8 = mul i29 %sext_ln32_14, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 111 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_19)   --->   "%mul_ln22_9 = mul i29 %sext_ln32_15, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 112 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_21)   --->   "%mul_ln22_10 = mul i29 %sext_ln32_10, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 113 'mul' 'mul_ln22_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [3/4] (0.53ns) (root node of the DSP)   --->   "%tmp41 = mul i29 %tmp15_cast15, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 114 'mul' 'tmp41' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (0.78ns)   --->   "%tmp43 = sub i17 %sext_ln32, i17 %sext_ln32_6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 115 'sub' 'tmp43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln32_16 = sext i17 %tmp43" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 116 'sext' 'sext_ln32_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_22)   --->   "%mul_ln32_4 = mul i29 %sext_ln32_16, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 117 'mul' 'mul_ln32_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 118 [1/1] (1.69ns) (grouped into DSP with root node add_ln34_6)   --->   "%tmp49 = sub i18 %tmp48, i18 %sext_ln22_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 118 'sub' 'tmp49' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into DSP with root node add_ln34_6)   --->   "%tmp49_cast = sext i18 %tmp49" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 119 'sext' 'tmp49_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_6)   --->   "%tmp50 = mul i29 %tmp49_cast, i29 10703" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 120 'mul' 'tmp50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_24)   --->   "%mul_ln32_5 = mul i29 %tmp27_cast, i29 4433" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 121 'mul' 'mul_ln32_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_26)   --->   "%mul_ln32_6 = mul i29 %sext_ln32_12, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 122 'mul' 'mul_ln32_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_11 = mul i29 %sext_ln32_14, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 123 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_25)   --->   "%mul_ln22_12 = mul i29 %sext_ln32_15, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 124 'mul' 'mul_ln22_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_13 = mul i29 %sext_ln32_13, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 125 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_27)   --->   "%tmp59 = mul i29 %tmp33_cast17, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 126 'mul' 'tmp59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_28)   --->   "%mul_ln32_7 = mul i29 %sext_ln32_16, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 127 'mul' 'mul_ln32_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 128 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_9)   --->   "%mul_ln22 = mul i29 %sext_ln32_8, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 128 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22_1 = mul i29 %sext_ln32_9, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 129 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_10)   --->   "%mul_ln22_2 = mul i29 %sext_ln32_10, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 130 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_11)   --->   "%mul_ln22_3 = mul i29 %sext_ln32_11, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 131 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_8)   --->   "%tmp13 = mul i29 %tmp12_cast, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 132 'mul' 'tmp13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln32 = mul i29 %tmp15_cast15, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 133 'mul' 'mul_ln32' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_8 = add i29 %mul_ln22_1, i29 %tmp13" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 134 'add' 'add_ln34_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_2)   --->   "%tmp22 = mul i29 %tmp21_cast, i29 4433" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 135 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_13)   --->   "%mul_ln32_1 = mul i29 %tmp27_cast, i29 10703" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 136 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_13 = add i29 %mul_ln32_1, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 137 'add' 'add_ln34_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_15)   --->   "%mul_ln22_4 = mul i29 %sext_ln32_8, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 138 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 139 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22_5 = mul i29 %sext_ln32_12, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 139 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_6 = mul i29 %sext_ln32_13, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 140 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_17)   --->   "%mul_ln22_7 = mul i29 %sext_ln32_11, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 141 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_14)   --->   "%tmp31 = mul i29 %tmp30_cast, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 142 'mul' 'tmp31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_16)   --->   "%mul_ln32_2 = mul i29 %tmp33_cast17, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 143 'mul' 'mul_ln32_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_14 = add i29 %mul_ln22_5, i29 %tmp31" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 144 'add' 'add_ln34_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_20)   --->   "%mul_ln32_3 = mul i29 %sext_ln32_9, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 145 'mul' 'mul_ln32_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22_8 = mul i29 %sext_ln32_14, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 146 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_19)   --->   "%mul_ln22_9 = mul i29 %sext_ln32_15, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 147 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_21)   --->   "%mul_ln22_10 = mul i29 %sext_ln32_10, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 148 'mul' 'mul_ln22_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [2/4] (0.53ns) (root node of the DSP)   --->   "%tmp41 = mul i29 %tmp15_cast15, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 149 'mul' 'tmp41' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_22)   --->   "%mul_ln32_4 = mul i29 %sext_ln32_16, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 150 'mul' 'mul_ln32_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_19 = add i29 %mul_ln22_8, i29 %mul_ln22_9" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 151 'add' 'add_ln34_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_6)   --->   "%tmp50 = mul i29 %tmp49_cast, i29 10703" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 152 'mul' 'tmp50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_24)   --->   "%mul_ln32_5 = mul i29 %tmp27_cast, i29 4433" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 153 'mul' 'mul_ln32_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_24 = add i29 %mul_ln32_5, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 154 'add' 'add_ln34_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_26)   --->   "%mul_ln32_6 = mul i29 %sext_ln32_12, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 155 'mul' 'mul_ln32_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 156 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22_11 = mul i29 %sext_ln32_14, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 156 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_25)   --->   "%mul_ln22_12 = mul i29 %sext_ln32_15, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 157 'mul' 'mul_ln22_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_13 = mul i29 %sext_ln32_13, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 158 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 159 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_27)   --->   "%tmp59 = mul i29 %tmp33_cast17, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 159 'mul' 'tmp59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_28)   --->   "%mul_ln32_7 = mul i29 %sext_ln32_16, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 160 'mul' 'mul_ln32_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_25 = add i29 %mul_ln22_11, i29 %mul_ln22_12" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 161 'add' 'add_ln34_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 162 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_9)   --->   "%mul_ln22 = mul i29 %sext_ln32_8, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 162 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_10)   --->   "%mul_ln22_2 = mul i29 %sext_ln32_10, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 163 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_11)   --->   "%mul_ln22_3 = mul i29 %sext_ln32_11, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 164 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln32 = mul i29 %tmp15_cast15, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 165 'mul' 'mul_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_8 = add i29 %mul_ln22_1, i29 %tmp13" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 166 'add' 'add_ln34_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_9 = add i29 %add_ln34_8, i29 %mul_ln22" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 167 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_10 = add i29 %mul_ln32, i29 %mul_ln22_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 168 'add' 'add_ln34_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_11 = add i29 %mul_ln22_3, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 169 'add' 'add_ln34_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 170 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_2)   --->   "%tmp22 = mul i29 %tmp21_cast, i29 4433" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 170 'mul' 'tmp22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_13 = add i29 %mul_ln32_1, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 171 'add' 'add_ln34_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_2 = add i29 %add_ln34_13, i29 %tmp22" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 172 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 173 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_15)   --->   "%mul_ln22_4 = mul i29 %sext_ln32_8, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 173 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 174 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22_6 = mul i29 %sext_ln32_13, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 174 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_17)   --->   "%mul_ln22_7 = mul i29 %sext_ln32_11, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 175 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_16)   --->   "%mul_ln32_2 = mul i29 %tmp33_cast17, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 176 'mul' 'mul_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 177 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_14 = add i29 %mul_ln22_5, i29 %tmp31" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 177 'add' 'add_ln34_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_15 = add i29 %add_ln34_14, i29 %mul_ln22_4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 178 'add' 'add_ln34_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_16 = add i29 %mul_ln22_6, i29 %mul_ln32_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 179 'add' 'add_ln34_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_17 = add i29 %mul_ln22_7, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 180 'add' 'add_ln34_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_20)   --->   "%mul_ln32_3 = mul i29 %sext_ln32_9, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 181 'mul' 'mul_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_21)   --->   "%mul_ln22_10 = mul i29 %sext_ln32_10, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 182 'mul' 'mul_ln22_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp41 = mul i29 %tmp15_cast15, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 183 'mul' 'tmp41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_22)   --->   "%mul_ln32_4 = mul i29 %sext_ln32_16, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 184 'mul' 'mul_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_19 = add i29 %mul_ln22_8, i29 %mul_ln22_9" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 185 'add' 'add_ln34_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 186 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_20 = add i29 %add_ln34_19, i29 %mul_ln32_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 186 'add' 'add_ln34_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_21 = add i29 %tmp41, i29 %mul_ln22_10" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 187 'add' 'add_ln34_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 188 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_22 = add i29 %mul_ln32_4, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 188 'add' 'add_ln34_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_6)   --->   "%tmp50 = mul i29 %tmp49_cast, i29 10703" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 189 'mul' 'tmp50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_24 = add i29 %mul_ln32_5, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 190 'add' 'add_ln34_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_6 = add i29 %add_ln34_24, i29 %tmp50" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 191 'add' 'add_ln34_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_26)   --->   "%mul_ln32_6 = mul i29 %sext_ln32_12, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 192 'mul' 'mul_ln32_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22_13 = mul i29 %sext_ln32_13, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 193 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_27)   --->   "%tmp59 = mul i29 %tmp33_cast17, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 194 'mul' 'tmp59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_28)   --->   "%mul_ln32_7 = mul i29 %sext_ln32_16, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 195 'mul' 'mul_ln32_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_25 = add i29 %mul_ln22_11, i29 %mul_ln22_12" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 196 'add' 'add_ln34_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_26 = add i29 %add_ln34_25, i29 %mul_ln32_6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 197 'add' 'add_ln34_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 198 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_27 = add i29 %mul_ln22_13, i29 %tmp59" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 198 'add' 'add_ln34_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_28 = add i29 %mul_ln32_7, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 199 'add' 'add_ln34_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.36>
ST_6 : Operation 200 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_9 = add i29 %add_ln34_8, i29 %mul_ln22" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 200 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 201 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_10 = add i29 %mul_ln32, i29 %mul_ln22_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 201 'add' 'add_ln34_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 202 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_11 = add i29 %mul_ln22_3, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 202 'add' 'add_ln34_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_12 = add i29 %add_ln34_11, i29 %add_ln34_10" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 203 'add' 'add_ln34_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln34_1 = add i29 %add_ln34_12, i29 %add_ln34_9" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 204 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_1, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 205 'partselect' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_2 = add i29 %add_ln34_13, i29 %tmp22" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 206 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_2, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 207 'partselect' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_15 = add i29 %add_ln34_14, i29 %mul_ln22_4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 208 'add' 'add_ln34_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 209 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_16 = add i29 %mul_ln22_6, i29 %mul_ln32_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 209 'add' 'add_ln34_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_17 = add i29 %mul_ln22_7, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 210 'add' 'add_ln34_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_18 = add i29 %add_ln34_17, i29 %add_ln34_16" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 211 'add' 'add_ln34_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 212 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln34_3 = add i29 %add_ln34_18, i29 %add_ln34_15" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 212 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_3, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 213 'partselect' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_20 = add i29 %add_ln34_19, i29 %mul_ln32_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 214 'add' 'add_ln34_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 215 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_21 = add i29 %tmp41, i29 %mul_ln22_10" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 215 'add' 'add_ln34_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_22 = add i29 %mul_ln32_4, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 216 'add' 'add_ln34_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_23 = add i29 %add_ln34_22, i29 %add_ln34_21" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 217 'add' 'add_ln34_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln34_5 = add i29 %add_ln34_23, i29 %add_ln34_20" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 218 'add' 'add_ln34_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_5, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 219 'partselect' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_6 = add i29 %add_ln34_24, i29 %tmp50" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 220 'add' 'add_ln34_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_6, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 221 'partselect' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_26 = add i29 %add_ln34_25, i29 %mul_ln32_6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 222 'add' 'add_ln34_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 223 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_27 = add i29 %mul_ln22_13, i29 %tmp59" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 223 'add' 'add_ln34_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 224 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_28 = add i29 %mul_ln32_7, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 224 'add' 'add_ln34_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_29 = add i29 %add_ln34_28, i29 %add_ln34_27" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 225 'add' 'add_ln34_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 226 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln34_7 = add i29 %add_ln34_29, i29 %add_ln34_26" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 226 'add' 'add_ln34_7' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_7, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 227 'partselect' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i16 %trunc_ln" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 228 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i16 %trunc_ln34_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 229 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i16 %trunc_ln34_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 230 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i16 %trunc_ln34_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 231 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i16 %trunc_ln34_4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 232 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i16 %trunc_ln34_5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 233 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i16 %trunc_ln34_6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 234 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i16 %trunc_ln34_7" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 235 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%ret_ln36 = ret i128 %mrv_7" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 236 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.535ns
The critical path consists of the following:
	wire read operation ('p_read121', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32) on port 'p_read1' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32) [15]  (0 ns)
	'mul' operation of DSP[45] ('mul_ln22_1', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22) [45]  (0.535 ns)

 <State 2>: 2.69ns
The critical path consists of the following:
	'sub' operation of DSP[56] ('tmp12', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32) [50]  (1.7 ns)
	'mul' operation of DSP[56] ('tmp13', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32) [52]  (0.996 ns)

 <State 3>: 2.69ns
The critical path consists of the following:
	'add' operation of DSP[76] ('tmp21', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32) [66]  (1.7 ns)
	'mul' operation of DSP[76] ('tmp22', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32) [68]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('mul_ln22', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22) [43]  (0.996 ns)

 <State 5>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[56] ('add_ln34_8', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34) [56]  (0.645 ns)
	'add' operation of DSP[57] ('add_ln34_9', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34) [57]  (0.645 ns)

 <State 6>: 1.37ns
The critical path consists of the following:
	'add' operation of DSP[57] ('add_ln34_9', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34) [57]  (0.645 ns)
	'add' operation ('add_ln34_1', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34) [61]  (0.721 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
