
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-DD7N7QM

Implementation : synthesis

# Written on Sat Jan  6 16:16:41 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "E:\MPFS_Projects\Kyber_HW\designer\MPFS_ICICLE_KIT_BASE_DESIGN\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                    Requested     Requested     Clock                              Clock                     Clock
Level     Clock                                                                    Frequency     Period        Type                               Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK_50MHz                                                            50.0 MHz      20.000        declared                           default_clkgroup          1    
1 .         CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     165.0 MHz     6.061         generated (from REF_CLK_50MHz)     FIC0_clks                 4026 
                                                                                                                                                                                 
0 -       System                                                                   100.0 MHz     10.000        system                             system_clkgroup           0    
                                                                                                                                                                                 
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock          100.0 MHz     10.000        inferred                           Inferred_clkgroup_0_3     1    
                                                                                                                                                                                 
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_8_inferred_clock          100.0 MHz     10.000        inferred                           Inferred_clkgroup_0_2     1    
                                                                                                                                                                                 
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_12_inferred_clock         100.0 MHz     10.000        inferred                           Inferred_clkgroup_0_1     1    
=================================================================================================================================================================================


Clock Load Summary
******************

                                                                       Clock     Source                                                                      Clock Pin                                                                   Non-clock Pin     Non-clock Pin                                                       
Clock                                                                  Load      Pin                                                                         Seq Example                                                                 Seq Example       Comb Example                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK_50MHz                                                          1         REF_CLK_50MHz(port)                                                         CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0.REF_CLK_0     -                 CLOCKS_AND_RESETS_inst_0.CLKINT_REF_CLK_50MHz.I(BUFG)               
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     4026      CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)     MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS.FIC_0_ACLK                            -                 CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.clkint_0.I(BUFG) 
                                                                                                                                                                                                                                                                                                                               
System                                                                 0         -                                                                           -                                                                           -                 -                                                                   
                                                                                                                                                                                                                                                                                                                               
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock        1         CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)     MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS.FIC_1_ACLK                            -                 CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.clkint_4.I(BUFG) 
                                                                                                                                                                                                                                                                                                                               
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_8_inferred_clock        1         CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0.OUT2(PLL)     MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS.FIC_2_ACLK                            -                 CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.clkint_8.I(BUFG) 
                                                                                                                                                                                                                                                                                                                               
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_12_inferred_clock       1         CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0.OUT3(PLL)     MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS.FIC_3_PCLK                            -                 CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.clkint_12.I(BUFG)
===============================================================================================================================================================================================================================================================================================================================
