var g_data = {"8":{"st":"inst","pa":0,"n":"/top/DUV_IF","l":"SystemVerilog","sn":13,"du":{"n":"work.ram_if","s":1,"b":1},"bc":[{"n":"top","s":7,"b":1},{"n":"DUV_IF","s":8,"z":1}],"loc":{"cp":43.54,"data":{"t":[310,135,1]}}},"10":{"st":"inst","pa":0,"n":"/top/RAM/wr_add_dec","l":"Verilog","sn":14,"du":{"n":"work.mem_dec","s":5,"b":1},"bc":[{"n":"top","s":7,"b":1},{"n":"RAM","s":9,"b":1},{"n":"wr_add_dec","s":10,"z":1}],"loc":{"cp":90.00,"data":{"b":[5,4,1],"t":[12,12,1]}}},"11":{"st":"inst","pa":0,"n":"/top/RAM/rd_add_dec","l":"Verilog","sn":14,"du":{"n":"work.mem_dec","s":5,"b":1},"bc":[{"n":"top","s":7,"b":1},{"n":"RAM","s":9,"b":1},{"n":"rd_add_dec","s":11,"z":1}],"loc":{"cp":90.00,"data":{"b":[5,4,1],"t":[12,12,1]}}},"12":{"st":"inst","pa":0,"n":"/top/RAM/DM_0","l":"Verilog","sn":14,"du":{"n":"work.dual_mem","s":6,"b":1},"bc":[{"n":"top","s":7,"b":1},{"n":"RAM","s":9,"b":1},{"n":"DM_0","s":12,"z":1}],"loc":{"cp":70.91,"data":{"b":[8,8,1],"t":[306,128,1]}}},"13":{"st":"inst","pa":0,"n":"/top/RAM/DM_1","l":"Verilog","sn":14,"du":{"n":"work.dual_mem","s":6,"b":1},"bc":[{"n":"top","s":7,"b":1},{"n":"RAM","s":9,"b":1},{"n":"DM_1","s":13,"z":1}],"loc":{"cp":71.40,"data":{"b":[8,8,1],"t":[306,131,1]}}},"14":{"st":"inst","pa":0,"n":"/top/RAM/DM_2","l":"Verilog","sn":14,"du":{"n":"work.dual_mem","s":6,"b":1},"bc":[{"n":"top","s":7,"b":1},{"n":"RAM","s":9,"b":1},{"n":"DM_2","s":14,"z":1}],"loc":{"cp":70.91,"data":{"b":[8,8,1],"t":[306,128,1]}}},"15":{"st":"inst","pa":0,"n":"/top/RAM/DM_3","l":"Verilog","sn":14,"du":{"n":"work.dual_mem","s":6,"b":1},"bc":[{"n":"top","s":7,"b":1},{"n":"RAM","s":9,"b":1},{"n":"DM_3","s":15,"z":1}],"loc":{"cp":70.91,"data":{"b":[8,8,1],"t":[306,128,1]}}},"9":{"st":"inst","pa":0,"n":"/top/RAM","l":"Verilog","sn":13,"du":{"n":"work.ram_4096","s":4,"b":1},"bc":[{"n":"top","s":7,"b":1},{"n":"RAM","s":9,"z":1}],"children":[{"n":"DM_3","id":15,"zf":1,"tc":70.91,"b":100.00,"t":41.83},{"n":"DM_2","id":14,"zf":1,"tc":70.91,"b":100.00,"t":41.83},{"n":"DM_1","id":13,"zf":1,"tc":71.40,"b":100.00,"t":42.81},{"n":"DM_0","id":12,"zf":1,"tc":70.91,"b":100.00,"t":41.83},{"n":"rd_add_dec","id":11,"zf":1,"tc":90.00,"b":80.00,"t":100.00},{"n":"wr_add_dec","id":10,"zf":1,"tc":90.00,"b":80.00,"t":100.00}],"rec":{"cp":72.56,"data":{"b":[42,40],"t":[854,426]}},"loc":{"cp":46.31,"data":{"t":[326,151,1]}}},"7":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":13,"du":{"n":"work.top","s":3,"b":1},"bc":[{"n":"top","s":7,"z":1}],"children":[{"n":"RAM","id":9,"zf":1,"tc":72.56,"b":95.23,"t":49.88},{"n":"DUV_IF","id":8,"zf":1,"tc":43.54,"t":43.54}],"rec":{"cp":68.93,"data":{"b":[48,43],"t":[1166,563]}},"loc":{"cp":75.00,"data":{"b":[6,3,1],"t":[2,2,1]}}},"16":{"st":"inst","pa":0,"n":"/ram_pkg","l":"SystemVerilog","sn":2,"du":{"n":"work.ram_pkg","s":2,"b":1},"bc":[{"n":"ram_pkg","s":16,"z":1}],"loc":{"cp":69.56,"data":{"b":[27,19,1],"fc":[13,5,1],"gb":[28,17,1],"cvpc":[4,1],"g":[1,69.44,1],"a":[1,1,1]}}},"6":{"st":"du","pa":0,"n":"work.dual_mem","l":"Verilog","sn":16,"loc":{"cp":71.40,"data":{"b":[8,8,1],"t":[306,131,1]}}},"5":{"st":"du","pa":0,"n":"work.mem_dec","l":"Verilog","sn":15,"loc":{"cp":90.00,"data":{"b":[5,4,1],"t":[12,12,1]}}},"4":{"st":"du","pa":0,"n":"work.ram_4096","l":"Verilog","sn":14,"one_inst":9,"loc":{"cp":46.31,"data":{"t":[326,151,1]}}},"1":{"st":"du","pa":0,"n":"work.ram_if","l":"SystemVerilog","sn":1,"loc":{"cp":43.54,"data":{"t":[310,135,1]}}},"2":{"st":"du","pa":0,"n":"work.ram_pkg","l":"SystemVerilog","sn":2,"one_inst":16,"loc":{"cp":69.56,"data":{"b":[27,19,1],"fc":[13,5,1],"gb":[28,17,1],"cvpc":[4,1],"g":[1,69.44,1],"a":[1,1,1]}}},"3":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":13,"one_inst":7,"loc":{"cp":75.00,"data":{"b":[6,3,1],"t":[2,2,1]}}}};
processSummaryData(g_data);