{
  "name": "arch::cpu::context::FpuContext::load",
  "safe": true,
  "callees": {
    "arch::cpu::context::FpuContext::as_bytes": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the FPU context as a byte slice.\n",
      "adt": {
        "arch::cpu::context::FpuContext": "ImmutableAsArgument"
      }
    },
    "core::slice::<impl [T]>::as_ptr": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns a raw pointer to the slice's buffer.\n\n The caller must ensure that the slice outlives the pointer this\n function returns, or else it will end up dangling.\n\n The caller must also ensure that the memory the pointer (non-transitively) points to\n is never written to (except inside an `UnsafeCell`) using this pointer or any pointer\n derived from it. If you need to mutate the contents of the slice, use [`as_mut_ptr`].\n\n Modifying the container referenced by this slice may cause its buffer\n to be reallocated, which would also make any pointers to it invalid.\n\n # Examples\n\n ```\n let x = &[1, 2, 4];\n let x_ptr = x.as_ptr();\n\n unsafe {\n     for i in 0..x.len() {\n         assert_eq!(x.get_unchecked(i), &*x_ptr.add(i));\n     }\n }\n ```\n\n [`as_mut_ptr`]: slice::as_mut_ptr\n",
      "adt": {}
    },
    "spin::once::Once::<T, R>::get": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns a reference to the inner value if the [`Once`] has been initialized.\n",
      "adt": {}
    },
    "core::arch::x86_64::_xrstor64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Performs a full or partial restore of the enabled processor states using\n the state information stored in memory at `mem_addr`.\n\n State is restored based on bits `[62:0]` in `rs_mask`, `XCR0`, and\n `mem_addr.HEADER.XSTATE_BV`. `mem_addr` must be aligned on a 64-byte\n boundary.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_xrstor64)\n",
      "adt": {}
    },
    "core::arch::x86_64::_fxrstor64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Restores the `XMM`, `MMX`, `MXCSR`, and `x87` FPU registers from the\n 512-byte-long 16-byte-aligned memory region `mem_addr`.\n\n The contents of this memory region should have been written to by a\n previous\n `_fxsave` or `_fxsave64` intrinsic.\n\n A misaligned destination operand raises a general-protection (#GP) or an\n alignment check exception (#AC).\n\n See [`FXSAVE`][fxsave] and [`FXRSTOR`][fxrstor].\n\n [fxsave]: http://www.felixcloutier.com/x86/FXSAVE.html\n [fxrstor]: http://www.felixcloutier.com/x86/FXRSTOR.html\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_fxrstor64)\n",
      "adt": {}
    },
    "core::cmp::PartialOrd::le": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Tests less than or equal to (for `self` and `other`) and is used by the\n `<=` operator.\n\n # Examples\n\n ```\n assert_eq!(1.0 <= 1.0, true);\n assert_eq!(1.0 <= 2.0, true);\n assert_eq!(2.0 <= 1.0, false);\n ```\n",
      "adt": {}
    },
    "log::max_level": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the current maximum log level.\n\n The [`log!`], [`error!`], [`warn!`], [`info!`], [`debug!`], and [`trace!`] macros check\n this value and discard any message logged at a higher level. The maximum\n log level is set by the [`set_max_level`] function.\n\n [`log!`]: macro.log.html\n [`error!`]: macro.error.html\n [`warn!`]: macro.warn.html\n [`info!`]: macro.info.html\n [`debug!`]: macro.debug.html\n [`trace!`]: macro.trace.html\n [`set_max_level`]: fn.set_max_level.html\n",
      "adt": {}
    },
    "core::fmt::Arguments::<'a>::from_str": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Create a `fmt::Arguments` object for a single static string.\n\n Formatting this `fmt::Arguments` will just produce the string as-is.\n",
      "adt": {}
    },
    "log::__private_api::loc": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "log::__private_api::log": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "arch::cpu::context::FpuContext": [
      "Ref",
      "Deref",
      "MutRef"
    ],
    "spin::once::Once": [
      "Ref"
    ],
    "core::option::Option": [
      "Plain",
      "Unknown([Downcast(VariantIdx(1, ThreadLocalIndex)), Field(0, Ty { id: 711, kind: RigidTy(Ref(Region { kind: ReErased }, Ty { id: 59, kind: RigidTy(Uint(U64)) }, Not)) })])"
    ],
    "log::Level": [
      "Plain",
      "Ref"
    ],
    "log::LevelFilter": [
      "Ref",
      "Plain"
    ],
    "core::fmt::Arguments": [
      "Plain"
    ],
    "core::panic::Location": [
      "Ref"
    ]
  },
  "path": {
    "type": "Local",
    "path": "ostd::arch::cpu::context::FpuContext::load"
  },
  "span": "ostd/src/arch/x86/cpu/context/mod.rs:533:5: 545:6",
  "src": "pub fn load(&mut self) {\n        let mem_addr = self.as_bytes().as_ptr();\n\n        if let Some(xstate_max_features) = XSTATE_MAX_FEATURES.get() {\n            let rs_mask = XFEATURE_MASK_USER_RESTORE & *xstate_max_features;\n\n            unsafe { _xrstor64(mem_addr, rs_mask) };\n        } else {\n            unsafe { _fxrstor64(mem_addr) };\n        }\n\n        debug!(\"Load FPU context\");\n    }",
  "mir": "fn arch::cpu::context::FpuContext::load(_1: &mut arch::cpu::context::FpuContext) -> () {\n    let mut _0: ();\n    let  _2: *const u8;\n    let  _3: &[u8];\n    let mut _4: &arch::cpu::context::FpuContext;\n    let mut _5: core::option::Option<&u64>;\n    let mut _6: &spin::once::Once<u64>;\n    let mut _7: isize;\n    let  _8: &u64;\n    let  _9: u64;\n    let mut _10: u64;\n    let  _11: ();\n    let  _12: ();\n    let  _13: log::Level;\n    let mut _14: bool;\n    let mut _15: &log::Level;\n    let mut _16: &log::LevelFilter;\n    let mut _17: bool;\n    let mut _18: &log::Level;\n    let mut _19: &log::LevelFilter;\n    let  _20: log::LevelFilter;\n    let  _21: ();\n    let mut _22: core::fmt::Arguments<'_>;\n    let  _23: &(&str, &str, &core::panic::Location<'_>);\n    let  _24: (&str, &str, &core::panic::Location<'_>);\n    let mut _25: &str;\n    let  _26: &core::panic::Location<'_>;\n    debug self => _1;\n    debug mem_addr => _2;\n    debug xstate_max_features => _8;\n    debug rs_mask => _9;\n    debug lvl => _13;\n    bb0: {\n        StorageLive(_4);\n        _4 = &(*_1);\n        _3 = arch::cpu::context::FpuContext::as_bytes(move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        _2 = core::slice::<impl [u8]>::as_ptr(_3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = {alloc24: &spin::once::Once<u64>};\n        _5 = spin::once::Once::<u64>::get(move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        _7 = discriminant(_5);\n        switchInt(move _7) -> [1: bb4, 0: bb6, otherwise: bb20];\n    }\n    bb4: {\n        StorageLive(_8);\n        _8 = ((_5 as variant#1).0: &u64);\n        StorageLive(_10);\n        _10 = (*_8);\n        _9 = BitAnd(arch::cpu::context::XFEATURE_MASK_USER_RESTORE, move _10);\n        StorageDead(_10);\n        _11 = core::arch::x86_64::_xrstor64(_2, _9) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_8);\n        StorageDead(_5);\n        goto -> bb8;\n    }\n    bb6: {\n        StorageDead(_5);\n        _12 = core::arch::x86_64::_fxrstor64(_2) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        goto -> bb8;\n    }\n    bb8: {\n        _13 = log::Level::Debug;\n        StorageLive(_14);\n        StorageLive(_15);\n        _15 = &_13;\n        StorageLive(_16);\n        _16 = arch::cpu::context::FpuContext::load::promoted[0];\n        _14 = <log::Level as core::cmp::PartialOrd<log::LevelFilter>>::le(move _15, move _16) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        switchInt(move _14) -> [0: bb18, otherwise: bb10];\n    }\n    bb10: {\n        StorageDead(_16);\n        StorageDead(_15);\n        StorageLive(_17);\n        StorageLive(_18);\n        _18 = &_13;\n        StorageLive(_19);\n        StorageLive(_20);\n        _20 = log::max_level() -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        _19 = &_20;\n        _17 = <log::Level as core::cmp::PartialOrd<log::LevelFilter>>::le(move _18, move _19) -> [return: bb12, unwind unreachable];\n    }\n    bb12: {\n        switchInt(move _17) -> [0: bb17, otherwise: bb13];\n    }\n    bb13: {\n        StorageDead(_20);\n        StorageDead(_19);\n        StorageDead(_18);\n        StorageLive(_22);\n        _22 = core::fmt::Arguments::<'_>::from_str(\"Load FPU context\") -> [return: bb14, unwind unreachable];\n    }\n    bb14: {\n        StorageLive(_24);\n        StorageLive(_25);\n        _25 = \"ostd::arch::cpu::context\";\n        _26 = log::__private_api::loc() -> [return: bb15, unwind unreachable];\n    }\n    bb15: {\n        _24 = (move _25, \"ostd::arch::cpu::context\", _26);\n        StorageDead(_25);\n        _23 = &_24;\n        _21 = log::__private_api::log::<'_, (), log::__private_api::GlobalLogger>(log::__private_api::GlobalLogger, move _22, _13, _23, ()) -> [return: bb16, unwind unreachable];\n    }\n    bb16: {\n        StorageDead(_22);\n        StorageDead(_24);\n        goto -> bb19;\n    }\n    bb17: {\n        StorageDead(_20);\n        StorageDead(_19);\n        StorageDead(_18);\n        goto -> bb19;\n    }\n    bb18: {\n        StorageDead(_16);\n        StorageDead(_15);\n        goto -> bb19;\n    }\n    bb19: {\n        StorageDead(_17);\n        StorageDead(_14);\n        return;\n    }\n    bb20: {\n        unreachable;\n    }\n}\n",
  "doc": " Loads CPU's FPU context from this instance.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}