{
  "Top": "array_io",
  "RtlTop": "array_io",
  "RtlPrefix": "",
  "RtlSubPrefix": "array_io_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flgb2104",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "d_o": {
      "index": "0",
      "direction": "out",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "d_o_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_3",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_4",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_5",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_6",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_7",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "d_i": {
      "index": "1",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "d_i_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_3",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_4",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_5",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_6",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_7",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": [
      "set_directive_top -name array_io \"array_io\"",
      "set_directive_unroll \"array_io\/For_Loop\"",
      "set_directive_interface -mode ap_fifo \"array_io\" d_o",
      "set_directive_array_partition -type cyclic -factor 8 -dim 1 \"array_io\" d_o",
      "set_directive_array_partition -type cyclic -factor 8 -dim 1 \"array_io\" d_i",
      "set_directive_interface -mode ap_fifo \"array_io\" d_i",
      "set_directive_top array_io -name array_io"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "array_io"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "5",
    "Latency": "4"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "array_io",
    "Version": "1.0",
    "DisplayName": "Array_io",
    "Revision": "2112948724",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_array_io_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/array_io.c"],
    "Vhdl": ["impl\/vhdl\/array_io.vhd"],
    "Verilog": ["impl\/verilog\/array_io.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/array_io.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "d_o_0": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_0_",
      "portMap": {
        "d_o_0_din": "WR_DATA",
        "d_o_0_full_n": "FULL_N",
        "d_o_0_write": "WR_EN"
      },
      "ports": [
        "d_o_0_din",
        "d_o_0_full_n",
        "d_o_0_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_o"
        }]
    },
    "d_o_1": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_1_",
      "portMap": {
        "d_o_1_din": "WR_DATA",
        "d_o_1_full_n": "FULL_N",
        "d_o_1_write": "WR_EN"
      },
      "ports": [
        "d_o_1_din",
        "d_o_1_full_n",
        "d_o_1_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_o"
        }]
    },
    "d_o_2": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_2_",
      "portMap": {
        "d_o_2_din": "WR_DATA",
        "d_o_2_full_n": "FULL_N",
        "d_o_2_write": "WR_EN"
      },
      "ports": [
        "d_o_2_din",
        "d_o_2_full_n",
        "d_o_2_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_o"
        }]
    },
    "d_o_3": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_3_",
      "portMap": {
        "d_o_3_din": "WR_DATA",
        "d_o_3_full_n": "FULL_N",
        "d_o_3_write": "WR_EN"
      },
      "ports": [
        "d_o_3_din",
        "d_o_3_full_n",
        "d_o_3_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_o"
        }]
    },
    "d_o_4": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_4_",
      "portMap": {
        "d_o_4_din": "WR_DATA",
        "d_o_4_full_n": "FULL_N",
        "d_o_4_write": "WR_EN"
      },
      "ports": [
        "d_o_4_din",
        "d_o_4_full_n",
        "d_o_4_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_o"
        }]
    },
    "d_o_5": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_5_",
      "portMap": {
        "d_o_5_din": "WR_DATA",
        "d_o_5_full_n": "FULL_N",
        "d_o_5_write": "WR_EN"
      },
      "ports": [
        "d_o_5_din",
        "d_o_5_full_n",
        "d_o_5_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_o"
        }]
    },
    "d_o_6": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_6_",
      "portMap": {
        "d_o_6_din": "WR_DATA",
        "d_o_6_full_n": "FULL_N",
        "d_o_6_write": "WR_EN"
      },
      "ports": [
        "d_o_6_din",
        "d_o_6_full_n",
        "d_o_6_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_o"
        }]
    },
    "d_o_7": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_7_",
      "portMap": {
        "d_o_7_din": "WR_DATA",
        "d_o_7_full_n": "FULL_N",
        "d_o_7_write": "WR_EN"
      },
      "ports": [
        "d_o_7_din",
        "d_o_7_full_n",
        "d_o_7_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_o"
        }]
    },
    "d_i_0": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_i_0_",
      "portMap": {
        "d_i_0_dout": "RD_DATA",
        "d_i_0_empty_n": "EMPTY_N",
        "d_i_0_read": "RD_EN"
      },
      "ports": [
        "d_i_0_dout",
        "d_i_0_empty_n",
        "d_i_0_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_i"
        }]
    },
    "d_i_1": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_i_1_",
      "portMap": {
        "d_i_1_dout": "RD_DATA",
        "d_i_1_empty_n": "EMPTY_N",
        "d_i_1_read": "RD_EN"
      },
      "ports": [
        "d_i_1_dout",
        "d_i_1_empty_n",
        "d_i_1_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_i"
        }]
    },
    "d_i_2": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_i_2_",
      "portMap": {
        "d_i_2_dout": "RD_DATA",
        "d_i_2_empty_n": "EMPTY_N",
        "d_i_2_read": "RD_EN"
      },
      "ports": [
        "d_i_2_dout",
        "d_i_2_empty_n",
        "d_i_2_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_i"
        }]
    },
    "d_i_3": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_i_3_",
      "portMap": {
        "d_i_3_dout": "RD_DATA",
        "d_i_3_empty_n": "EMPTY_N",
        "d_i_3_read": "RD_EN"
      },
      "ports": [
        "d_i_3_dout",
        "d_i_3_empty_n",
        "d_i_3_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_i"
        }]
    },
    "d_i_4": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_i_4_",
      "portMap": {
        "d_i_4_dout": "RD_DATA",
        "d_i_4_empty_n": "EMPTY_N",
        "d_i_4_read": "RD_EN"
      },
      "ports": [
        "d_i_4_dout",
        "d_i_4_empty_n",
        "d_i_4_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_i"
        }]
    },
    "d_i_5": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_i_5_",
      "portMap": {
        "d_i_5_dout": "RD_DATA",
        "d_i_5_empty_n": "EMPTY_N",
        "d_i_5_read": "RD_EN"
      },
      "ports": [
        "d_i_5_dout",
        "d_i_5_empty_n",
        "d_i_5_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_i"
        }]
    },
    "d_i_6": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_i_6_",
      "portMap": {
        "d_i_6_dout": "RD_DATA",
        "d_i_6_empty_n": "EMPTY_N",
        "d_i_6_read": "RD_EN"
      },
      "ports": [
        "d_i_6_dout",
        "d_i_6_empty_n",
        "d_i_6_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_i"
        }]
    },
    "d_i_7": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_i_7_",
      "portMap": {
        "d_i_7_dout": "RD_DATA",
        "d_i_7_empty_n": "EMPTY_N",
        "d_i_7_read": "RD_EN"
      },
      "ports": [
        "d_i_7_dout",
        "d_i_7_empty_n",
        "d_i_7_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "d_i"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "d_o_0_din": {
      "dir": "out",
      "width": "16"
    },
    "d_o_0_full_n": {
      "dir": "in",
      "width": "1"
    },
    "d_o_0_write": {
      "dir": "out",
      "width": "1"
    },
    "d_o_1_din": {
      "dir": "out",
      "width": "16"
    },
    "d_o_1_full_n": {
      "dir": "in",
      "width": "1"
    },
    "d_o_1_write": {
      "dir": "out",
      "width": "1"
    },
    "d_o_2_din": {
      "dir": "out",
      "width": "16"
    },
    "d_o_2_full_n": {
      "dir": "in",
      "width": "1"
    },
    "d_o_2_write": {
      "dir": "out",
      "width": "1"
    },
    "d_o_3_din": {
      "dir": "out",
      "width": "16"
    },
    "d_o_3_full_n": {
      "dir": "in",
      "width": "1"
    },
    "d_o_3_write": {
      "dir": "out",
      "width": "1"
    },
    "d_o_4_din": {
      "dir": "out",
      "width": "16"
    },
    "d_o_4_full_n": {
      "dir": "in",
      "width": "1"
    },
    "d_o_4_write": {
      "dir": "out",
      "width": "1"
    },
    "d_o_5_din": {
      "dir": "out",
      "width": "16"
    },
    "d_o_5_full_n": {
      "dir": "in",
      "width": "1"
    },
    "d_o_5_write": {
      "dir": "out",
      "width": "1"
    },
    "d_o_6_din": {
      "dir": "out",
      "width": "16"
    },
    "d_o_6_full_n": {
      "dir": "in",
      "width": "1"
    },
    "d_o_6_write": {
      "dir": "out",
      "width": "1"
    },
    "d_o_7_din": {
      "dir": "out",
      "width": "16"
    },
    "d_o_7_full_n": {
      "dir": "in",
      "width": "1"
    },
    "d_o_7_write": {
      "dir": "out",
      "width": "1"
    },
    "d_i_0_dout": {
      "dir": "in",
      "width": "16"
    },
    "d_i_0_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "d_i_0_read": {
      "dir": "out",
      "width": "1"
    },
    "d_i_1_dout": {
      "dir": "in",
      "width": "16"
    },
    "d_i_1_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "d_i_1_read": {
      "dir": "out",
      "width": "1"
    },
    "d_i_2_dout": {
      "dir": "in",
      "width": "16"
    },
    "d_i_2_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "d_i_2_read": {
      "dir": "out",
      "width": "1"
    },
    "d_i_3_dout": {
      "dir": "in",
      "width": "16"
    },
    "d_i_3_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "d_i_3_read": {
      "dir": "out",
      "width": "1"
    },
    "d_i_4_dout": {
      "dir": "in",
      "width": "16"
    },
    "d_i_4_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "d_i_4_read": {
      "dir": "out",
      "width": "1"
    },
    "d_i_5_dout": {
      "dir": "in",
      "width": "16"
    },
    "d_i_5_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "d_i_5_read": {
      "dir": "out",
      "width": "1"
    },
    "d_i_6_dout": {
      "dir": "in",
      "width": "16"
    },
    "d_i_6_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "d_i_6_read": {
      "dir": "out",
      "width": "1"
    },
    "d_i_7_dout": {
      "dir": "in",
      "width": "16"
    },
    "d_i_7_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "d_i_7_read": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "array_io"},
    "Info": {"array_io": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"array_io": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.581"
        },
        "Area": {
          "FF": "1165",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2029",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-03-18 22:04:38 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
