Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  4 17:58:37 2020
| Host         : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_galapagos_to_axi_str_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_galapagos_to_axi_str_0_0 from uoft-hprc:finn_galapagos_bridge:galapagos_to_axi_stream_bridge:1.1 (Rev. 1) to uoft-hprc:finn_galapagos_bridge:galapagos_to_axi_stream_bridge:1.2 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_galapagos_to_axi_str_0_0'. These changes may impact your design.


-Upgraded port 'i_gp_TDEST' width 32 differs from original width 8

-Upgraded port 'i_gp_TID' width 32 differs from original width 8







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  4 17:58:36 2020
| Host         : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_stream_to_galapa_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_axi_stream_to_galapa_0_0 from uoft-hprc:finn_galapagos_bridge:axi_stream_to_galapagos_bridge:1.2 (Rev. 1) to uoft-hprc:finn_galapagos_bridge:axi_stream_to_galapagos_bridge:1.3 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_stream_to_galapa_0_0'. These changes may impact your design.


-Upgraded port 'o_gp_TDEST' width 32 differs from original width 8

-Upgraded port 'o_gp_TID' width 32 differs from original width 8







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Sep  2 01:05:57 2020
| Host         : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_deployment_test_rece_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_deployment_test_rece_0_0 from uoft-hprc:deployment_test:deployment_test_receiving_block:1.3 (Rev. 1) to uoft-hprc:deployment_test:deployment_test_receiving_block:1.4 (Rev. 1)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Sep  2 00:45:17 2020
| Host         : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_stream_to_galapa_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_stream_to_galapa_0_0 from uoft-hprc:finn_galapagos_bridge:axi_stream_to_galapagos_bridge:1.1 (Rev. 1) to uoft-hprc:finn_galapagos_bridge:axi_stream_to_galapagos_bridge:1.2 (Rev. 1)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Sep  1 22:52:29 2020
| Host         : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_deployment_test_rece_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_deployment_test_rece_0_0 from uoft-hprc:deployment_test:deployment_test_receiving_block:1.2 (Rev. 1) to uoft-hprc:deployment_test:deployment_test_receiving_block:1.3 (Rev. 1)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Sep  1 18:45:28 2020
| Host         : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_smartconnect_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_smartconnect_0_1 (xilinx.com:ip:smartconnect:1.0 (Rev. 11)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_smartconnect_0_1'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_smartconnect_0_1'. These changes may impact your design.








Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Sep  1 18:45:28 2020
| Host         : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_proc_sys_reset_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_proc_sys_reset_0_1 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Sep  1 15:49:15 2020
| Host         : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_deployment_test_rece_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_deployment_test_rece_0_0 from uoft-hprc:deployment_test:deployment_test_receiving_block:1.1 (Rev. 1) to uoft-hprc:deployment_test:deployment_test_receiving_block:1.2 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_deployment_test_rece_0_0'.


-Upgrade has added interface 'o_result' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_deployment_test_rece_0_0'. These changes may impact your design.


-Upgraded port 'o_result_PASS' width 8 differs from original width 1







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Sep  1 00:52:20 2020
| Host         : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_deployment_test_sour_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_deployment_test_sour_0_0 from uoft-hprc:deployment_test:deployment_test_source_block:1.0 (Rev. 1) to uoft-hprc:deployment_test:deployment_test_source_block:1.1 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_deployment_test_sour_0_0'. These changes may impact your design.


-Upgraded port 'i_packet_to_send' width 64 differs from original width 784


3. Customization warnings
-------------------------

Parameter 'PACKET_SIZE' is no longer present on the upgraded IP 'design_1_deployment_test_sour_0_0', and cannot be set to '784'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv uoft-hprc:deployment_test:deployment_test_source_block:1.1 -user_name design_1_deployment_test_sour_0_0
set_property -dict "\
  CONFIG.AXIS_DATA_WIDTH {8} \
  CONFIG.Component_Name {design_1_deployment_test_sour_0_0} \
  CONFIG.NUM_BITS_PER_TRANSFER {8} \
  CONFIG.NUM_TRANSFERS {8} \
  CONFIG.i_aresetn.INSERT_VIP {0} \
  CONFIG.i_aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.i_clk.ASSOCIATED_BUSIF {o_test_axis} \
  CONFIG.i_clk.ASSOCIATED_RESET {i_aresetn} \
  CONFIG.i_clk.CLK_DOMAIN {} \
  CONFIG.i_clk.FREQ_HZ {100000000} \
  CONFIG.i_clk.INSERT_VIP {0} \
  CONFIG.i_clk.PHASE {0.000} \
  CONFIG.o_test_axis.CLK_DOMAIN {} \
  CONFIG.o_test_axis.FREQ_HZ {100000000} \
  CONFIG.o_test_axis.HAS_TKEEP {0} \
  CONFIG.o_test_axis.HAS_TLAST {0} \
  CONFIG.o_test_axis.HAS_TREADY {1} \
  CONFIG.o_test_axis.HAS_TSTRB {0} \
  CONFIG.o_test_axis.INSERT_VIP {0} \
  CONFIG.o_test_axis.LAYERED_METADATA {undef} \
  CONFIG.o_test_axis.PHASE {0.000} \
  CONFIG.o_test_axis.TDATA_NUM_BYTES {1} \
  CONFIG.o_test_axis.TDEST_WIDTH {0} \
  CONFIG.o_test_axis.TID_WIDTH {0} \
  CONFIG.o_test_axis.TUSER_WIDTH {0} " [get_ips design_1_deployment_test_sour_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Sep  1 00:52:20 2020
| Host         : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_deployment_test_rece_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_deployment_test_rece_0_0 from uoft-hprc:deployment_test:deployment_test_receiving_block:1.0 (Rev. 1) to uoft-hprc:deployment_test:deployment_test_receiving_block:1.1 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_deployment_test_rece_0_0'. These changes may impact your design.


-Upgraded port 'i_expected_packet' width 64 differs from original width 784


3. Customization warnings
-------------------------

Parameter 'PACKET_SIZE' is no longer present on the upgraded IP 'design_1_deployment_test_rece_0_0', and cannot be set to '784'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv uoft-hprc:deployment_test:deployment_test_receiving_block:1.1 -user_name design_1_deployment_test_rece_0_0
set_property -dict "\
  CONFIG.AXIS_DATA_WIDTH {8} \
  CONFIG.Component_Name {design_1_deployment_test_rece_0_0} \
  CONFIG.NUM_BITS_PER_TRANSFER {8} \
  CONFIG.NUM_TRANSFERS {8} \
  CONFIG.i_aresetn.INSERT_VIP {0} \
  CONFIG.i_aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.i_clk.ASSOCIATED_BUSIF {i_test_axis} \
  CONFIG.i_clk.ASSOCIATED_RESET {i_aresetn} \
  CONFIG.i_clk.CLK_DOMAIN {} \
  CONFIG.i_clk.FREQ_HZ {100000000} \
  CONFIG.i_clk.INSERT_VIP {0} \
  CONFIG.i_clk.PHASE {0.000} \
  CONFIG.i_test_axis.CLK_DOMAIN {} \
  CONFIG.i_test_axis.FREQ_HZ {100000000} \
  CONFIG.i_test_axis.HAS_TKEEP {0} \
  CONFIG.i_test_axis.HAS_TLAST {0} \
  CONFIG.i_test_axis.HAS_TREADY {1} \
  CONFIG.i_test_axis.HAS_TSTRB {0} \
  CONFIG.i_test_axis.INSERT_VIP {0} \
  CONFIG.i_test_axis.LAYERED_METADATA {undef} \
  CONFIG.i_test_axis.PHASE {0.000} \
  CONFIG.i_test_axis.TDATA_NUM_BYTES {1} \
  CONFIG.i_test_axis.TDEST_WIDTH {0} \
  CONFIG.i_test_axis.TID_WIDTH {0} \
  CONFIG.i_test_axis.TUSER_WIDTH {0} " [get_ips design_1_deployment_test_rece_0_0]


