,file_names,Signal_Power,Logic_Power,Static_Power,Dynamic_Power,Total_Power,Data_Path_Delay,Logic_Delay,Route_Delay,F7_Muxes,LUT_as_a_memory,LUT_as_a_logic,Slice_LUTs,LUT1,LUT2,LUT3,LUT4,LUT5,LUT6,LUT7
0,top_CLA8,0.167,15.0,0.088,4.807,4.895,9.882,4.017,5.866,0,0,13,13,0,1,2,3,3,6,0
1,top_CLA16,0.5,45.0,0.156,10.89,11.046,12.463,4.63,7.833,0,0,35,35,0,6,4,8,5,22,0
2,top_CLA32,1.749,123.0,0.485,22.729,23.213,18.806,4.999,13.808,0,0,96,96,0,26,9,14,15,59,0
3,top_encoder,0.041,5.0,0.071,0.386,0.457,7.676,3.798,3.877,0,0,4,4,1,1,0,1,0,2,0
4,top_mealy,0.018,8.0,0.071,0.247,0.318,6.182,3.652,2.53,0,0,3,3,1,0,3,0,0,0,0
5,top_moore,0.016,10.0,0.07,0.125,0.195,5.756,3.413,2.343,0,0,3,3,1,0,1,3,0,0,0
6,top_Multiplyer_4bit,0.147,22.0,0.084,4.085,4.169,9.393,3.926,5.467,0,0,19,19,0,6,0,1,1,14,0
7,top_priority_encoder,0.039,6.0,0.072,0.697,0.769,7.886,3.793,4.093,0,0,5,5,0,0,2,1,1,2,0
8,top_RCA_4bit,0.17,12.0,0.092,5.508,5.6,9.494,4.265,5.228,0,0,8,8,0,0,4,0,8,0,0
9,top_trafficsignal,0.154,94.0,0.075,1.798,1.873,4.917,3.053,1.864,0,0,32,32,1,4,1,10,14,4,0
