INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 15:46:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : stencil_2d
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 buffer70/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer71/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.909ns (26.184%)  route 2.563ns (73.816%))
  Logic Levels:           8  (CARRY4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 5.141 - 4.000 ) 
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1044, unset)         1.269     1.269    buffer70/clk
    SLICE_X20Y121        FDRE                                         r  buffer70/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.259     1.528 r  buffer70/outs_reg[0]/Q
                         net (fo=7, routed)           0.465     1.993    buffer71/control/Q[0]
    SLICE_X19Y121        LUT5 (Prop_lut5_I2_O)        0.043     2.036 r  buffer71/control/dataReg[2]_i_2__1/O
                         net (fo=4, routed)           0.222     2.258    buffer71/control/dataReg[2]_i_2__1_n_0
    SLICE_X20Y121        LUT6 (Prop_lut6_I2_O)        0.043     2.301 r  buffer71/control/result0_carry_i_6/O
                         net (fo=2, routed)           0.197     2.497    buffer71/control/result0_carry_i_6_n_0
    SLICE_X23Y121        LUT6 (Prop_lut6_I3_O)        0.043     2.540 r  buffer71/control/result0_carry_i_1/O
                         net (fo=1, routed)           0.195     2.735    cmpi2/DI[1]
    SLICE_X21Y121        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.263     2.998 f  cmpi2/result0_carry/CO[2]
                         net (fo=15, routed)          0.309     3.307    control_merge0/fork_valid/generateBlocks[1].regblock/CO[0]
    SLICE_X23Y121        LUT6 (Prop_lut6_I5_O)        0.129     3.436 f  control_merge0/fork_valid/generateBlocks[1].regblock/start_ready_INST_0_i_4/O
                         net (fo=4, routed)           0.289     3.726    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4
    SLICE_X22Y121        LUT6 (Prop_lut6_I1_O)        0.043     3.769 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_3/O
                         net (fo=3, routed)           0.462     4.231    control_merge0/fork_valid/generateBlocks[1].regblock/fullReg_reg
    SLICE_X20Y121        LUT6 (Prop_lut6_I5_O)        0.043     4.274 r  control_merge0/fork_valid/generateBlocks[1].regblock/fullReg_i_2/O
                         net (fo=4, routed)           0.129     4.403    buffer71/control/dataReg_reg[0]
    SLICE_X20Y121        LUT5 (Prop_lut5_I2_O)        0.043     4.446 r  buffer71/control/dataReg[5]_i_1/O
                         net (fo=6, routed)           0.295     4.741    buffer71/regEnable
    SLICE_X19Y121        FDRE                                         r  buffer71/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1044, unset)         1.141     5.141    buffer71/clk
    SLICE_X19Y121        FDRE                                         r  buffer71/dataReg_reg[1]/C
                         clock pessimism              0.085     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X19Y121        FDRE (Setup_fdre_C_CE)      -0.201     4.990    buffer71/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  0.249    




