<html><head></head><body>
<section><header>
<h1 class="Appendix"><span class="AppendixNumber"><span epub:type="pagebreak" title="467" id="Page_467"/>B</span><br/>
<span class="AppendixTitle">All Your Base Are Belong to Us: Popular Pinouts</span></h1>
</header>
<figure class="opener">
<img src="image_fi/book_art/chapterart.png" alt=""/>
</figure>
<p class="ChapterIntro">Far too many headers and interfaces exist to cover them all here, but when it comes to interfacing with embedded systems, we reach for a few common pinouts often. We’ve gathered them here for your referencing pleasure.</p>
<h2 id="h1-278748b02-0001">SPI Flash Pinout</h2>
<p class="BodyFirst">SPI flash is normally available in 8- and 16-pin versions. <a href="#figureB-1" id="figureanchorB-1">Figure B-1</a> shows an eight-pin <em>SOIC</em> (300mil width, 600mil width) and eight-pin <em>WSON</em>. We covered the details of these packages in Chapter 3. Note that * in the pin names in the figures refers to an <em>active-low</em> signal.</p>
<figure>
<img src="image_fi/278748b02/fbb001.png" alt="fbb001"/>
<figcaption><p><a id="figureB-1">Figure B-1</a>: Eight-pin SPI flash pinout</p></figcaption>
</figure>
<p><span epub:type="pagebreak" title="468" id="Page_468"/><a href="#figureB-2" id="figureanchorB-2">Figure B-2</a> shows a 16-pin SOIC (300mil width, 600mil width).</p>
<figure>
<img src="image_fi/278748b02/fbb002.png" alt="fbb002"/>
<figcaption><p><a id="figureB-2">Figure B-2</a>: 16-pin SPI flash pinout</p></figcaption>
</figure>
<p>Although the pinouts occasionally vary, most devices use these two.</p>
<h2 id="h1-278748b02-0002">0.1-Inch Headers</h2>
<p class="BodyFirst">The 0.1-inch spacing is the “typical” spacing for headers you might be familiar with. The following headers are typically found on 0.1-inch spacing.</p>
<h3 id="h2-278748b02-0001">20-Pin Arm JTAG</h3>
<p class="BodyFirst">Arm JTAG uses a large 20-pin header (see <a href="#figureB-3" id="figureanchorB-3">Figure B-3</a>). This header is rarely found in real products, but development boards commonly use it. You will also normally find this pinout on JTAG debug adapters, such as SEGGER J-Link and OpenOCD devices.</p>
<figure>
<img src="image_fi/278748b02/fbb003.png" alt="fbb003"/>
<figcaption><p><a id="figureB-3">Figure B-3</a>: 20-pin Arm JTAG header</p></figcaption>
</figure>
<h3 id="h2-278748b02-0002"><span epub:type="pagebreak" title="469" id="Page_469"/>14-Pin PowerPC JTAG</h3>
<p class="BodyFirst">PowerPC devices, such as NXP SPCx series in automotive ECUs, typically use the 14-pin PowerPC JTAG header (see <a href="#figureB-4" id="figureanchorB-4">Figure B-4</a>).</p>
<figure>
<img src="image_fi/278748b02/fbb004.png" alt="fbb004"/>
<figcaption><p><a id="figureB-4">Figure B-4</a>: 14-pin PowerPC JTAG header</p></figcaption>
</figure>
<p>Some pins here aren’t used by standard JTAG: <em>VDDE7</em> is the target reference voltage, <em>*RDY</em> indicates the readiness of the Nexus debugging interface, and <em>JCOMP</em> is used to enable the TAP controller. Some pins aren’t used depending on the specific chip; pin 8 is No Connect (NC) on MPC55xx and MPC56xx boards.</p>
<h2 id="h1-278748b02-0003">0.05-Inch Headers</h2>
<p class="BodyFirst">The 0.05-inch headers are finer pitch than the standard 0.1-inch header, and they are normally the surface-mount type.</p>
<h3 id="h2-278748b02-0003">Arm Cortex JTAG/SWD</h3>
<p class="BodyFirst">Many embedded devices use the debug connector shown in <a href="#figureB-5" id="figureanchorB-5">Figure B-5</a>.</p>
<figure>
<img src="image_fi/278748b02/fbb005.png" alt="fbb005"/>
<figcaption><p><a id="figureB-5">Figure B-5</a>: Arm Cortex JTAG header</p></figcaption>
</figure>
<p>This connector is available with either JTAG or Serial Wire Debug (SWD) mode. SWD is much more common in this form factor.</p>
<h3 id="h2-278748b02-0004"><span epub:type="pagebreak" title="470" id="Page_470"/>Ember Packet Trace Port Connector</h3>
<p class="BodyFirst">The Ember Packet Trace Port connector, shown in <a href="#figureB-6" id="figureanchorB-6">Figure B-6</a>, is less common, but you may find it on devices based on Ember devices (which have now become Silicon Lab devices).</p>
<figure>
<img src="image_fi/278748b02/fbb006.png" alt="fbb006"/>
<figcaption><p><a id="figureB-6">Figure B-6</a>: Ember Packet Trace Port connector</p></figcaption>
</figure>
<p>For example, the communications board in Figure 3-28 has a debug header using this pinout. We include this pinout in part here to show the minor differences between devices, even if they aren’t trying to trick you! </p>
</section>
</body></html>