

================================================================
== Vivado HLS Report for 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s'
================================================================
* Date:           Wed Sep  7 18:58:35 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.25 ns | 1.386 ns |   1.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.38>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @default, [1 x i8]* @empty)"   --->   Operation 2 'specclockdomain' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read14)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read13)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_3 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read12)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_4 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read11)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_5 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read10)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 7 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_6 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read9)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 8 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_7 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read8)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 9 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_8 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read7)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 10 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_9 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read6)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 11 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_10 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read5)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 12 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_11 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read4)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 13 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_12 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read3)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 14 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_13 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read2)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 15 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_14 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read1)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 16 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read15 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 17 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_batchnorm.h:67]   --->   Operation 18 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str18, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_mult.h:82->firmware/nnet_utils/nnet_batchnorm.h:74]   --->   Operation 19 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i20 %p_read15 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 20 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i20 %p_read15 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 21 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.38ns)   --->   "%sub_ln1118 = sub i22 %shl_ln, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 23 'sub' 'sub_ln1118' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 24 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i20 %p_read_14 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 25 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i20 %p_read_14 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 26 'trunc' 'trunc_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_1, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 27 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.38ns)   --->   "%sub_ln1118_1 = sub i22 %shl_ln1118_1, %sext_ln1118_1" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 28 'sub' 'sub_ln1118_1' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_1, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 29 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i20 %p_read_13 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 30 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i20 %p_read_13 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 31 'trunc' 'trunc_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_2, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 32 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.38ns)   --->   "%sub_ln1118_2 = sub i22 %shl_ln1118_2, %sext_ln1118_2" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 33 'sub' 'sub_ln1118_2' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_2, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 34 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i20 %p_read_12 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 35 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1118_3 = trunc i20 %p_read_12 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 36 'trunc' 'trunc_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_3, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 37 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.38ns)   --->   "%sub_ln1118_3 = sub i22 %shl_ln1118_3, %sext_ln1118_3" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 38 'sub' 'sub_ln1118_3' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_3, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 39 'partselect' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i20 %p_read_11 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 40 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1118_4 = trunc i20 %p_read_11 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 41 'trunc' 'trunc_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_4, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 42 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.38ns)   --->   "%sub_ln1118_4 = sub i22 %shl_ln1118_4, %sext_ln1118_4" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 43 'sub' 'sub_ln1118_4' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_4, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 44 'partselect' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i20 %p_read_10 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 45 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1118_5 = trunc i20 %p_read_10 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 46 'trunc' 'trunc_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_5, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 47 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.38ns)   --->   "%sub_ln1118_5 = sub i22 %shl_ln1118_5, %sext_ln1118_5" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 48 'sub' 'sub_ln1118_5' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%res_5_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_5, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 49 'partselect' 'res_5_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i20 %p_read_9 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 50 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln1118_6 = trunc i20 %p_read_9 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 51 'trunc' 'trunc_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_6, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 52 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.38ns)   --->   "%sub_ln1118_6 = sub i22 %shl_ln1118_6, %sext_ln1118_6" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 53 'sub' 'sub_ln1118_6' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%res_6_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_6, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 54 'partselect' 'res_6_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i20 %p_read_8 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 55 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln1118_7 = trunc i20 %p_read_8 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 56 'trunc' 'trunc_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_7, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 57 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.38ns)   --->   "%sub_ln1118_7 = sub i22 %shl_ln1118_7, %sext_ln1118_7" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 58 'sub' 'sub_ln1118_7' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%res_7_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_7, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 59 'partselect' 'res_7_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i20 %p_read_7 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 60 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1118_8 = trunc i20 %p_read_7 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 61 'trunc' 'trunc_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_8, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 62 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.38ns)   --->   "%sub_ln1118_8 = sub i22 %shl_ln1118_8, %sext_ln1118_8" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 63 'sub' 'sub_ln1118_8' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%res_8_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_8, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 64 'partselect' 'res_8_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i20 %p_read_6 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 65 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1118_9 = trunc i20 %p_read_6 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 66 'trunc' 'trunc_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_9, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 67 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.38ns)   --->   "%sub_ln1118_9 = sub i22 %shl_ln1118_9, %sext_ln1118_9" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 68 'sub' 'sub_ln1118_9' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%res_9_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_9, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 69 'partselect' 'res_9_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i20 %p_read_5 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 70 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1118_10 = trunc i20 %p_read_5 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 71 'trunc' 'trunc_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_10, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 72 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.38ns)   --->   "%sub_ln1118_10 = sub i22 %shl_ln1118_s, %sext_ln1118_10" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 73 'sub' 'sub_ln1118_10' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%res_10_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_10, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 74 'partselect' 'res_10_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i20 %p_read_4 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 75 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1118_11 = trunc i20 %p_read_4 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 76 'trunc' 'trunc_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_11, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 77 'bitconcatenate' 'shl_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.38ns)   --->   "%sub_ln1118_11 = sub i22 %shl_ln1118_10, %sext_ln1118_11" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 78 'sub' 'sub_ln1118_11' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%res_11_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_11, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 79 'partselect' 'res_11_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i20 %p_read_3 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 80 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln1118_12 = trunc i20 %p_read_3 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 81 'trunc' 'trunc_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_12, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 82 'bitconcatenate' 'shl_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.38ns)   --->   "%sub_ln1118_12 = sub i22 %shl_ln1118_11, %sext_ln1118_12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 83 'sub' 'sub_ln1118_12' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%res_12_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_12, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 84 'partselect' 'res_12_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i20 %p_read_2 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 85 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1118_13 = trunc i20 %p_read_2 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 86 'trunc' 'trunc_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln1118_12 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_13, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 87 'bitconcatenate' 'shl_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.38ns)   --->   "%sub_ln1118_13 = sub i22 %shl_ln1118_12, %sext_ln1118_13" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 88 'sub' 'sub_ln1118_13' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%res_13_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_13, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 89 'partselect' 'res_13_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i20 %p_read_1 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 90 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1118_14 = trunc i20 %p_read_1 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 91 'trunc' 'trunc_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln1118_13 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_14, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 92 'bitconcatenate' 'shl_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.38ns)   --->   "%sub_ln1118_14 = sub i22 %shl_ln1118_13, %sext_ln1118_14" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 93 'sub' 'sub_ln1118_14' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%res_14_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_14, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 94 'partselect' 'res_14_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } undef, i20 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 95 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv, i20 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 96 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_1, i20 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 97 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_2, i20 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 98 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_3, i20 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 99 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_4, i20 %res_5_V_write_assign, 5" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 100 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_5, i20 %res_6_V_write_assign, 6" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 101 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_6, i20 %res_7_V_write_assign, 7" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 102 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_7, i20 %res_8_V_write_assign, 8" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 103 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_8, i20 %res_9_V_write_assign, 9" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 104 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_9, i20 %res_10_V_write_assign, 10" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 105 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_10, i20 %res_11_V_write_assign, 11" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 106 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_11, i20 %res_12_V_write_assign, 12" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 107 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_12, i20 %res_13_V_write_assign, 13" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 108 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_13, i20 %res_14_V_write_assign, 14" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 109 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "ret { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_s" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 110 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 1.88ns.

 <State 1>: 1.39ns
The critical path consists of the following:
	wire read on port 'p_read14' (firmware/nnet_utils/nnet_batchnorm.h:53) [17]  (0 ns)
	'sub' operation ('sub_ln1118_14', firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79) [107]  (1.39 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
