
reynolds_switch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061d4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  08006294  08006294  00016294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006414  08006414  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08006414  08006414  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006414  08006414  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006414  08006414  00016414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006418  08006418  00016418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800641c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a00  20000068  08006484  00020068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000a68  08006484  00020a68  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001077e  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ab2  00000000  00000000  00030851  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ee0  00000000  00000000  00033308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b52  00000000  00000000  000341e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014132  00000000  00000000  00034d3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012709  00000000  00000000  00048e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007cbd0  00000000  00000000  0005b575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000037f4  00000000  00000000  000d8148  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000db93c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800627c 	.word	0x0800627c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	0800627c 	.word	0x0800627c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <nutone_app_config>:
							deadline_timer_t *timer_fsm_fan,
							deadline_timer_t *timer_fsm_white,
							deadline_timer_t *timer_fsm_vyv,
							deadline_timer_t *timer_fsm_vyv_timeout,
							deadline_timer_t *timer_fsm_vyv_safe)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
 800022c:	603b      	str	r3, [r7, #0]
	nutone_app_hand->motion_hand = motion_hand;
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	687a      	ldr	r2, [r7, #4]
 8000232:	605a      	str	r2, [r3, #4]
	nutone_app_hand->nutone_dev = nutone_dev;
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	68ba      	ldr	r2, [r7, #8]
 8000238:	601a      	str	r2, [r3, #0]
	nutone_app_hand->button_white = button_white;
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	69ba      	ldr	r2, [r7, #24]
 800023e:	60da      	str	r2, [r3, #12]
	nutone_app_hand->button_fan = button_fan;
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	683a      	ldr	r2, [r7, #0]
 8000244:	609a      	str	r2, [r3, #8]
	nutone_app_hand->button_vyv = button_vyv;
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	69fa      	ldr	r2, [r7, #28]
 800024a:	611a      	str	r2, [r3, #16]
	nutone_app_hand->led_signal_hand = led_signal_hand;
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	6a3a      	ldr	r2, [r7, #32]
 8000250:	61da      	str	r2, [r3, #28]
	led_signal_start(nutone_app_hand->led_signal_hand->led_signal);
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	69db      	ldr	r3, [r3, #28]
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	0018      	movs	r0, r3
 800025a:	f000 fb6d 	bl	8000938 <led_signal_start>
	nutone_app_hand->timer_fsm_white = timer_fsm_white;
 800025e:	68fb      	ldr	r3, [r7, #12]
 8000260:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000262:	621a      	str	r2, [r3, #32]
	nutone_app_hand->timer_fsm_vyv = timer_fsm_vyv;
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000268:	625a      	str	r2, [r3, #36]	; 0x24
	nutone_app_hand->timer_fsm_vyv_safe = timer_fsm_vyv_safe;
 800026a:	68fb      	ldr	r3, [r7, #12]
 800026c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800026e:	62da      	str	r2, [r3, #44]	; 0x2c
	nutone_app_hand->timer_fsm_vyv_timeout = timer_fsm_vyv_timeout;
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000274:	629a      	str	r2, [r3, #40]	; 0x28
	nutone_app_hand->timer_fsm_fan = timer_fsm_fan;
 8000276:	68fb      	ldr	r3, [r7, #12]
 8000278:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800027a:	631a      	str	r2, [r3, #48]	; 0x30


	nutone_app_hand->signals.uv_abort = MOTION_ABORT_FALSE;
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	2236      	movs	r2, #54	; 0x36
 8000280:	2101      	movs	r1, #1
 8000282:	5499      	strb	r1, [r3, r2]
	nutone_app_hand->signals.wait = MOTION_UV_WAIT_FALSE;
 8000284:	68fb      	ldr	r3, [r7, #12]
 8000286:	2237      	movs	r2, #55	; 0x37
 8000288:	2101      	movs	r1, #1
 800028a:	5499      	strb	r1, [r3, r2]
	nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	2235      	movs	r2, #53	; 0x35
 8000290:	2100      	movs	r1, #0
 8000292:	5499      	strb	r1, [r3, r2]
	nutone_app_hand->signals.motion_light = MOTION_ISR_ATTENDED;
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	2234      	movs	r2, #52	; 0x34
 8000298:	2100      	movs	r1, #0
 800029a:	5499      	strb	r1, [r3, r2]
	return 0;
 800029c:	2300      	movs	r3, #0
}
 800029e:	0018      	movs	r0, r3
 80002a0:	46bd      	mov	sp, r7
 80002a2:	b004      	add	sp, #16
 80002a4:	bd80      	pop	{r7, pc}

080002a6 <nutone_app_process>:

uint8_t nutone_app_process(nutone_app_t *nutone_app_hand)
{
 80002a6:	b580      	push	{r7, lr}
 80002a8:	b082      	sub	sp, #8
 80002aa:	af00      	add	r7, sp, #0
 80002ac:	6078      	str	r0, [r7, #4]

	nutone_app_check_events(nutone_app_hand);
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	0018      	movs	r0, r3
 80002b2:	f000 f882 	bl	80003ba <nutone_app_check_events>

	nutone_app_fsm(nutone_app_hand);
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	0018      	movs	r0, r3
 80002ba:	f000 f809 	bl	80002d0 <nutone_app_fsm>

	nutone_app_set_outputs(nutone_app_hand);
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	0018      	movs	r0, r3
 80002c2:	f000 f905 	bl	80004d0 <nutone_app_set_outputs>

	return 0;
 80002c6:	2300      	movs	r3, #0
}
 80002c8:	0018      	movs	r0, r3
 80002ca:	46bd      	mov	sp, r7
 80002cc:	b002      	add	sp, #8
 80002ce:	bd80      	pop	{r7, pc}

080002d0 <nutone_app_fsm>:



uint8_t nutone_app_fsm(nutone_app_t *nutone_app_hand)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b082      	sub	sp, #8
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
//	nutone_app_hand->led_signal_hand->led_signal->type = LED_SIGNAL_BLINK;

//	relay_ask_on_pulse_fsm(nutone_app_hand->nutone_dev->lights->relay);

#ifdef NUTONE_APP_DEBUG_CODE
	nutone_test(nutone_app_hand);
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	0018      	movs	r0, r3
 80002dc:	f000 f80a 	bl	80002f4 <nutone_test>

	nutone_vyv_fsm(nutone_app_hand);
#endif //NUTONE_APP_DEBUG_CODE


	nutone_fsm(nutone_app_hand->nutone_dev);
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	0018      	movs	r0, r3
 80002e6:	f001 fc6f 	bl	8001bc8 <nutone_fsm>


	return 0;
 80002ea:	2300      	movs	r3, #0

}
 80002ec:	0018      	movs	r0, r3
 80002ee:	46bd      	mov	sp, r7
 80002f0:	b002      	add	sp, #8
 80002f2:	bd80      	pop	{r7, pc}

080002f4 <nutone_test>:

//TODO: (high) debug function
uint8_t nutone_test(nutone_app_t *nutone_app_hand)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
	if(nutone_app_hand->button_fan->button->edge_attended ==
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	689b      	ldr	r3, [r3, #8]
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	78db      	ldrb	r3, [r3, #3]
 8000304:	2b02      	cmp	r3, #2
 8000306:	d117      	bne.n	8000338 <nutone_test+0x44>
														BUTTON_ISR_UNATTENDED)
	{
		if(nutone_app_hand->button_fan->button->edge == BUTTON_EDGE_POSITIVE)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	689b      	ldr	r3, [r3, #8]
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	785b      	ldrb	r3, [r3, #1]
 8000310:	2b02      	cmp	r3, #2
 8000312:	d106      	bne.n	8000322 <nutone_test+0x2e>
		{
			nutone_set_command(nutone_app_hand->nutone_dev,
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	2101      	movs	r1, #1
 800031a:	0018      	movs	r0, r3
 800031c:	f001 fe78 	bl	8002010 <nutone_set_command>
 8000320:	e005      	b.n	800032e <nutone_test+0x3a>
														NUTONE_CMD_FAN_TURN_ON);
		}
		else
		{
			nutone_set_command(nutone_app_hand->nutone_dev,
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	2102      	movs	r1, #2
 8000328:	0018      	movs	r0, r3
 800032a:	f001 fe71 	bl	8002010 <nutone_set_command>
													NUTONE_CMD_FAN_TURN_OFF);
		}
		nutone_app_hand->button_fan->button->edge_attended = BUTTON_ISR_ATTENDED;
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	689b      	ldr	r3, [r3, #8]
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	2200      	movs	r2, #0
 8000336:	70da      	strb	r2, [r3, #3]
	}

	//White light test
	if(nutone_app_hand->button_white->button->edge_attended ==
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	68db      	ldr	r3, [r3, #12]
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	78db      	ldrb	r3, [r3, #3]
 8000340:	2b02      	cmp	r3, #2
 8000342:	d117      	bne.n	8000374 <nutone_test+0x80>
														BUTTON_ISR_UNATTENDED)
	{
		if(nutone_app_hand->button_white->button->edge == BUTTON_EDGE_POSITIVE)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	68db      	ldr	r3, [r3, #12]
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	785b      	ldrb	r3, [r3, #1]
 800034c:	2b02      	cmp	r3, #2
 800034e:	d106      	bne.n	800035e <nutone_test+0x6a>
		{
			nutone_set_command(nutone_app_hand->nutone_dev,
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	2103      	movs	r1, #3
 8000356:	0018      	movs	r0, r3
 8000358:	f001 fe5a 	bl	8002010 <nutone_set_command>
 800035c:	e005      	b.n	800036a <nutone_test+0x76>
													NUTONE_CMD_WHITE_TURN_ON);
		}
		else
		{
			nutone_set_command(nutone_app_hand->nutone_dev,
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	2104      	movs	r1, #4
 8000364:	0018      	movs	r0, r3
 8000366:	f001 fe53 	bl	8002010 <nutone_set_command>
													NUTONE_CMD_WHITE_TURN_OFF);
		}
		nutone_app_hand->button_white->button->edge_attended = BUTTON_ISR_ATTENDED;
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	68db      	ldr	r3, [r3, #12]
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	2200      	movs	r2, #0
 8000372:	70da      	strb	r2, [r3, #3]
	}


	//VYV test
	if(nutone_app_hand->button_vyv->button->edge_attended ==
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	691b      	ldr	r3, [r3, #16]
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	78db      	ldrb	r3, [r3, #3]
 800037c:	2b02      	cmp	r3, #2
 800037e:	d117      	bne.n	80003b0 <nutone_test+0xbc>
														BUTTON_ISR_UNATTENDED)
	{
		if(nutone_app_hand->button_vyv->button->push_status == BUTTON_PUSH_ON)
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	691b      	ldr	r3, [r3, #16]
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	789b      	ldrb	r3, [r3, #2]
 8000388:	2b01      	cmp	r3, #1
 800038a:	d106      	bne.n	800039a <nutone_test+0xa6>
		{
			nutone_set_command(nutone_app_hand->nutone_dev,
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	2105      	movs	r1, #5
 8000392:	0018      	movs	r0, r3
 8000394:	f001 fe3c 	bl	8002010 <nutone_set_command>
 8000398:	e005      	b.n	80003a6 <nutone_test+0xb2>

//			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_OFF;
		}
		else
		{
			nutone_set_command(nutone_app_hand->nutone_dev,
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	2106      	movs	r1, #6
 80003a0:	0018      	movs	r0, r3
 80003a2:	f001 fe35 	bl	8002010 <nutone_set_command>
													NUTONE_CMD_VYV_TURN_OFF);

//			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_ON;
		}
		nutone_app_hand->button_vyv->button->edge_attended = BUTTON_ISR_ATTENDED;
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	691b      	ldr	r3, [r3, #16]
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	2200      	movs	r2, #0
 80003ae:	70da      	strb	r2, [r3, #3]
	}

	return 0;
 80003b0:	2300      	movs	r3, #0
}
 80003b2:	0018      	movs	r0, r3
 80003b4:	46bd      	mov	sp, r7
 80003b6:	b002      	add	sp, #8
 80003b8:	bd80      	pop	{r7, pc}

080003ba <nutone_app_check_events>:

	return 0;
}

void nutone_app_check_events(nutone_app_t *nutone_app_hand)
{
 80003ba:	b5b0      	push	{r4, r5, r7, lr}
 80003bc:	b088      	sub	sp, #32
 80003be:	af04      	add	r7, sp, #16
 80003c0:	6078      	str	r0, [r7, #4]
	//To check UV button state:
	button_isr_status_t button_isr_stat;
	button_edge_t check_edge;


	pyd1598_read_wakeup_signal(nutone_app_hand->motion_hand->motion_sensor,
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	685b      	ldr	r3, [r3, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	240f      	movs	r4, #15
 80003ca:	193a      	adds	r2, r7, r4
 80003cc:	0011      	movs	r1, r2
 80003ce:	0018      	movs	r0, r3
 80003d0:	f000 fe17 	bl	8001002 <pyd1598_read_wakeup_signal>
															&motion_isr_status);

	if(motion_isr_status == PYD1598_MOTION_ISR_UNATTENDED)
 80003d4:	193b      	adds	r3, r7, r4
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	2b02      	cmp	r3, #2
 80003da:	d10d      	bne.n	80003f8 <nutone_app_check_events+0x3e>
	{
		nutone_app_hand->signals.motion_light = MOTION_ISR_UNATTENDED;
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	2234      	movs	r2, #52	; 0x34
 80003e0:	2102      	movs	r1, #2
 80003e2:	5499      	strb	r1, [r3, r2]
		nutone_app_hand->signals.motion_uv = MOTION_ISR_UNATTENDED;
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	2235      	movs	r2, #53	; 0x35
 80003e8:	2102      	movs	r1, #2
 80003ea:	5499      	strb	r1, [r3, r2]
		nutone_app_hand->motion_hand->motion_sensor->motion_sensed = PYD1598_MOTION_ISR_ATTENDED;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	685b      	ldr	r3, [r3, #4]
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	2258      	movs	r2, #88	; 0x58
 80003f4:	2100      	movs	r1, #0
 80003f6:	5499      	strb	r1, [r3, r2]
	}

	nutone_app_check_button_event(nutone_app_hand->button_white->btn_timer,
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	68db      	ldr	r3, [r3, #12]
 80003fc:	685a      	ldr	r2, [r3, #4]
								nutone_app_hand->button_white->button);
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	68db      	ldr	r3, [r3, #12]
	nutone_app_check_button_event(nutone_app_hand->button_white->btn_timer,
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	0019      	movs	r1, r3
 8000406:	0010      	movs	r0, r2
 8000408:	f000 f842 	bl	8000490 <nutone_app_check_button_event>
	nutone_app_check_button_event(nutone_app_hand->button_vyv->btn_timer,
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	691b      	ldr	r3, [r3, #16]
 8000410:	685a      	ldr	r2, [r3, #4]
									nutone_app_hand->button_vyv->button);
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	691b      	ldr	r3, [r3, #16]
	nutone_app_check_button_event(nutone_app_hand->button_vyv->btn_timer,
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	0019      	movs	r1, r3
 800041a:	0010      	movs	r0, r2
 800041c:	f000 f838 	bl	8000490 <nutone_app_check_button_event>
	nutone_app_check_button_event(nutone_app_hand->button_fan->btn_timer,
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	689b      	ldr	r3, [r3, #8]
 8000424:	685a      	ldr	r2, [r3, #4]
									nutone_app_hand->button_fan->button);
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	689b      	ldr	r3, [r3, #8]
	nutone_app_check_button_event(nutone_app_hand->button_fan->btn_timer,
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	0019      	movs	r1, r3
 800042e:	0010      	movs	r0, r2
 8000430:	f000 f82e 	bl	8000490 <nutone_app_check_button_event>


	//Since a push button does not maintain its state, memory is needed.
	button_check_isr_request(*nutone_app_hand->button_vyv->button,
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	691b      	ldr	r3, [r3, #16]
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	220d      	movs	r2, #13
 800043c:	18ba      	adds	r2, r7, r2
 800043e:	9203      	str	r2, [sp, #12]
 8000440:	250e      	movs	r5, #14
 8000442:	197a      	adds	r2, r7, r5
 8000444:	9202      	str	r2, [sp, #8]
 8000446:	466a      	mov	r2, sp
 8000448:	0011      	movs	r1, r2
 800044a:	001a      	movs	r2, r3
 800044c:	3210      	adds	r2, #16
 800044e:	ca11      	ldmia	r2!, {r0, r4}
 8000450:	c111      	stmia	r1!, {r0, r4}
 8000452:	6818      	ldr	r0, [r3, #0]
 8000454:	6859      	ldr	r1, [r3, #4]
 8000456:	689a      	ldr	r2, [r3, #8]
 8000458:	68db      	ldr	r3, [r3, #12]
 800045a:	f000 f93c 	bl	80006d6 <button_check_isr_request>
												&button_isr_stat, &check_edge);
	if(button_isr_stat == BUTTON_ISR_UNATTENDED)
 800045e:	197b      	adds	r3, r7, r5
 8000460:	781b      	ldrb	r3, [r3, #0]
 8000462:	2b02      	cmp	r3, #2
 8000464:	d110      	bne.n	8000488 <nutone_app_check_events+0xce>
	{
		if(nutone_app_hand->button_vyv->button->push_status != BUTTON_PUSH_ON)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	691b      	ldr	r3, [r3, #16]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	789b      	ldrb	r3, [r3, #2]
 800046e:	2b01      	cmp	r3, #1
 8000470:	d005      	beq.n	800047e <nutone_app_check_events+0xc4>
		{
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_ON;
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	691b      	ldr	r3, [r3, #16]
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	2201      	movs	r2, #1
 800047a:	709a      	strb	r2, [r3, #2]
		}
	}



}
 800047c:	e004      	b.n	8000488 <nutone_app_check_events+0xce>
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_OFF;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	691b      	ldr	r3, [r3, #16]
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	2200      	movs	r2, #0
 8000486:	709a      	strb	r2, [r3, #2]
}
 8000488:	46c0      	nop			; (mov r8, r8)
 800048a:	46bd      	mov	sp, r7
 800048c:	b004      	add	sp, #16
 800048e:	bdb0      	pop	{r4, r5, r7, pc}

08000490 <nutone_app_check_button_event>:

void nutone_app_check_button_event(deadline_timer_t *deadline_events, button_t *button)
{
 8000490:	b590      	push	{r4, r7, lr}
 8000492:	b085      	sub	sp, #20
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
 8000498:	6039      	str	r1, [r7, #0]
	deadline_timer_expired_t timer_expired;
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 800049a:	683b      	ldr	r3, [r7, #0]
 800049c:	7b5b      	ldrb	r3, [r3, #13]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d112      	bne.n	80004c8 <nutone_app_check_button_event+0x38>
	{
		//TODO: (medium) Check if a new timer should be configured
		deadline_timer_check(deadline_events, &timer_expired);
 80004a2:	240f      	movs	r4, #15
 80004a4:	193a      	adds	r2, r7, r4
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	0011      	movs	r1, r2
 80004aa:	0018      	movs	r0, r3
 80004ac:	f001 fe5a 	bl	8002164 <deadline_timer_check>

		if(timer_expired == TIMER_EXPIRED_TRUE)
 80004b0:	193b      	adds	r3, r7, r4
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	2b01      	cmp	r3, #1
 80004b6:	d107      	bne.n	80004c8 <nutone_app_check_button_event+0x38>
		{
			button_debounce_fsm(button);
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	0018      	movs	r0, r3
 80004bc:	f000 f858 	bl	8000570 <button_debounce_fsm>
			deadline_timer_set_initial_time(deadline_events);
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	0018      	movs	r0, r3
 80004c4:	f001 fe85 	bl	80021d2 <deadline_timer_set_initial_time>
		}
	}
}
 80004c8:	46c0      	nop			; (mov r8, r8)
 80004ca:	46bd      	mov	sp, r7
 80004cc:	b005      	add	sp, #20
 80004ce:	bd90      	pop	{r4, r7, pc}

080004d0 <nutone_app_set_outputs>:


void nutone_app_set_outputs(nutone_app_t *nutone_app_hand)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	output_fsm_ctrl(nutone_app_hand->nutone_dev->lights->relay,
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	681a      	ldr	r2, [r3, #0]
					nutone_app_hand->nutone_dev->lights->deadline_timer);
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	681b      	ldr	r3, [r3, #0]
	output_fsm_ctrl(nutone_app_hand->nutone_dev->lights->relay,
 80004e6:	685b      	ldr	r3, [r3, #4]
 80004e8:	0019      	movs	r1, r3
 80004ea:	0010      	movs	r0, r2
 80004ec:	f001 ff16 	bl	800231c <output_fsm_ctrl>

	output_fsm_ctrl(nutone_app_hand->nutone_dev->fan->relay,
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	685b      	ldr	r3, [r3, #4]
 80004f6:	681a      	ldr	r2, [r3, #0]
					nutone_app_hand->nutone_dev->fan->deadline_timer);
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	685b      	ldr	r3, [r3, #4]
	output_fsm_ctrl(nutone_app_hand->nutone_dev->fan->relay,
 80004fe:	685b      	ldr	r3, [r3, #4]
 8000500:	0019      	movs	r1, r3
 8000502:	0010      	movs	r0, r2
 8000504:	f001 ff0a 	bl	800231c <output_fsm_ctrl>

	output_led_indicator(nutone_app_hand->led_signal_hand->led_signal,
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	69db      	ldr	r3, [r3, #28]
 800050c:	681a      	ldr	r2, [r3, #0]
							nutone_app_hand->led_signal_hand->led_signal_timer);
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	69db      	ldr	r3, [r3, #28]
	output_led_indicator(nutone_app_hand->led_signal_hand->led_signal,
 8000512:	685b      	ldr	r3, [r3, #4]
 8000514:	0019      	movs	r1, r3
 8000516:	0010      	movs	r0, r2
 8000518:	f001 ff78 	bl	800240c <output_led_indicator>

}
 800051c:	46c0      	nop			; (mov r8, r8)
 800051e:	46bd      	mov	sp, r7
 8000520:	b002      	add	sp, #8
 8000522:	bd80      	pop	{r7, pc}

08000524 <button_setup>:

#include "BoardSupport/button.h"


uint8_t button_setup(button_t *button, button_gpio_t hardware_input)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b084      	sub	sp, #16
 8000528:	af00      	add	r7, sp, #0
 800052a:	60f8      	str	r0, [r7, #12]
 800052c:	1d3b      	adds	r3, r7, #4
 800052e:	6019      	str	r1, [r3, #0]
 8000530:	605a      	str	r2, [r3, #4]

	button->hardware_input = hardware_input;
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	1d3a      	adds	r2, r7, #4
 8000536:	3304      	adds	r3, #4
 8000538:	ca03      	ldmia	r2!, {r0, r1}
 800053a:	c303      	stmia	r3!, {r0, r1}
	button->edge = BUTTON_EDGE_NOT_DETECTED;
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	2200      	movs	r2, #0
 8000540:	705a      	strb	r2, [r3, #1]
	button->edge_attended = BUTTON_ISR_ATTENDED;
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	2200      	movs	r2, #0
 8000546:	70da      	strb	r2, [r3, #3]
	button->debounce_fsm_state = BUTTON_DEBOUNCE_IDLE;
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	2200      	movs	r2, #0
 800054c:	731a      	strb	r2, [r3, #12]
	button->debounce_lock = BUTTON_DEBOUNCE_LOCK_OFF;
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	2201      	movs	r2, #1
 8000552:	735a      	strb	r2, [r3, #13]
	button->debounce_idx = 0;
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	2200      	movs	r2, #0
 8000558:	611a      	str	r2, [r3, #16]
	button->debounce_count_limit = 1;
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	2201      	movs	r2, #1
 800055e:	615a      	str	r2, [r3, #20]
	button->push_status = BUTTON_PUSH_OFF;//For push button only
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	2200      	movs	r2, #0
 8000564:	709a      	strb	r2, [r3, #2]

	return 0;
 8000566:	2300      	movs	r3, #0

}
 8000568:	0018      	movs	r0, r3
 800056a:	46bd      	mov	sp, r7
 800056c:	b004      	add	sp, #16
 800056e:	bd80      	pop	{r7, pc}

08000570 <button_debounce_fsm>:


uint8_t button_debounce_fsm(button_t *button)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b088      	sub	sp, #32
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	button_debounce_state_fsm_t debounce_fsm_state = button->debounce_fsm_state;
 8000578:	211f      	movs	r1, #31
 800057a:	187b      	adds	r3, r7, r1
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	7b12      	ldrb	r2, [r2, #12]
 8000580:	701a      	strb	r2, [r3, #0]
	button_edge_t edge = button->edge;
 8000582:	2317      	movs	r3, #23
 8000584:	18fb      	adds	r3, r7, r3
 8000586:	687a      	ldr	r2, [r7, #4]
 8000588:	7852      	ldrb	r2, [r2, #1]
 800058a:	701a      	strb	r2, [r3, #0]
	uint32_t debounce_idx = button->debounce_idx;
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	691b      	ldr	r3, [r3, #16]
 8000590:	61bb      	str	r3, [r7, #24]
	uint32_t debounce_count_limit = button->debounce_count_limit;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	695b      	ldr	r3, [r3, #20]
 8000596:	613b      	str	r3, [r7, #16]
	button_status_t button_status;

	switch(debounce_fsm_state)
 8000598:	187b      	adds	r3, r7, r1
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b02      	cmp	r3, #2
 800059e:	d022      	beq.n	80005e6 <button_debounce_fsm+0x76>
 80005a0:	dc36      	bgt.n	8000610 <button_debounce_fsm+0xa0>
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d002      	beq.n	80005ac <button_debounce_fsm+0x3c>
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d011      	beq.n	80005ce <button_debounce_fsm+0x5e>
 80005aa:	e031      	b.n	8000610 <button_debounce_fsm+0xa0>
	{
		case BUTTON_DEBOUNCE_IDLE:

			if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	7b5b      	ldrb	r3, [r3, #13]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d132      	bne.n	800061a <button_debounce_fsm+0xaa>
			{
				if(debounce_count_limit == 0)
 80005b4:	693b      	ldr	r3, [r7, #16]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d104      	bne.n	80005c4 <button_debounce_fsm+0x54>
				{
					debounce_fsm_state = BUTTON_DEBOUNCE_CLEAR_LOCK;
 80005ba:	231f      	movs	r3, #31
 80005bc:	18fb      	adds	r3, r7, r3
 80005be:	2202      	movs	r2, #2
 80005c0:	701a      	strb	r2, [r3, #0]
				else
				{
					debounce_fsm_state = BUTTON_DEBOUNCE_WAIT;
				}
			}
			break;
 80005c2:	e02a      	b.n	800061a <button_debounce_fsm+0xaa>
					debounce_fsm_state = BUTTON_DEBOUNCE_WAIT;
 80005c4:	231f      	movs	r3, #31
 80005c6:	18fb      	adds	r3, r7, r3
 80005c8:	2201      	movs	r2, #1
 80005ca:	701a      	strb	r2, [r3, #0]
			break;
 80005cc:	e025      	b.n	800061a <button_debounce_fsm+0xaa>
		case BUTTON_DEBOUNCE_WAIT:

			if(debounce_idx >= debounce_count_limit)
 80005ce:	69ba      	ldr	r2, [r7, #24]
 80005d0:	693b      	ldr	r3, [r7, #16]
 80005d2:	429a      	cmp	r2, r3
 80005d4:	d303      	bcc.n	80005de <button_debounce_fsm+0x6e>
			{
				debounce_fsm_state = BUTTON_DEBOUNCE_CLEAR_LOCK;
 80005d6:	231f      	movs	r3, #31
 80005d8:	18fb      	adds	r3, r7, r3
 80005da:	2202      	movs	r2, #2
 80005dc:	701a      	strb	r2, [r3, #0]
			}
			debounce_idx++;
 80005de:	69bb      	ldr	r3, [r7, #24]
 80005e0:	3301      	adds	r3, #1
 80005e2:	61bb      	str	r3, [r7, #24]

			break;
 80005e4:	e01a      	b.n	800061c <button_debounce_fsm+0xac>
		case BUTTON_DEBOUNCE_CLEAR_LOCK:

			button->edge_attended = BUTTON_ISR_UNATTENDED;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	2202      	movs	r2, #2
 80005ea:	70da      	strb	r2, [r3, #3]
			button->debounce_idx = 0;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	2200      	movs	r2, #0
 80005f0:	611a      	str	r2, [r3, #16]
			button->debounce_lock = BUTTON_DEBOUNCE_LOCK_OFF;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2201      	movs	r2, #1
 80005f6:	735a      	strb	r2, [r3, #13]
			button_get_status(button, &button_status);
 80005f8:	230f      	movs	r3, #15
 80005fa:	18fa      	adds	r2, r7, r3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	0011      	movs	r1, r2
 8000600:	0018      	movs	r0, r3
 8000602:	f000 f843 	bl	800068c <button_get_status>

			debounce_fsm_state = BUTTON_DEBOUNCE_IDLE;
 8000606:	231f      	movs	r3, #31
 8000608:	18fb      	adds	r3, r7, r3
 800060a:	2200      	movs	r2, #0
 800060c:	701a      	strb	r2, [r3, #0]

			break;
 800060e:	e005      	b.n	800061c <button_debounce_fsm+0xac>
		default:
			debounce_fsm_state = BUTTON_DEBOUNCE_IDLE;
 8000610:	231f      	movs	r3, #31
 8000612:	18fb      	adds	r3, r7, r3
 8000614:	2200      	movs	r2, #0
 8000616:	701a      	strb	r2, [r3, #0]
			break;
 8000618:	e000      	b.n	800061c <button_debounce_fsm+0xac>
			break;
 800061a:	46c0      	nop			; (mov r8, r8)
	}

	button->debounce_fsm_state = debounce_fsm_state;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	221f      	movs	r2, #31
 8000620:	18ba      	adds	r2, r7, r2
 8000622:	7812      	ldrb	r2, [r2, #0]
 8000624:	731a      	strb	r2, [r3, #12]
	button->edge = edge;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2217      	movs	r2, #23
 800062a:	18ba      	adds	r2, r7, r2
 800062c:	7812      	ldrb	r2, [r2, #0]
 800062e:	705a      	strb	r2, [r3, #1]
	button->debounce_idx = debounce_idx;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	69ba      	ldr	r2, [r7, #24]
 8000634:	611a      	str	r2, [r3, #16]

	return 0;
 8000636:	2300      	movs	r3, #0
}
 8000638:	0018      	movs	r0, r3
 800063a:	46bd      	mov	sp, r7
 800063c:	b008      	add	sp, #32
 800063e:	bd80      	pop	{r7, pc}

08000640 <button_positive_edge_detected>:

}


uint8_t button_positive_edge_detected(button_t *button)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]

	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	7b5b      	ldrb	r3, [r3, #13]
 800064c:	2b01      	cmp	r3, #1
 800064e:	d105      	bne.n	800065c <button_positive_edge_detected+0x1c>
	{
		button->edge = BUTTON_EDGE_POSITIVE;
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	2202      	movs	r2, #2
 8000654:	705a      	strb	r2, [r3, #1]
		button->debounce_lock = BUTTON_DEBOUNCE_LOCK_ON;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	2200      	movs	r2, #0
 800065a:	735a      	strb	r2, [r3, #13]
	}
	return 0;
 800065c:	2300      	movs	r3, #0
}
 800065e:	0018      	movs	r0, r3
 8000660:	46bd      	mov	sp, r7
 8000662:	b002      	add	sp, #8
 8000664:	bd80      	pop	{r7, pc}

08000666 <button_negative_edge_detected>:

uint8_t button_negative_edge_detected(button_t *button)
{
 8000666:	b580      	push	{r7, lr}
 8000668:	b082      	sub	sp, #8
 800066a:	af00      	add	r7, sp, #0
 800066c:	6078      	str	r0, [r7, #4]
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	7b5b      	ldrb	r3, [r3, #13]
 8000672:	2b01      	cmp	r3, #1
 8000674:	d105      	bne.n	8000682 <button_negative_edge_detected+0x1c>
	{
		button->edge = BUTTON_EDGE_NEGATIVE;
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	2201      	movs	r2, #1
 800067a:	705a      	strb	r2, [r3, #1]
		button->debounce_lock = BUTTON_DEBOUNCE_LOCK_ON;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	2200      	movs	r2, #0
 8000680:	735a      	strb	r2, [r3, #13]
	}
	return 0;
 8000682:	2300      	movs	r3, #0
}
 8000684:	0018      	movs	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	b002      	add	sp, #8
 800068a:	bd80      	pop	{r7, pc}

0800068c <button_get_status>:
	button->edge = BUTTON_EDGE_NOT_DETECTED;
	return 0;
}

uint8_t button_get_status(button_t *button, button_status_t *status)
{
 800068c:	b5b0      	push	{r4, r5, r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	6039      	str	r1, [r7, #0]
	GPIO_PinState pin_value;
	pin_value = HAL_GPIO_ReadPin(button->hardware_input.port,
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	685a      	ldr	r2, [r3, #4]
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	891b      	ldrh	r3, [r3, #8]
 800069e:	250f      	movs	r5, #15
 80006a0:	197c      	adds	r4, r7, r5
 80006a2:	0019      	movs	r1, r3
 80006a4:	0010      	movs	r0, r2
 80006a6:	f004 f879 	bl	800479c <HAL_GPIO_ReadPin>
 80006aa:	0003      	movs	r3, r0
 80006ac:	7023      	strb	r3, [r4, #0]
												button->hardware_input.pin);
	if(pin_value == GPIO_PIN_SET)
 80006ae:	197b      	adds	r3, r7, r5
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	2b01      	cmp	r3, #1
 80006b4:	d103      	bne.n	80006be <button_get_status+0x32>
	{
		button->status = BUTTON_ON;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	2201      	movs	r2, #1
 80006ba:	701a      	strb	r2, [r3, #0]
 80006bc:	e002      	b.n	80006c4 <button_get_status+0x38>
	}
	else
	{
		button->status = BUTTON_OFF;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	2200      	movs	r2, #0
 80006c2:	701a      	strb	r2, [r3, #0]
	}

	*status = button->status;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	781a      	ldrb	r2, [r3, #0]
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	701a      	strb	r2, [r3, #0]

	return 0;
 80006cc:	2300      	movs	r3, #0
}
 80006ce:	0018      	movs	r0, r3
 80006d0:	46bd      	mov	sp, r7
 80006d2:	b004      	add	sp, #16
 80006d4:	bdb0      	pop	{r4, r5, r7, pc}

080006d6 <button_check_isr_request>:


uint8_t button_check_isr_request(button_t button,
									button_isr_status_t *button_isr_status,
									button_edge_t *edge)
{
 80006d6:	b084      	sub	sp, #16
 80006d8:	b5b0      	push	{r4, r5, r7, lr}
 80006da:	af00      	add	r7, sp, #0
 80006dc:	250c      	movs	r5, #12
 80006de:	1d2c      	adds	r4, r5, #4
 80006e0:	19e4      	adds	r4, r4, r7
 80006e2:	6020      	str	r0, [r4, #0]
 80006e4:	6061      	str	r1, [r4, #4]
 80006e6:	60a2      	str	r2, [r4, #8]
 80006e8:	60e3      	str	r3, [r4, #12]
	*button_isr_status = button.edge_attended;
 80006ea:	0029      	movs	r1, r5
 80006ec:	1d0b      	adds	r3, r1, #4
 80006ee:	19db      	adds	r3, r3, r7
 80006f0:	78da      	ldrb	r2, [r3, #3]
 80006f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006f4:	701a      	strb	r2, [r3, #0]
	*edge = button.edge;
 80006f6:	1d0b      	adds	r3, r1, #4
 80006f8:	19db      	adds	r3, r3, r7
 80006fa:	785a      	ldrb	r2, [r3, #1]
 80006fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006fe:	701a      	strb	r2, [r3, #0]
	return 0;
 8000700:	2300      	movs	r3, #0
}
 8000702:	0018      	movs	r0, r3
 8000704:	46bd      	mov	sp, r7
 8000706:	bcb0      	pop	{r4, r5, r7}
 8000708:	bc08      	pop	{r3}
 800070a:	b004      	add	sp, #16
 800070c:	4718      	bx	r3

0800070e <led_signal_setup>:
 */

#include "BoardSupport/led_indicator.h"

uint8_t led_signal_setup(led_signal_t *led_signal, led_signal_gpio_t gpio)
{
 800070e:	b580      	push	{r7, lr}
 8000710:	b084      	sub	sp, #16
 8000712:	af00      	add	r7, sp, #0
 8000714:	60f8      	str	r0, [r7, #12]
 8000716:	1d3b      	adds	r3, r7, #4
 8000718:	6019      	str	r1, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
	led_signal->gpio = gpio;
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	1d3a      	adds	r2, r7, #4
 8000720:	ca03      	ldmia	r2!, {r0, r1}
 8000722:	c303      	stmia	r3!, {r0, r1}
	led_signal->type = LED_SIGNAL_OFF;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	2200      	movs	r2, #0
 8000728:	725a      	strb	r2, [r3, #9]

	return 0;
 800072a:	2300      	movs	r3, #0
}
 800072c:	0018      	movs	r0, r3
 800072e:	46bd      	mov	sp, r7
 8000730:	b004      	add	sp, #16
 8000732:	bd80      	pop	{r7, pc}

08000734 <led_signal_fsm>:



uint8_t led_signal_fsm(led_signal_t *led_signal)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
	led_signal_type_t type = led_signal->type;
 800073c:	210f      	movs	r1, #15
 800073e:	187b      	adds	r3, r7, r1
 8000740:	687a      	ldr	r2, [r7, #4]
 8000742:	7a52      	ldrb	r2, [r2, #9]
 8000744:	701a      	strb	r2, [r3, #0]

	switch(type)
 8000746:	187b      	adds	r3, r7, r1
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	2b03      	cmp	r3, #3
 800074c:	d01c      	beq.n	8000788 <led_signal_fsm+0x54>
 800074e:	dc1d      	bgt.n	800078c <led_signal_fsm+0x58>
 8000750:	2b02      	cmp	r3, #2
 8000752:	d014      	beq.n	800077e <led_signal_fsm+0x4a>
 8000754:	dc1a      	bgt.n	800078c <led_signal_fsm+0x58>
 8000756:	2b00      	cmp	r3, #0
 8000758:	d002      	beq.n	8000760 <led_signal_fsm+0x2c>
 800075a:	2b01      	cmp	r3, #1
 800075c:	d00a      	beq.n	8000774 <led_signal_fsm+0x40>
			led_signal_togle_fsm(led_signal);
			break;
		case LED_SIGNAL_BLINK_2:
			break;
		default:
			break;
 800075e:	e015      	b.n	800078c <led_signal_fsm+0x58>
			led_signal_turn_off(*led_signal);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	6818      	ldr	r0, [r3, #0]
 8000764:	6859      	ldr	r1, [r3, #4]
 8000766:	689a      	ldr	r2, [r3, #8]
 8000768:	f000 f912 	bl	8000990 <led_signal_turn_off>
			led_signal->state = LED_SIGNAL_STATE_IDDLE;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	2200      	movs	r2, #0
 8000770:	729a      	strb	r2, [r3, #10]
			break;
 8000772:	e00c      	b.n	800078e <led_signal_fsm+0x5a>
			led_signal_solid_fsm(led_signal);
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	0018      	movs	r0, r3
 8000778:	f000 f81e 	bl	80007b8 <led_signal_solid_fsm>
			break;
 800077c:	e007      	b.n	800078e <led_signal_fsm+0x5a>
			led_signal_togle_fsm(led_signal);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	0018      	movs	r0, r3
 8000782:	f000 f876 	bl	8000872 <led_signal_togle_fsm>
			break;
 8000786:	e002      	b.n	800078e <led_signal_fsm+0x5a>
			break;
 8000788:	46c0      	nop			; (mov r8, r8)
 800078a:	e000      	b.n	800078e <led_signal_fsm+0x5a>
			break;
 800078c:	46c0      	nop			; (mov r8, r8)
	}

	return 0;
 800078e:	2300      	movs	r3, #0
}
 8000790:	0018      	movs	r0, r3
 8000792:	46bd      	mov	sp, r7
 8000794:	b004      	add	sp, #16
 8000796:	bd80      	pop	{r7, pc}

08000798 <led_signal_type_selector>:



uint8_t led_signal_type_selector(led_signal_t *led_signal,
												led_signal_type_t type)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
 80007a0:	000a      	movs	r2, r1
 80007a2:	1cfb      	adds	r3, r7, #3
 80007a4:	701a      	strb	r2, [r3, #0]
	led_signal->type = type;
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	1cfa      	adds	r2, r7, #3
 80007aa:	7812      	ldrb	r2, [r2, #0]
 80007ac:	725a      	strb	r2, [r3, #9]
	return 0;
 80007ae:	2300      	movs	r3, #0
}
 80007b0:	0018      	movs	r0, r3
 80007b2:	46bd      	mov	sp, r7
 80007b4:	b002      	add	sp, #8
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <led_signal_solid_fsm>:

uint8_t led_signal_solid_fsm(led_signal_t *led_signal)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
	led_signal_fsm_state_t state = led_signal->state;
 80007c0:	210f      	movs	r1, #15
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	687a      	ldr	r2, [r7, #4]
 80007c6:	7a92      	ldrb	r2, [r2, #10]
 80007c8:	701a      	strb	r2, [r3, #0]
	led_signal_ctrl_t control = led_signal->control;
 80007ca:	230e      	movs	r3, #14
 80007cc:	18fb      	adds	r3, r7, r3
 80007ce:	687a      	ldr	r2, [r7, #4]
 80007d0:	7a12      	ldrb	r2, [r2, #8]
 80007d2:	701a      	strb	r2, [r3, #0]


	switch(state)
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	2b04      	cmp	r3, #4
 80007da:	d027      	beq.n	800082c <led_signal_solid_fsm+0x74>
 80007dc:	dc31      	bgt.n	8000842 <led_signal_solid_fsm+0x8a>
 80007de:	2b02      	cmp	r3, #2
 80007e0:	d01a      	beq.n	8000818 <led_signal_solid_fsm+0x60>
 80007e2:	dc2e      	bgt.n	8000842 <led_signal_solid_fsm+0x8a>
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d002      	beq.n	80007ee <led_signal_solid_fsm+0x36>
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d00a      	beq.n	8000802 <led_signal_solid_fsm+0x4a>
 80007ec:	e029      	b.n	8000842 <led_signal_solid_fsm+0x8a>
	{
		case LED_SIGNAL_STATE_IDDLE:
			if(control == LED_SIGNAL_CTRL_START)
 80007ee:	230e      	movs	r3, #14
 80007f0:	18fb      	adds	r3, r7, r3
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d12f      	bne.n	8000858 <led_signal_solid_fsm+0xa0>
			{
				state = LED_SIGNAL_STATE_ON;
 80007f8:	230f      	movs	r3, #15
 80007fa:	18fb      	adds	r3, r7, r3
 80007fc:	2201      	movs	r2, #1
 80007fe:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000800:	e02a      	b.n	8000858 <led_signal_solid_fsm+0xa0>
		case LED_SIGNAL_STATE_ON:
			led_signal_turn_on(*led_signal);
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	6818      	ldr	r0, [r3, #0]
 8000806:	6859      	ldr	r1, [r3, #4]
 8000808:	689a      	ldr	r2, [r3, #8]
 800080a:	f000 f8ad 	bl	8000968 <led_signal_turn_on>
			state = LED_SIGNAL_STATE_SOLID_ON;
 800080e:	230f      	movs	r3, #15
 8000810:	18fb      	adds	r3, r7, r3
 8000812:	2202      	movs	r2, #2
 8000814:	701a      	strb	r2, [r3, #0]
			break;
 8000816:	e022      	b.n	800085e <led_signal_solid_fsm+0xa6>
		case LED_SIGNAL_STATE_SOLID_ON:

			if(control == LED_SIGNAL_CTRL_STOP)
 8000818:	230e      	movs	r3, #14
 800081a:	18fb      	adds	r3, r7, r3
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	2b01      	cmp	r3, #1
 8000820:	d11c      	bne.n	800085c <led_signal_solid_fsm+0xa4>
			{
				state = LED_SIGNAL_STATE_END;
 8000822:	230f      	movs	r3, #15
 8000824:	18fb      	adds	r3, r7, r3
 8000826:	2204      	movs	r2, #4
 8000828:	701a      	strb	r2, [r3, #0]
			}
			break;
 800082a:	e017      	b.n	800085c <led_signal_solid_fsm+0xa4>
		case LED_SIGNAL_STATE_END:
			led_signal_turn_off(*led_signal);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	6818      	ldr	r0, [r3, #0]
 8000830:	6859      	ldr	r1, [r3, #4]
 8000832:	689a      	ldr	r2, [r3, #8]
 8000834:	f000 f8ac 	bl	8000990 <led_signal_turn_off>
			state = LED_SIGNAL_STATE_IDDLE;
 8000838:	230f      	movs	r3, #15
 800083a:	18fb      	adds	r3, r7, r3
 800083c:	2200      	movs	r2, #0
 800083e:	701a      	strb	r2, [r3, #0]
			break;
 8000840:	e00d      	b.n	800085e <led_signal_solid_fsm+0xa6>
		default:
			state = LED_SIGNAL_STATE_IDDLE;
 8000842:	230f      	movs	r3, #15
 8000844:	18fb      	adds	r3, r7, r3
 8000846:	2200      	movs	r2, #0
 8000848:	701a      	strb	r2, [r3, #0]
			led_signal_turn_off(*led_signal);
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	6818      	ldr	r0, [r3, #0]
 800084e:	6859      	ldr	r1, [r3, #4]
 8000850:	689a      	ldr	r2, [r3, #8]
 8000852:	f000 f89d 	bl	8000990 <led_signal_turn_off>
			break;
 8000856:	e002      	b.n	800085e <led_signal_solid_fsm+0xa6>
			break;
 8000858:	46c0      	nop			; (mov r8, r8)
 800085a:	e000      	b.n	800085e <led_signal_solid_fsm+0xa6>
			break;
 800085c:	46c0      	nop			; (mov r8, r8)

	}

	led_signal->state = state;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	220f      	movs	r2, #15
 8000862:	18ba      	adds	r2, r7, r2
 8000864:	7812      	ldrb	r2, [r2, #0]
 8000866:	729a      	strb	r2, [r3, #10]

	return 0;
 8000868:	2300      	movs	r3, #0
}
 800086a:	0018      	movs	r0, r3
 800086c:	46bd      	mov	sp, r7
 800086e:	b004      	add	sp, #16
 8000870:	bd80      	pop	{r7, pc}

08000872 <led_signal_togle_fsm>:

uint8_t led_signal_togle_fsm(led_signal_t *led_signal)
{
 8000872:	b580      	push	{r7, lr}
 8000874:	b084      	sub	sp, #16
 8000876:	af00      	add	r7, sp, #0
 8000878:	6078      	str	r0, [r7, #4]
	led_signal_fsm_state_t state = led_signal->state;
 800087a:	210f      	movs	r1, #15
 800087c:	187b      	adds	r3, r7, r1
 800087e:	687a      	ldr	r2, [r7, #4]
 8000880:	7a92      	ldrb	r2, [r2, #10]
 8000882:	701a      	strb	r2, [r3, #0]
	led_signal_ctrl_t control = led_signal->control;
 8000884:	230e      	movs	r3, #14
 8000886:	18fb      	adds	r3, r7, r3
 8000888:	687a      	ldr	r2, [r7, #4]
 800088a:	7a12      	ldrb	r2, [r2, #8]
 800088c:	701a      	strb	r2, [r3, #0]


	switch(state)
 800088e:	187b      	adds	r3, r7, r1
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b04      	cmp	r3, #4
 8000894:	d02d      	beq.n	80008f2 <led_signal_togle_fsm+0x80>
 8000896:	dc37      	bgt.n	8000908 <led_signal_togle_fsm+0x96>
 8000898:	2b03      	cmp	r3, #3
 800089a:	d01a      	beq.n	80008d2 <led_signal_togle_fsm+0x60>
 800089c:	dc34      	bgt.n	8000908 <led_signal_togle_fsm+0x96>
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d002      	beq.n	80008a8 <led_signal_togle_fsm+0x36>
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d00a      	beq.n	80008bc <led_signal_togle_fsm+0x4a>
 80008a6:	e02f      	b.n	8000908 <led_signal_togle_fsm+0x96>
	{
		case LED_SIGNAL_STATE_IDDLE:
			if(control == LED_SIGNAL_CTRL_START)
 80008a8:	230e      	movs	r3, #14
 80008aa:	18fb      	adds	r3, r7, r3
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d135      	bne.n	800091e <led_signal_togle_fsm+0xac>
			{
				state = LED_SIGNAL_STATE_ON;
 80008b2:	230f      	movs	r3, #15
 80008b4:	18fb      	adds	r3, r7, r3
 80008b6:	2201      	movs	r2, #1
 80008b8:	701a      	strb	r2, [r3, #0]
			}
			break;
 80008ba:	e030      	b.n	800091e <led_signal_togle_fsm+0xac>
		case LED_SIGNAL_STATE_ON:
			led_signal_turn_on(*led_signal);
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	6818      	ldr	r0, [r3, #0]
 80008c0:	6859      	ldr	r1, [r3, #4]
 80008c2:	689a      	ldr	r2, [r3, #8]
 80008c4:	f000 f850 	bl	8000968 <led_signal_turn_on>
			state = LED_SIGNAL_STATE_TOGLE;
 80008c8:	230f      	movs	r3, #15
 80008ca:	18fb      	adds	r3, r7, r3
 80008cc:	2203      	movs	r2, #3
 80008ce:	701a      	strb	r2, [r3, #0]
			break;
 80008d0:	e028      	b.n	8000924 <led_signal_togle_fsm+0xb2>
		case LED_SIGNAL_STATE_TOGLE:

			led_signal_toggle(*led_signal);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6818      	ldr	r0, [r3, #0]
 80008d6:	6859      	ldr	r1, [r3, #4]
 80008d8:	689a      	ldr	r2, [r3, #8]
 80008da:	f000 f86d 	bl	80009b8 <led_signal_toggle>

			if(control == LED_SIGNAL_CTRL_STOP)
 80008de:	230e      	movs	r3, #14
 80008e0:	18fb      	adds	r3, r7, r3
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d11c      	bne.n	8000922 <led_signal_togle_fsm+0xb0>
			{
				state = LED_SIGNAL_STATE_END;
 80008e8:	230f      	movs	r3, #15
 80008ea:	18fb      	adds	r3, r7, r3
 80008ec:	2204      	movs	r2, #4
 80008ee:	701a      	strb	r2, [r3, #0]
			}
			break;
 80008f0:	e017      	b.n	8000922 <led_signal_togle_fsm+0xb0>
		case LED_SIGNAL_STATE_END:
			led_signal_turn_off(*led_signal);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	6818      	ldr	r0, [r3, #0]
 80008f6:	6859      	ldr	r1, [r3, #4]
 80008f8:	689a      	ldr	r2, [r3, #8]
 80008fa:	f000 f849 	bl	8000990 <led_signal_turn_off>
			state = LED_SIGNAL_STATE_IDDLE;
 80008fe:	230f      	movs	r3, #15
 8000900:	18fb      	adds	r3, r7, r3
 8000902:	2200      	movs	r2, #0
 8000904:	701a      	strb	r2, [r3, #0]
			break;
 8000906:	e00d      	b.n	8000924 <led_signal_togle_fsm+0xb2>
		default:
			state = LED_SIGNAL_STATE_IDDLE;
 8000908:	230f      	movs	r3, #15
 800090a:	18fb      	adds	r3, r7, r3
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]
			led_signal_turn_off(*led_signal);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	6818      	ldr	r0, [r3, #0]
 8000914:	6859      	ldr	r1, [r3, #4]
 8000916:	689a      	ldr	r2, [r3, #8]
 8000918:	f000 f83a 	bl	8000990 <led_signal_turn_off>
			break;
 800091c:	e002      	b.n	8000924 <led_signal_togle_fsm+0xb2>
			break;
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	e000      	b.n	8000924 <led_signal_togle_fsm+0xb2>
			break;
 8000922:	46c0      	nop			; (mov r8, r8)

	}

	led_signal->state = state;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	220f      	movs	r2, #15
 8000928:	18ba      	adds	r2, r7, r2
 800092a:	7812      	ldrb	r2, [r2, #0]
 800092c:	729a      	strb	r2, [r3, #10]

	return 0;
 800092e:	2300      	movs	r3, #0
}
 8000930:	0018      	movs	r0, r3
 8000932:	46bd      	mov	sp, r7
 8000934:	b004      	add	sp, #16
 8000936:	bd80      	pop	{r7, pc}

08000938 <led_signal_start>:


uint8_t led_signal_start(led_signal_t *led_signal)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
	led_signal->control = LED_SIGNAL_CTRL_START;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2200      	movs	r2, #0
 8000944:	721a      	strb	r2, [r3, #8]

	return 0;
 8000946:	2300      	movs	r3, #0
}
 8000948:	0018      	movs	r0, r3
 800094a:	46bd      	mov	sp, r7
 800094c:	b002      	add	sp, #8
 800094e:	bd80      	pop	{r7, pc}

08000950 <led_signal_stop>:
uint8_t led_signal_stop(led_signal_t *led_signal)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
	led_signal->control = LED_SIGNAL_CTRL_STOP;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	2201      	movs	r2, #1
 800095c:	721a      	strb	r2, [r3, #8]

	return 0;
 800095e:	2300      	movs	r3, #0
}
 8000960:	0018      	movs	r0, r3
 8000962:	46bd      	mov	sp, r7
 8000964:	b002      	add	sp, #8
 8000966:	bd80      	pop	{r7, pc}

08000968 <led_signal_turn_on>:

uint8_t led_signal_turn_on(led_signal_t led_signal)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	1d3b      	adds	r3, r7, #4
 8000970:	6018      	str	r0, [r3, #0]
 8000972:	6059      	str	r1, [r3, #4]
 8000974:	609a      	str	r2, [r3, #8]
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin, GPIO_PIN_SET);
 8000976:	1d3b      	adds	r3, r7, #4
 8000978:	6818      	ldr	r0, [r3, #0]
 800097a:	1d3b      	adds	r3, r7, #4
 800097c:	889b      	ldrh	r3, [r3, #4]
 800097e:	2201      	movs	r2, #1
 8000980:	0019      	movs	r1, r3
 8000982:	f003 ff28 	bl	80047d6 <HAL_GPIO_WritePin>
	return 0;
 8000986:	2300      	movs	r3, #0
}
 8000988:	0018      	movs	r0, r3
 800098a:	46bd      	mov	sp, r7
 800098c:	b004      	add	sp, #16
 800098e:	bd80      	pop	{r7, pc}

08000990 <led_signal_turn_off>:

uint8_t led_signal_turn_off(led_signal_t led_signal)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	1d3b      	adds	r3, r7, #4
 8000998:	6018      	str	r0, [r3, #0]
 800099a:	6059      	str	r1, [r3, #4]
 800099c:	609a      	str	r2, [r3, #8]
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin,
 800099e:	1d3b      	adds	r3, r7, #4
 80009a0:	6818      	ldr	r0, [r3, #0]
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	889b      	ldrh	r3, [r3, #4]
 80009a6:	2200      	movs	r2, #0
 80009a8:	0019      	movs	r1, r3
 80009aa:	f003 ff14 	bl	80047d6 <HAL_GPIO_WritePin>
													GPIO_PIN_RESET);
	return 0;
 80009ae:	2300      	movs	r3, #0
}
 80009b0:	0018      	movs	r0, r3
 80009b2:	46bd      	mov	sp, r7
 80009b4:	b004      	add	sp, #16
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <led_signal_toggle>:

uint8_t led_signal_toggle(led_signal_t led_signal)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	1d3b      	adds	r3, r7, #4
 80009c0:	6018      	str	r0, [r3, #0]
 80009c2:	6059      	str	r1, [r3, #4]
 80009c4:	609a      	str	r2, [r3, #8]
	HAL_GPIO_TogglePin(led_signal.gpio.port, led_signal.gpio.pin);
 80009c6:	1d3b      	adds	r3, r7, #4
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	889b      	ldrh	r3, [r3, #4]
 80009ce:	0019      	movs	r1, r3
 80009d0:	0010      	movs	r0, r2
 80009d2:	f003 ff1d 	bl	8004810 <HAL_GPIO_TogglePin>
	return 0;
 80009d6:	2300      	movs	r3, #0
}
 80009d8:	0018      	movs	r0, r3
 80009da:	46bd      	mov	sp, r7
 80009dc:	b004      	add	sp, #16
 80009de:	bd80      	pop	{r7, pc}

080009e0 <pyd1598_setup>:

/**********************************High Level**********************************/
void pyd1598_setup(pyd1598_sensor_t *sensor, pyd1598_config_t initial_config,
							pyd1598_hardware_interface_t serin_inteface,
							pyd1598_hardware_interface_t direct_link_inteface)
{
 80009e0:	b082      	sub	sp, #8
 80009e2:	b5b0      	push	{r4, r5, r7, lr}
 80009e4:	b086      	sub	sp, #24
 80009e6:	af02      	add	r7, sp, #8
 80009e8:	60f8      	str	r0, [r7, #12]
 80009ea:	1d38      	adds	r0, r7, #4
 80009ec:	6001      	str	r1, [r0, #0]
 80009ee:	6042      	str	r2, [r0, #4]
 80009f0:	2204      	movs	r2, #4
 80009f2:	2520      	movs	r5, #32
 80009f4:	1952      	adds	r2, r2, r5
 80009f6:	19d2      	adds	r2, r2, r7
 80009f8:	6013      	str	r3, [r2, #0]
	pyd1598_serin_setup(&(sensor->serin), initial_config, serin_inteface);
 80009fa:	68fc      	ldr	r4, [r7, #12]
 80009fc:	2304      	movs	r3, #4
 80009fe:	195b      	adds	r3, r3, r5
 8000a00:	19db      	adds	r3, r3, r7
 8000a02:	1d3a      	adds	r2, r7, #4
 8000a04:	4669      	mov	r1, sp
 8000a06:	6858      	ldr	r0, [r3, #4]
 8000a08:	6008      	str	r0, [r1, #0]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	6811      	ldr	r1, [r2, #0]
 8000a0e:	6852      	ldr	r2, [r2, #4]
 8000a10:	0020      	movs	r0, r4
 8000a12:	f000 f831 	bl	8000a78 <pyd1598_serin_setup>
	pyd1598_direct_link_setup(&(sensor->direct_link), direct_link_inteface);
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	3320      	adds	r3, #32
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	230c      	movs	r3, #12
 8000a1e:	195b      	adds	r3, r3, r5
 8000a20:	19db      	adds	r3, r3, r7
 8000a22:	6819      	ldr	r1, [r3, #0]
 8000a24:	685a      	ldr	r2, [r3, #4]
 8000a26:	f000 f85f 	bl	8000ae8 <pyd1598_direct_link_setup>



	sensor->current_config.blind_time = 0;
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	2251      	movs	r2, #81	; 0x51
 8000a2e:	2100      	movs	r1, #0
 8000a30:	5499      	strb	r1, [r3, r2]
	sensor->current_config.count_mode = 0;
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	2257      	movs	r2, #87	; 0x57
 8000a36:	2100      	movs	r1, #0
 8000a38:	5499      	strb	r1, [r3, r2]
	sensor->current_config.hpf_cutoff = 0;
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	2256      	movs	r2, #86	; 0x56
 8000a3e:	2100      	movs	r1, #0
 8000a40:	5499      	strb	r1, [r3, r2]
	sensor->current_config.op_mode = 0;
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	2254      	movs	r2, #84	; 0x54
 8000a46:	2100      	movs	r1, #0
 8000a48:	5499      	strb	r1, [r3, r2]
	sensor->current_config.pulse_counter = 0;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	2252      	movs	r2, #82	; 0x52
 8000a4e:	2100      	movs	r1, #0
 8000a50:	5499      	strb	r1, [r3, r2]
	sensor->current_config.signal_source = 0;
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	2255      	movs	r2, #85	; 0x55
 8000a56:	2100      	movs	r1, #0
 8000a58:	5499      	strb	r1, [r3, r2]
	sensor->current_config.threshold = 0;
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	2250      	movs	r2, #80	; 0x50
 8000a5e:	2100      	movs	r1, #0
 8000a60:	5499      	strb	r1, [r3, r2]
	sensor->current_config.window_time = 0;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	2253      	movs	r2, #83	; 0x53
 8000a66:	2100      	movs	r1, #0
 8000a68:	5499      	strb	r1, [r3, r2]





}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	b004      	add	sp, #16
 8000a70:	bcb0      	pop	{r4, r5, r7}
 8000a72:	bc08      	pop	{r3}
 8000a74:	b002      	add	sp, #8
 8000a76:	4718      	bx	r3

08000a78 <pyd1598_serin_setup>:

void pyd1598_serin_setup(pyd1598_serin_t *serin,
							pyd1598_config_t initial_config,
							pyd1598_hardware_interface_t hardware_inteface)
{
 8000a78:	b082      	sub	sp, #8
 8000a7a:	b590      	push	{r4, r7, lr}
 8000a7c:	b085      	sub	sp, #20
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	60f8      	str	r0, [r7, #12]
 8000a82:	1d38      	adds	r0, r7, #4
 8000a84:	6001      	str	r1, [r0, #0]
 8000a86:	6042      	str	r2, [r0, #4]
 8000a88:	2204      	movs	r2, #4
 8000a8a:	2418      	movs	r4, #24
 8000a8c:	1912      	adds	r2, r2, r4
 8000a8e:	2108      	movs	r1, #8
 8000a90:	468c      	mov	ip, r1
 8000a92:	44bc      	add	ip, r7
 8000a94:	4462      	add	r2, ip
 8000a96:	6013      	str	r3, [r2, #0]
	serin->config = initial_config;
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	1d3a      	adds	r2, r7, #4
 8000a9c:	ca03      	ldmia	r2!, {r0, r1}
 8000a9e:	c303      	stmia	r3!, {r0, r1}


	pyd1598_serin_add_all_conf(serin->config, serin);
 8000aa0:	68fa      	ldr	r2, [r7, #12]
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	6818      	ldr	r0, [r3, #0]
 8000aa6:	6859      	ldr	r1, [r3, #4]
 8000aa8:	f000 fac5 	bl	8001036 <pyd1598_serin_add_all_conf>

	serin->hardware_inteface = hardware_inteface;
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	2204      	movs	r2, #4
 8000ab0:	1912      	adds	r2, r2, r4
 8000ab2:	2108      	movs	r1, #8
 8000ab4:	468c      	mov	ip, r1
 8000ab6:	44bc      	add	ip, r7
 8000ab8:	4462      	add	r2, ip
 8000aba:	3318      	adds	r3, #24
 8000abc:	ca03      	ldmia	r2!, {r0, r1}
 8000abe:	c303      	stmia	r3!, {r0, r1}
	//This is incremented when data is send to SERIN pin
	serin->data_idx = 0;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	611a      	str	r2, [r3, #16]
	//This mask is shifted when data is send to SERIN pin.
	serin->mask = PYD1598_SERIN_BIT_24_MASK;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	2280      	movs	r2, #128	; 0x80
 8000aca:	0452      	lsls	r2, r2, #17
 8000acc:	60da      	str	r2, [r3, #12]
	serin->state = PYD1598_SERIN_IDLE;
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	751a      	strb	r2, [r3, #20]
	serin->start_fsm = false;
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	755a      	strb	r2, [r3, #21]




}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	46bd      	mov	sp, r7
 8000ade:	b005      	add	sp, #20
 8000ae0:	bc90      	pop	{r4, r7}
 8000ae2:	bc08      	pop	{r3}
 8000ae4:	b002      	add	sp, #8
 8000ae6:	4718      	bx	r3

08000ae8 <pyd1598_direct_link_setup>:

void pyd1598_direct_link_setup(pyd1598_direct_link_t *direct_link,
							pyd1598_hardware_interface_t hardware_inteface)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	60f8      	str	r0, [r7, #12]
 8000af0:	1d3b      	adds	r3, r7, #4
 8000af2:	6019      	str	r1, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
	//Hardware initializations
	direct_link->hardware_inteface = hardware_inteface;
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	1d3a      	adds	r2, r7, #4
 8000afa:	3324      	adds	r3, #36	; 0x24
 8000afc:	ca03      	ldmia	r2!, {r0, r1}
 8000afe:	c303      	stmia	r3!, {r0, r1}

	//Sensor variables initializations
	//This will be updated after the first comm
	direct_link->config.blind_time = 0;
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	2200      	movs	r2, #0
 8000b04:	705a      	strb	r2, [r3, #1]
	direct_link->config.count_mode = 0;
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	2200      	movs	r2, #0
 8000b0a:	71da      	strb	r2, [r3, #7]
	direct_link->config.hpf_cutoff = 0;
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2200      	movs	r2, #0
 8000b10:	719a      	strb	r2, [r3, #6]
	direct_link->config.op_mode = 0;
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	2200      	movs	r2, #0
 8000b16:	711a      	strb	r2, [r3, #4]
	direct_link->config.pulse_counter = 0;
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	709a      	strb	r2, [r3, #2]
	direct_link->config.signal_source = 0;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	2200      	movs	r2, #0
 8000b22:	715a      	strb	r2, [r3, #5]
	direct_link->config.threshold = 0;
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	2200      	movs	r2, #0
 8000b28:	701a      	strb	r2, [r3, #0]
	direct_link->config.window_time = 0;
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	70da      	strb	r2, [r3, #3]

	direct_link->status = PYD1598_OUT_OF_RANGE_NORMAL;
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	2200      	movs	r2, #0
 8000b34:	739a      	strb	r2, [r3, #14]
	direct_link->source_value.pir_bpf = 0;
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	2200      	movs	r2, #0
 8000b3a:	811a      	strh	r2, [r3, #8]
	direct_link->source_value.pir_lpf = 0;
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	2200      	movs	r2, #0
 8000b40:	815a      	strh	r2, [r3, #10]
	direct_link->source_value.temperature = 0;
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	2200      	movs	r2, #0
 8000b46:	819a      	strh	r2, [r3, #12]

	//Finite State Machine initializations
	direct_link->forced_state = PYD_STATE_FORCED_DRIVE_ONE;
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	771a      	strb	r2, [r3, #28]
	direct_link->datagram_bufffer = 0;
 8000b4e:	68f9      	ldr	r1, [r7, #12]
 8000b50:	2200      	movs	r2, #0
 8000b52:	2300      	movs	r3, #0
 8000b54:	610a      	str	r2, [r1, #16]
 8000b56:	614b      	str	r3, [r1, #20]
	direct_link->start_fsm = 0;
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	2221      	movs	r2, #33	; 0x21
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	5499      	strb	r1, [r3, r2]
	direct_link->time_update_idx = 0;
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	2222      	movs	r2, #34	; 0x22
 8000b64:	2100      	movs	r1, #0
 8000b66:	5499      	strb	r1, [r3, r2]
//	else
//	{
//		pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
//	}

}
 8000b68:	46c0      	nop			; (mov r8, r8)
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	b004      	add	sp, #16
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <pyd1598_dl_readout_fsm>:
/*_________________________________Direct link FSM____________________________*/


void pyd1598_dl_readout_fsm(pyd1598_direct_link_t *direct_link,
													pyd1598_op_mode_t op_mode)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b088      	sub	sp, #32
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	000a      	movs	r2, r1
 8000b7a:	1cfb      	adds	r3, r7, #3
 8000b7c:	701a      	strb	r2, [r3, #0]

	//Information variables
	uint64_t datagram_bufffer = direct_link->datagram_bufffer;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	691a      	ldr	r2, [r3, #16]
 8000b82:	695b      	ldr	r3, [r3, #20]
 8000b84:	60ba      	str	r2, [r7, #8]
 8000b86:	60fb      	str	r3, [r7, #12]

	//FSM variables
	pyd1598_wakeup_conf_t wakeup_mode = direct_link->wakeup_mode;
 8000b88:	2313      	movs	r3, #19
 8000b8a:	18fb      	adds	r3, r7, r3
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	7f52      	ldrb	r2, [r2, #29]
 8000b90:	701a      	strb	r2, [r3, #0]
	pyd1598_readout_status_t readout_status = direct_link->readout_status;
 8000b92:	231f      	movs	r3, #31
 8000b94:	18fb      	adds	r3, r7, r3
 8000b96:	687a      	ldr	r2, [r7, #4]
 8000b98:	7fd2      	ldrb	r2, [r2, #31]
 8000b9a:	701a      	strb	r2, [r3, #0]
	pyd1598_readout_state_t readout_state = direct_link->readout_state;
 8000b9c:	201e      	movs	r0, #30
 8000b9e:	183b      	adds	r3, r7, r0
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	2120      	movs	r1, #32
 8000ba4:	5c52      	ldrb	r2, [r2, r1]
 8000ba6:	701a      	strb	r2, [r3, #0]
	uint8_t time_update_idx = direct_link->time_update_idx;
 8000ba8:	231d      	movs	r3, #29
 8000baa:	18fb      	adds	r3, r7, r3
 8000bac:	687a      	ldr	r2, [r7, #4]
 8000bae:	2122      	movs	r1, #34	; 0x22
 8000bb0:	5c52      	ldrb	r2, [r2, r1]
 8000bb2:	701a      	strb	r2, [r3, #0]
	bool start_fsm = direct_link->start_fsm;
 8000bb4:	231c      	movs	r3, #28
 8000bb6:	18fb      	adds	r3, r7, r3
 8000bb8:	687a      	ldr	r2, [r7, #4]
 8000bba:	2121      	movs	r1, #33	; 0x21
 8000bbc:	5c52      	ldrb	r2, [r2, r1]
 8000bbe:	701a      	strb	r2, [r3, #0]
	pyd1598_wakeup_isr_status_t wakeup_isr_status = direct_link->wakeup_isr_status;
 8000bc0:	231b      	movs	r3, #27
 8000bc2:	18fb      	adds	r3, r7, r3
 8000bc4:	687a      	ldr	r2, [r7, #4]
 8000bc6:	2123      	movs	r1, #35	; 0x23
 8000bc8:	5c52      	ldrb	r2, [r2, r1]
 8000bca:	701a      	strb	r2, [r3, #0]

	//Local variable
	uint32_t idx = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	617b      	str	r3, [r7, #20]


	//TODO: (low) implement readout abort state

	switch(readout_state)
 8000bd0:	183b      	adds	r3, r7, r0
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	2b04      	cmp	r3, #4
 8000bd6:	d900      	bls.n	8000bda <pyd1598_dl_readout_fsm+0x6a>
 8000bd8:	e0f1      	b.n	8000dbe <pyd1598_dl_readout_fsm+0x24e>
 8000bda:	009a      	lsls	r2, r3, #2
 8000bdc:	4b91      	ldr	r3, [pc, #580]	; (8000e24 <pyd1598_dl_readout_fsm+0x2b4>)
 8000bde:	18d3      	adds	r3, r2, r3
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	469f      	mov	pc, r3
	{
		case PYD1598_READOUT_IDLE:

			//This state do nothing until start_fsm is activated outside the FSM
			if(start_fsm == true)
 8000be4:	231c      	movs	r3, #28
 8000be6:	18fb      	adds	r3, r7, r3
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d100      	bne.n	8000bf0 <pyd1598_dl_readout_fsm+0x80>
 8000bee:	e0ef      	b.n	8000dd0 <pyd1598_dl_readout_fsm+0x260>
			{
				//From Table 5 and section 2.7 of the datasheet we know that the
				//time difference from this state and the next ones should be
				// 					120s < t_{DS} < 150s
				if(op_mode == PYD1598_FORCE_READOUT)
 8000bf0:	1cfb      	adds	r3, r7, #3
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d10e      	bne.n	8000c16 <pyd1598_dl_readout_fsm+0xa6>
				{
					pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000bfc:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000bfe:	f000 fc13 	bl	8001428 <pyd1598_direct_link_set_as_output>
					pyd1598_direct_link_set_one_pulse(direct_link->hardware_inteface);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000c06:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000c08:	f000 fc4a 	bl	80014a0 <pyd1598_direct_link_set_one_pulse>
					readout_state = PYD1598_READOUT_GET_MSG;
 8000c0c:	231e      	movs	r3, #30
 8000c0e:	18fb      	adds	r3, r7, r3
 8000c10:	2201      	movs	r2, #1
 8000c12:	701a      	strb	r2, [r3, #0]
 8000c14:	e023      	b.n	8000c5e <pyd1598_dl_readout_fsm+0xee>

				}
				else if((op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000c16:	1cfb      	adds	r3, r7, #3
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d003      	beq.n	8000c26 <pyd1598_dl_readout_fsm+0xb6>
 8000c1e:	1cfb      	adds	r3, r7, #3
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b02      	cmp	r3, #2
 8000c24:	d11b      	bne.n	8000c5e <pyd1598_dl_readout_fsm+0xee>
						(op_mode == PYD1598_WAKE_UP))
				{
					//TODO: (high) is it possible to set another flag if it
					//comes from an interrupt

					pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000c2a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000c2c:	f000 fbfc 	bl	8001428 <pyd1598_direct_link_set_as_output>
					pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000c34:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000c36:	f000 fc4d 	bl	80014d4 <pyd1598_direct_link_set_negative_edge>

					if((op_mode != PYD1598_INTERRUPT_READOUT) &&
 8000c3a:	1cfb      	adds	r3, r7, #3
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d009      	beq.n	8000c56 <pyd1598_dl_readout_fsm+0xe6>
 8000c42:	2313      	movs	r3, #19
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d104      	bne.n	8000c56 <pyd1598_dl_readout_fsm+0xe6>
						(wakeup_mode == READOUT_WAKEUP_NO_READ))
					{
						//since in Wake-up mode read is optional:
						readout_state = PYD1598_READOUT_END_COM;
 8000c4c:	231e      	movs	r3, #30
 8000c4e:	18fb      	adds	r3, r7, r3
 8000c50:	2204      	movs	r2, #4
 8000c52:	701a      	strb	r2, [r3, #0]
 8000c54:	e003      	b.n	8000c5e <pyd1598_dl_readout_fsm+0xee>
					}
					else
					{
						readout_state = PYD1598_READOUT_GET_MSG;
 8000c56:	231e      	movs	r3, #30
 8000c58:	18fb      	adds	r3, r7, r3
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	701a      	strb	r2, [r3, #0]
				else
				{
					//TODO: (low) define an error handler
				}

				start_fsm = false;
 8000c5e:	231c      	movs	r3, #28
 8000c60:	18fb      	adds	r3, r7, r3
 8000c62:	2200      	movs	r2, #0
 8000c64:	701a      	strb	r2, [r3, #0]
				readout_status = READOUT_BUSY;
 8000c66:	231f      	movs	r3, #31
 8000c68:	18fb      	adds	r3, r7, r3
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	701a      	strb	r2, [r3, #0]

			}

			break;
 8000c6e:	e0af      	b.n	8000dd0 <pyd1598_dl_readout_fsm+0x260>
		case PYD1598_READOUT_GET_MSG:

			//TODO: (HIGH) remember to protect from interrupts!!!!!!!!!!!!!

			datagram_bufffer = 0;
 8000c70:	2200      	movs	r2, #0
 8000c72:	2300      	movs	r3, #0
 8000c74:	60ba      	str	r2, [r7, #8]
 8000c76:	60fb      	str	r3, [r7, #12]

			//Proceeding with the Readout:
			for(idx = 0; idx < 40; idx++)
 8000c78:	2300      	movs	r3, #0
 8000c7a:	617b      	str	r3, [r7, #20]
 8000c7c:	e01e      	b.n	8000cbc <pyd1598_dl_readout_fsm+0x14c>
			{
				pyd1598_direct_link_set_one_pulse(direct_link->hardware_inteface);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000c82:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000c84:	f000 fc0c 	bl	80014a0 <pyd1598_direct_link_set_one_pulse>
				pyd1598_direct_link_set_as_input(direct_link->hardware_inteface);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000c8c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000c8e:	f000 fbdf 	bl	8001450 <pyd1598_direct_link_set_as_input>

				//TODO: (low) Test without using a function call so the pin bit
				// can be faster.
				pyd1598_direct_link_read_pin(direct_link->hardware_inteface,
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	2208      	movs	r2, #8
 8000c96:	18ba      	adds	r2, r7, r2
 8000c98:	6879      	ldr	r1, [r7, #4]
 8000c9a:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8000c9c:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8000c9e:	f000 fc2b 	bl	80014f8 <pyd1598_direct_link_read_pin>
													&datagram_bufffer, idx);

				pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000ca6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000ca8:	f000 fc14 	bl	80014d4 <pyd1598_direct_link_set_negative_edge>
				pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000cb0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000cb2:	f000 fbb9 	bl	8001428 <pyd1598_direct_link_set_as_output>
			for(idx = 0; idx < 40; idx++)
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	617b      	str	r3, [r7, #20]
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	2b27      	cmp	r3, #39	; 0x27
 8000cc0:	d9dd      	bls.n	8000c7e <pyd1598_dl_readout_fsm+0x10e>

			//host controller must force DIRECT LINK pin to LOW for at least
			//t_{UP} >  1250s and subsequently release DIRECT LINK (High Z)


			time_update_idx = 0;
 8000cc2:	231d      	movs	r3, #29
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	701a      	strb	r2, [r3, #0]

			readout_status = READOUT_BUSY;
 8000cca:	231f      	movs	r3, #31
 8000ccc:	18fb      	adds	r3, r7, r3
 8000cce:	2201      	movs	r2, #1
 8000cd0:	701a      	strb	r2, [r3, #0]
			readout_state = PYD1598_READOUT_SIGNAL_DOWN;
 8000cd2:	231e      	movs	r3, #30
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	2203      	movs	r2, #3
 8000cd8:	701a      	strb	r2, [r3, #0]

			break;
 8000cda:	e07c      	b.n	8000dd6 <pyd1598_dl_readout_fsm+0x266>
		case PYD1598_READOUT_SIGNAL_DOWN:
			pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000ce0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000ce2:	f000 fba1 	bl	8001428 <pyd1598_direct_link_set_as_output>
			pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000cea:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000cec:	f000 fbf2 	bl	80014d4 <pyd1598_direct_link_set_negative_edge>

			if( (op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000cf0:	1cfb      	adds	r3, r7, #3
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d003      	beq.n	8000d00 <pyd1598_dl_readout_fsm+0x190>
 8000cf8:	1cfb      	adds	r3, r7, #3
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d119      	bne.n	8000d34 <pyd1598_dl_readout_fsm+0x1c4>
				(op_mode == PYD1598_WAKE_UP))
			{
				//since these op modes require an external interrupt
				pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000d04:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000d06:	f000 fbb7 	bl	8001478 <pyd1598_direct_link_set_as_interrupt_input>
				readout_status = READOUT_READY;
 8000d0a:	231f      	movs	r3, #31
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	2200      	movs	r2, #0
 8000d10:	701a      	strb	r2, [r3, #0]
				readout_state = PYD1598_READOUT_IDLE;
 8000d12:	231e      	movs	r3, #30
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	2200      	movs	r2, #0
 8000d18:	701a      	strb	r2, [r3, #0]
				time_update_idx = 0;
 8000d1a:	231d      	movs	r3, #29
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	2200      	movs	r2, #0
 8000d20:	701a      	strb	r2, [r3, #0]

				if(op_mode == PYD1598_WAKE_UP)
 8000d22:	1cfb      	adds	r3, r7, #3
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b02      	cmp	r3, #2
 8000d28:	d10c      	bne.n	8000d44 <pyd1598_dl_readout_fsm+0x1d4>
				{
					wakeup_isr_status = PYD1598_WAKEUP_ISR_UNATTENDED;
 8000d2a:	231b      	movs	r3, #27
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	2202      	movs	r2, #2
 8000d30:	701a      	strb	r2, [r3, #0]
				if(op_mode == PYD1598_WAKE_UP)
 8000d32:	e007      	b.n	8000d44 <pyd1598_dl_readout_fsm+0x1d4>


			}
			else
			{
				readout_status = READOUT_BUSY;
 8000d34:	231f      	movs	r3, #31
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	2201      	movs	r2, #1
 8000d3a:	701a      	strb	r2, [r3, #0]
				readout_state = PYD1598_READOUT_UPDATE;
 8000d3c:	231e      	movs	r3, #30
 8000d3e:	18fb      	adds	r3, r7, r3
 8000d40:	2202      	movs	r2, #2
 8000d42:	701a      	strb	r2, [r3, #0]
			// 					120s < t_{DS} < 150s,
			//and since
			//					t_{UP} >  1250s
			//this state should remain at least 1250/120 = 10.42 -> 11 cycles.

			time_update_idx++;
 8000d44:	211d      	movs	r1, #29
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	781a      	ldrb	r2, [r3, #0]
 8000d4a:	187b      	adds	r3, r7, r1
 8000d4c:	3201      	adds	r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]

			//TODO: (low) create a mechanism to configure the number of cycles
			if(time_update_idx >= 11)
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	2b0a      	cmp	r3, #10
 8000d56:	d93d      	bls.n	8000dd4 <pyd1598_dl_readout_fsm+0x264>
			{
				time_update_idx = 0;
 8000d58:	187b      	adds	r3, r7, r1
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	701a      	strb	r2, [r3, #0]
				readout_status = READOUT_BUSY;
 8000d5e:	231f      	movs	r3, #31
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	2201      	movs	r2, #1
 8000d64:	701a      	strb	r2, [r3, #0]
				readout_state = PYD1598_READOUT_END_COM;
 8000d66:	231e      	movs	r3, #30
 8000d68:	18fb      	adds	r3, r7, r3
 8000d6a:	2204      	movs	r2, #4
 8000d6c:	701a      	strb	r2, [r3, #0]
			}

			break;
 8000d6e:	e031      	b.n	8000dd4 <pyd1598_dl_readout_fsm+0x264>
		case PYD1598_READOUT_END_COM:
			//TODO: (low) check if this conditional is required since it is done
			//in PYD1598_READOUT_SIGNAL_DOWN.

			//release DIRECT LINK (High Z)
			if(op_mode == PYD1598_FORCE_READOUT)
 8000d70:	1cfb      	adds	r3, r7, #3
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d105      	bne.n	8000d84 <pyd1598_dl_readout_fsm+0x214>
			{
				pyd1598_direct_link_set_as_input(direct_link->hardware_inteface);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000d7c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000d7e:	f000 fb67 	bl	8001450 <pyd1598_direct_link_set_as_input>
 8000d82:	e014      	b.n	8000dae <pyd1598_dl_readout_fsm+0x23e>
			}
			else if((op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000d84:	1cfb      	adds	r3, r7, #3
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d003      	beq.n	8000d94 <pyd1598_dl_readout_fsm+0x224>
 8000d8c:	1cfb      	adds	r3, r7, #3
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	d10c      	bne.n	8000dae <pyd1598_dl_readout_fsm+0x23e>
					(op_mode == PYD1598_WAKE_UP))
			{
				//since this op modes require an external interrupt
				pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000d98:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000d9a:	f000 fb6d 	bl	8001478 <pyd1598_direct_link_set_as_interrupt_input>

				if(op_mode == PYD1598_WAKE_UP)
 8000d9e:	1cfb      	adds	r3, r7, #3
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d103      	bne.n	8000dae <pyd1598_dl_readout_fsm+0x23e>
				{
					wakeup_isr_status = PYD1598_WAKEUP_ISR_UNATTENDED;
 8000da6:	231b      	movs	r3, #27
 8000da8:	18fb      	adds	r3, r7, r3
 8000daa:	2202      	movs	r2, #2
 8000dac:	701a      	strb	r2, [r3, #0]
				}

			}
			readout_status = READOUT_READY;
 8000dae:	231f      	movs	r3, #31
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	2200      	movs	r2, #0
 8000db4:	701a      	strb	r2, [r3, #0]
			readout_state = PYD1598_READOUT_IDLE;
 8000db6:	231e      	movs	r3, #30
 8000db8:	18fb      	adds	r3, r7, r3
 8000dba:	2200      	movs	r2, #0
 8000dbc:	701a      	strb	r2, [r3, #0]

		default:
			readout_state = PYD1598_READOUT_IDLE;
 8000dbe:	231e      	movs	r3, #30
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	701a      	strb	r2, [r3, #0]
			readout_status = READOUT_READY;
 8000dc6:	231f      	movs	r3, #31
 8000dc8:	18fb      	adds	r3, r7, r3
 8000dca:	2200      	movs	r2, #0
 8000dcc:	701a      	strb	r2, [r3, #0]
			break;
 8000dce:	e002      	b.n	8000dd6 <pyd1598_dl_readout_fsm+0x266>
			break;
 8000dd0:	46c0      	nop			; (mov r8, r8)
 8000dd2:	e000      	b.n	8000dd6 <pyd1598_dl_readout_fsm+0x266>
			break;
 8000dd4:	46c0      	nop			; (mov r8, r8)
	}

	direct_link->readout_state = readout_state;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	221e      	movs	r2, #30
 8000dda:	18ba      	adds	r2, r7, r2
 8000ddc:	2120      	movs	r1, #32
 8000dde:	7812      	ldrb	r2, [r2, #0]
 8000de0:	545a      	strb	r2, [r3, r1]
	direct_link->readout_status = readout_status;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	221f      	movs	r2, #31
 8000de6:	18ba      	adds	r2, r7, r2
 8000de8:	7812      	ldrb	r2, [r2, #0]
 8000dea:	77da      	strb	r2, [r3, #31]
	direct_link->time_update_idx = time_update_idx;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	221d      	movs	r2, #29
 8000df0:	18ba      	adds	r2, r7, r2
 8000df2:	2122      	movs	r1, #34	; 0x22
 8000df4:	7812      	ldrb	r2, [r2, #0]
 8000df6:	545a      	strb	r2, [r3, r1]
	direct_link->start_fsm = start_fsm;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	221c      	movs	r2, #28
 8000dfc:	18ba      	adds	r2, r7, r2
 8000dfe:	2121      	movs	r1, #33	; 0x21
 8000e00:	7812      	ldrb	r2, [r2, #0]
 8000e02:	545a      	strb	r2, [r3, r1]
	//Saving datagram to be read outside the ISR:
	direct_link->datagram_bufffer = datagram_bufffer;
 8000e04:	68ba      	ldr	r2, [r7, #8]
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	6879      	ldr	r1, [r7, #4]
 8000e0a:	610a      	str	r2, [r1, #16]
 8000e0c:	614b      	str	r3, [r1, #20]
	direct_link->wakeup_isr_status = wakeup_isr_status;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	221b      	movs	r2, #27
 8000e12:	18ba      	adds	r2, r7, r2
 8000e14:	2123      	movs	r1, #35	; 0x23
 8000e16:	7812      	ldrb	r2, [r2, #0]
 8000e18:	545a      	strb	r2, [r3, r1]


}
 8000e1a:	46c0      	nop			; (mov r8, r8)
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	b008      	add	sp, #32
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	46c0      	nop			; (mov r8, r8)
 8000e24:	08006294 	.word	0x08006294

08000e28 <pyd1598_request_write>:


/*____________________________________SERIN FSM_______________________________*/

void pyd1598_request_write(pyd1598_sensor_t *sensor)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	sensor->serin.start_fsm = true;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2201      	movs	r2, #1
 8000e34:	755a      	strb	r2, [r3, #21]
}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b002      	add	sp, #8
 8000e3c:	bd80      	pop	{r7, pc}
	...

08000e40 <pyd1598_serin_send_datagram_fsm>:


void pyd1598_serin_send_datagram_fsm(pyd1598_serin_t *serin,
									pyd1598_hardware_interface_t data_link_pin)
{
 8000e40:	b590      	push	{r4, r7, lr}
 8000e42:	b08f      	sub	sp, #60	; 0x3c
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	1d3b      	adds	r3, r7, #4
 8000e4a:	6019      	str	r1, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
	//Declaring the FSM variables and define them to protect the serin variables
	//from any outside change

	pyd1598_serin_state_t state = serin->state;//Define if it requires to be static
 8000e4e:	2437      	movs	r4, #55	; 0x37
 8000e50:	193b      	adds	r3, r7, r4
 8000e52:	68fa      	ldr	r2, [r7, #12]
 8000e54:	7d12      	ldrb	r2, [r2, #20]
 8000e56:	701a      	strb	r2, [r3, #0]
	uint32_t data_idx = serin->data_idx;
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	691b      	ldr	r3, [r3, #16]
 8000e5c:	633b      	str	r3, [r7, #48]	; 0x30
	bool start_fsm = serin->start_fsm;
 8000e5e:	232f      	movs	r3, #47	; 0x2f
 8000e60:	18fb      	adds	r3, r7, r3
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	7d52      	ldrb	r2, [r2, #21]
 8000e66:	701a      	strb	r2, [r3, #0]
	pyd1598_config_t config = serin->config;
 8000e68:	231c      	movs	r3, #28
 8000e6a:	18fb      	adds	r3, r7, r3
 8000e6c:	68fa      	ldr	r2, [r7, #12]
 8000e6e:	ca03      	ldmia	r2!, {r0, r1}
 8000e70:	c303      	stmia	r3!, {r0, r1}
	uint32_t mask = serin->mask;
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	68db      	ldr	r3, [r3, #12]
 8000e76:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t conf_datagram = serin->conf_datagram;
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	689b      	ldr	r3, [r3, #8]
 8000e7c:	627b      	str	r3, [r7, #36]	; 0x24

	pyd1598_hardware_interface_t output = serin->hardware_inteface;
 8000e7e:	2314      	movs	r3, #20
 8000e80:	18fa      	adds	r2, r7, r3
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	3318      	adds	r3, #24
 8000e86:	cb03      	ldmia	r3!, {r0, r1}
 8000e88:	c203      	stmia	r2!, {r0, r1}

	switch(state)
 8000e8a:	193b      	adds	r3, r7, r4
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	2b05      	cmp	r3, #5
 8000e90:	d900      	bls.n	8000e94 <pyd1598_serin_send_datagram_fsm+0x54>
 8000e92:	e07f      	b.n	8000f94 <pyd1598_serin_send_datagram_fsm+0x154>
 8000e94:	009a      	lsls	r2, r3, #2
 8000e96:	4b4e      	ldr	r3, [pc, #312]	; (8000fd0 <pyd1598_serin_send_datagram_fsm+0x190>)
 8000e98:	18d3      	adds	r3, r2, r3
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	469f      	mov	pc, r3
	{
		case PYD1598_SERIN_IDLE:
			if(start_fsm == true)
 8000e9e:	242f      	movs	r4, #47	; 0x2f
 8000ea0:	193b      	adds	r3, r7, r4
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d100      	bne.n	8000eaa <pyd1598_serin_send_datagram_fsm+0x6a>
 8000ea8:	e079      	b.n	8000f9e <pyd1598_serin_send_datagram_fsm+0x15e>
			{
				pyd1598_direct_link_set_as_output(data_link_pin);
 8000eaa:	1d3b      	adds	r3, r7, #4
 8000eac:	6818      	ldr	r0, [r3, #0]
 8000eae:	6859      	ldr	r1, [r3, #4]
 8000eb0:	f000 faba 	bl	8001428 <pyd1598_direct_link_set_as_output>
				pyd1598_direct_link_set_negative_edge(data_link_pin);
 8000eb4:	1d3b      	adds	r3, r7, #4
 8000eb6:	6818      	ldr	r0, [r3, #0]
 8000eb8:	6859      	ldr	r1, [r3, #4]
 8000eba:	f000 fb0b 	bl	80014d4 <pyd1598_direct_link_set_negative_edge>
				state = PYD1598_SERIN_SETUP_FOR_MESSAGE;
 8000ebe:	2337      	movs	r3, #55	; 0x37
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
				start_fsm = false;
 8000ec6:	193b      	adds	r3, r7, r4
 8000ec8:	2200      	movs	r2, #0
 8000eca:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000ecc:	e067      	b.n	8000f9e <pyd1598_serin_send_datagram_fsm+0x15e>
		case PYD1598_SERIN_SETUP_FOR_MESSAGE:

			data_idx = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	633b      	str	r3, [r7, #48]	; 0x30
//			pyd1598_direct_link_set_as_output();
//			pyd1598_direct_link_set_negative_edge();

			mask = PYD1598_SERIN_BIT_24_MASK;
 8000ed2:	2380      	movs	r3, #128	; 0x80
 8000ed4:	045b      	lsls	r3, r3, #17
 8000ed6:	62bb      	str	r3, [r7, #40]	; 0x28
			state = PYD1598_SERIN_SEND_MSG;
 8000ed8:	2337      	movs	r3, #55	; 0x37
 8000eda:	18fb      	adds	r3, r7, r3
 8000edc:	2202      	movs	r2, #2
 8000ede:	701a      	strb	r2, [r3, #0]

			break;
 8000ee0:	e05e      	b.n	8000fa0 <pyd1598_serin_send_datagram_fsm+0x160>
		case PYD1598_SERIN_SEND_MSG:
			// program the timer interrupt considering: t_{SHD} = 80-150s
			if((conf_datagram & mask) == 0)
 8000ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	d106      	bne.n	8000ef8 <pyd1598_serin_send_datagram_fsm+0xb8>
			{
				pyd1598_serin_set_zero_pulse(output);
 8000eea:	2314      	movs	r3, #20
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	6818      	ldr	r0, [r3, #0]
 8000ef0:	6859      	ldr	r1, [r3, #4]
 8000ef2:	f000 fa5d 	bl	80013b0 <pyd1598_serin_set_zero_pulse>
 8000ef6:	e005      	b.n	8000f04 <pyd1598_serin_send_datagram_fsm+0xc4>
			}
			else
			{
				pyd1598_serin_set_one_pulse(output);
 8000ef8:	2314      	movs	r3, #20
 8000efa:	18fb      	adds	r3, r7, r3
 8000efc:	6818      	ldr	r0, [r3, #0]
 8000efe:	6859      	ldr	r1, [r3, #4]
 8000f00:	f000 fa78 	bl	80013f4 <pyd1598_serin_set_one_pulse>
			}

			mask >>= 1;
 8000f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f06:	085b      	lsrs	r3, r3, #1
 8000f08:	62bb      	str	r3, [r7, #40]	; 0x28

//			if(data_idx >= (PYD1598_SERIN_MSG_LONG+1))
			if(mask == 0)
 8000f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d104      	bne.n	8000f1a <pyd1598_serin_send_datagram_fsm+0xda>
			{
				state = PYD1598_SERIN_SEND_DOWN;
 8000f10:	2337      	movs	r3, #55	; 0x37
 8000f12:	18fb      	adds	r3, r7, r3
 8000f14:	2203      	movs	r2, #3
 8000f16:	701a      	strb	r2, [r3, #0]
			else
			{
				data_idx++;
			}

			break;
 8000f18:	e042      	b.n	8000fa0 <pyd1598_serin_send_datagram_fsm+0x160>
				data_idx++;
 8000f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	633b      	str	r3, [r7, #48]	; 0x30
			break;
 8000f20:	e03e      	b.n	8000fa0 <pyd1598_serin_send_datagram_fsm+0x160>
		case PYD1598_SERIN_SEND_DOWN:
			pyd1598_direct_link_set_as_output(data_link_pin);
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	6818      	ldr	r0, [r3, #0]
 8000f26:	6859      	ldr	r1, [r3, #4]
 8000f28:	f000 fa7e 	bl	8001428 <pyd1598_direct_link_set_as_output>
			pyd1598_direct_link_set_negative_edge(data_link_pin);
 8000f2c:	1d3b      	adds	r3, r7, #4
 8000f2e:	6818      	ldr	r0, [r3, #0]
 8000f30:	6859      	ldr	r1, [r3, #4]
 8000f32:	f000 facf 	bl	80014d4 <pyd1598_direct_link_set_negative_edge>
			state = PYD1598_SERIN_WAIT_LOAD_TIME;
 8000f36:	2337      	movs	r3, #55	; 0x37
 8000f38:	18fb      	adds	r3, r7, r3
 8000f3a:	2204      	movs	r2, #4
 8000f3c:	701a      	strb	r2, [r3, #0]

			break;
 8000f3e:	e02f      	b.n	8000fa0 <pyd1598_serin_send_datagram_fsm+0x160>

		case PYD1598_SERIN_WAIT_LOAD_TIME:
			//Data Load Time t_{SLT} > 650s. i.e. 8.125 to 4.333 times
			//(9 times for a 80s interrupt or 4 times for a 150s interrupt)
			if(data_idx >= PYD1598_SERIN_COUNT_TSLT)
 8000f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f42:	2b22      	cmp	r3, #34	; 0x22
 8000f44:	d904      	bls.n	8000f50 <pyd1598_serin_send_datagram_fsm+0x110>
			{
				state = PYD1598_SERIN_END_COM;
 8000f46:	2337      	movs	r3, #55	; 0x37
 8000f48:	18fb      	adds	r3, r7, r3
 8000f4a:	2205      	movs	r2, #5
 8000f4c:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				data_idx++;
			}
			break;
 8000f4e:	e027      	b.n	8000fa0 <pyd1598_serin_send_datagram_fsm+0x160>
				data_idx++;
 8000f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f52:	3301      	adds	r3, #1
 8000f54:	633b      	str	r3, [r7, #48]	; 0x30
			break;
 8000f56:	e023      	b.n	8000fa0 <pyd1598_serin_send_datagram_fsm+0x160>
		case PYD1598_SERIN_END_COM:

			if(config.op_mode == PYD1598_FORCE_READOUT)
 8000f58:	231c      	movs	r3, #28
 8000f5a:	18fb      	adds	r3, r7, r3
 8000f5c:	791b      	ldrb	r3, [r3, #4]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d105      	bne.n	8000f6e <pyd1598_serin_send_datagram_fsm+0x12e>
			{
				pyd1598_direct_link_set_as_input(data_link_pin);
 8000f62:	1d3b      	adds	r3, r7, #4
 8000f64:	6818      	ldr	r0, [r3, #0]
 8000f66:	6859      	ldr	r1, [r3, #4]
 8000f68:	f000 fa72 	bl	8001450 <pyd1598_direct_link_set_as_input>
 8000f6c:	e00d      	b.n	8000f8a <pyd1598_serin_send_datagram_fsm+0x14a>
			}
			else if((config.op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000f6e:	221c      	movs	r2, #28
 8000f70:	18bb      	adds	r3, r7, r2
 8000f72:	791b      	ldrb	r3, [r3, #4]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d003      	beq.n	8000f80 <pyd1598_serin_send_datagram_fsm+0x140>
					(config.op_mode == PYD1598_WAKE_UP) )
 8000f78:	18bb      	adds	r3, r7, r2
 8000f7a:	791b      	ldrb	r3, [r3, #4]
			else if((config.op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d104      	bne.n	8000f8a <pyd1598_serin_send_datagram_fsm+0x14a>
			{
				pyd1598_direct_link_set_as_interrupt_input(data_link_pin);
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	6818      	ldr	r0, [r3, #0]
 8000f84:	6859      	ldr	r1, [r3, #4]
 8000f86:	f000 fa77 	bl	8001478 <pyd1598_direct_link_set_as_interrupt_input>
			}
			state = PYD1598_SERIN_IDLE;
 8000f8a:	2337      	movs	r3, #55	; 0x37
 8000f8c:	18fb      	adds	r3, r7, r3
 8000f8e:	2200      	movs	r2, #0
 8000f90:	701a      	strb	r2, [r3, #0]
			break;
 8000f92:	e005      	b.n	8000fa0 <pyd1598_serin_send_datagram_fsm+0x160>
		default:
			state = PYD1598_SERIN_IDLE;
 8000f94:	2337      	movs	r3, #55	; 0x37
 8000f96:	18fb      	adds	r3, r7, r3
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
			break;
 8000f9c:	e000      	b.n	8000fa0 <pyd1598_serin_send_datagram_fsm+0x160>
			break;
 8000f9e:	46c0      	nop			; (mov r8, r8)

	}

	//This are the FSM variables that are changed in this function.
	serin->state = state;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2237      	movs	r2, #55	; 0x37
 8000fa4:	18ba      	adds	r2, r7, r2
 8000fa6:	7812      	ldrb	r2, [r2, #0]
 8000fa8:	751a      	strb	r2, [r3, #20]
	serin->data_idx = data_idx;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000fae:	611a      	str	r2, [r3, #16]
	serin->start_fsm = false;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	755a      	strb	r2, [r3, #21]
	serin->mask = mask;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000fba:	60da      	str	r2, [r3, #12]
	serin->start_fsm = start_fsm;
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	222f      	movs	r2, #47	; 0x2f
 8000fc0:	18ba      	adds	r2, r7, r2
 8000fc2:	7812      	ldrb	r2, [r2, #0]
 8000fc4:	755a      	strb	r2, [r3, #21]

}
 8000fc6:	46c0      	nop			; (mov r8, r8)
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	b00f      	add	sp, #60	; 0x3c
 8000fcc:	bd90      	pop	{r4, r7, pc}
 8000fce:	46c0      	nop			; (mov r8, r8)
 8000fd0:	080062a8 	.word	0x080062a8

08000fd4 <pyd1598_check_isr_request>:
/*---------------------------Middleware Level functions-----------------------*/
/*____________________________Direct link functions___________________________*/

uint8_t pyd1598_check_isr_request(pyd1598_sensor_t sensor,
								pyd1598_motion_isr_status_t *motion_isr_status)
{
 8000fd4:	b084      	sub	sp, #16
 8000fd6:	b5b0      	push	{r4, r5, r7, lr}
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	250c      	movs	r5, #12
 8000fdc:	1d2c      	adds	r4, r5, #4
 8000fde:	19e4      	adds	r4, r4, r7
 8000fe0:	6020      	str	r0, [r4, #0]
 8000fe2:	6061      	str	r1, [r4, #4]
 8000fe4:	60a2      	str	r2, [r4, #8]
 8000fe6:	60e3      	str	r3, [r4, #12]
	*motion_isr_status = sensor.motion_sensed;
 8000fe8:	1d2b      	adds	r3, r5, #4
 8000fea:	19db      	adds	r3, r3, r7
 8000fec:	2258      	movs	r2, #88	; 0x58
 8000fee:	5c9a      	ldrb	r2, [r3, r2]
 8000ff0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ff2:	701a      	strb	r2, [r3, #0]
	return 0;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bcb0      	pop	{r4, r5, r7}
 8000ffc:	bc08      	pop	{r3}
 8000ffe:	b004      	add	sp, #16
 8001000:	4718      	bx	r3

08001002 <pyd1598_read_wakeup_signal>:

//Use this in the main loop
uint8_t pyd1598_read_wakeup_signal(pyd1598_sensor_t *sensor,
								pyd1598_motion_isr_status_t *motion_isr_status)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
 800100a:	6039      	str	r1, [r7, #0]

	if( sensor->direct_link.wakeup_isr_status == PYD1598_WAKEUP_ISR_UNATTENDED)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2243      	movs	r2, #67	; 0x43
 8001010:	5c9b      	ldrb	r3, [r3, r2]
 8001012:	2b02      	cmp	r3, #2
 8001014:	d10a      	bne.n	800102c <pyd1598_read_wakeup_signal+0x2a>
	{
		sensor->direct_link.wakeup_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2243      	movs	r2, #67	; 0x43
 800101a:	2100      	movs	r1, #0
 800101c:	5499      	strb	r1, [r3, r2]
		*motion_isr_status = PYD1598_MOTION_ISR_UNATTENDED;
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	2202      	movs	r2, #2
 8001022:	701a      	strb	r2, [r3, #0]
		sensor->motion_sensed = PYD1598_MOTION_ISR_UNATTENDED;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2258      	movs	r2, #88	; 0x58
 8001028:	2102      	movs	r1, #2
 800102a:	5499      	strb	r1, [r3, r2]
	}

	return 0;
 800102c:	2300      	movs	r3, #0
}
 800102e:	0018      	movs	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	b002      	add	sp, #8
 8001034:	bd80      	pop	{r7, pc}

08001036 <pyd1598_serin_add_all_conf>:
/*______________________________SERIN functions_______________________________*/


uint8_t pyd1598_serin_add_all_conf(pyd1598_config_t config,
													pyd1598_serin_t *serin)
{
 8001036:	b5b0      	push	{r4, r5, r7, lr}
 8001038:	b086      	sub	sp, #24
 800103a:	af00      	add	r7, sp, #0
 800103c:	2408      	movs	r4, #8
 800103e:	193b      	adds	r3, r7, r4
 8001040:	6018      	str	r0, [r3, #0]
 8001042:	6059      	str	r1, [r3, #4]
 8001044:	607a      	str	r2, [r7, #4]
	uint8_t status = 0;
 8001046:	2517      	movs	r5, #23
 8001048:	197b      	adds	r3, r7, r5
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]
	//TODO: (low) set error handler
	pyd1598_serin_add_threshold(config.threshold, serin);
 800104e:	193b      	adds	r3, r7, r4
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	0011      	movs	r1, r2
 8001056:	0018      	movs	r0, r3
 8001058:	f000 f838 	bl	80010cc <pyd1598_serin_add_threshold>
	pyd1598_serin_add_blind_time(config.blind_time, serin);
 800105c:	193b      	adds	r3, r7, r4
 800105e:	785b      	ldrb	r3, [r3, #1]
 8001060:	687a      	ldr	r2, [r7, #4]
 8001062:	0011      	movs	r1, r2
 8001064:	0018      	movs	r0, r3
 8001066:	f000 f855 	bl	8001114 <pyd1598_serin_add_blind_time>
	pyd1598_serin_add_pulse_counter(config.pulse_counter, serin);
 800106a:	193b      	adds	r3, r7, r4
 800106c:	789b      	ldrb	r3, [r3, #2]
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	0011      	movs	r1, r2
 8001072:	0018      	movs	r0, r3
 8001074:	f000 f878 	bl	8001168 <pyd1598_serin_add_pulse_counter>
	pyd1598_serin_add_window_time(config.window_time, serin);
 8001078:	193b      	adds	r3, r7, r4
 800107a:	78db      	ldrb	r3, [r3, #3]
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	0011      	movs	r1, r2
 8001080:	0018      	movs	r0, r3
 8001082:	f000 f89b 	bl	80011bc <pyd1598_serin_add_window_time>
	pyd1598_serin_add_operation_mode(config.op_mode, serin);
 8001086:	193b      	adds	r3, r7, r4
 8001088:	791b      	ldrb	r3, [r3, #4]
 800108a:	687a      	ldr	r2, [r7, #4]
 800108c:	0011      	movs	r1, r2
 800108e:	0018      	movs	r0, r3
 8001090:	f000 f8be 	bl	8001210 <pyd1598_serin_add_operation_mode>
	pyd1598_serin_add_signal_source(config.signal_source, serin);
 8001094:	193b      	adds	r3, r7, r4
 8001096:	795b      	ldrb	r3, [r3, #5]
 8001098:	687a      	ldr	r2, [r7, #4]
 800109a:	0011      	movs	r1, r2
 800109c:	0018      	movs	r0, r3
 800109e:	f000 f8db 	bl	8001258 <pyd1598_serin_add_signal_source>
	pyd1598_serin_add_hpf_cutoff(config.hpf_cutoff, serin);
 80010a2:	193b      	adds	r3, r7, r4
 80010a4:	799b      	ldrb	r3, [r3, #6]
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	0011      	movs	r1, r2
 80010aa:	0018      	movs	r0, r3
 80010ac:	f000 f8fe 	bl	80012ac <pyd1598_serin_add_hpf_cutoff>
	pyd1598_serin_add_count_mode(config.count_mode, serin);
 80010b0:	193b      	adds	r3, r7, r4
 80010b2:	79db      	ldrb	r3, [r3, #7]
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	0011      	movs	r1, r2
 80010b8:	0018      	movs	r0, r3
 80010ba:	f000 f921 	bl	8001300 <pyd1598_serin_add_count_mode>
	return status;
 80010be:	197b      	adds	r3, r7, r5
 80010c0:	781b      	ldrb	r3, [r3, #0]
}
 80010c2:	0018      	movs	r0, r3
 80010c4:	46bd      	mov	sp, r7
 80010c6:	b006      	add	sp, #24
 80010c8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080010cc <pyd1598_serin_add_threshold>:


//uint8_t pyd1598_serin_add_threshold(uint8_t new_threshold, uint32_t *datagram)
uint8_t pyd1598_serin_add_threshold(uint8_t new_threshold,
														pyd1598_serin_t *serin)
{
 80010cc:	b5b0      	push	{r4, r5, r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	0002      	movs	r2, r0
 80010d4:	6039      	str	r1, [r7, #0]
 80010d6:	1dfb      	adds	r3, r7, #7
 80010d8:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 80010da:	200f      	movs	r0, #15
 80010dc:	183b      	adds	r3, r7, r0
 80010de:	2200      	movs	r2, #0
 80010e0:	701a      	strb	r2, [r3, #0]

	serin->config.threshold = new_threshold;
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	1dfa      	adds	r2, r7, #7
 80010e6:	7812      	ldrb	r2, [r2, #0]
 80010e8:	701a      	strb	r2, [r3, #0]
	status = pyd1598_serin_add_to_datagram(new_threshold, &serin->conf_datagram,
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	3308      	adds	r3, #8
 80010ee:	0019      	movs	r1, r3
 80010f0:	0005      	movs	r5, r0
 80010f2:	183c      	adds	r4, r7, r0
 80010f4:	4a06      	ldr	r2, [pc, #24]	; (8001110 <pyd1598_serin_add_threshold+0x44>)
 80010f6:	1dfb      	adds	r3, r7, #7
 80010f8:	7818      	ldrb	r0, [r3, #0]
 80010fa:	2311      	movs	r3, #17
 80010fc:	f000 f92a 	bl	8001354 <pyd1598_serin_add_to_datagram>
 8001100:	0003      	movs	r3, r0
 8001102:	7023      	strb	r3, [r4, #0]
											PYD1598_MASK_THRESHOLD,
											PYD1598_SHIFT_THRESHOLD);
	return status;
 8001104:	197b      	adds	r3, r7, r5
 8001106:	781b      	ldrb	r3, [r3, #0]
}
 8001108:	0018      	movs	r0, r3
 800110a:	46bd      	mov	sp, r7
 800110c:	b004      	add	sp, #16
 800110e:	bdb0      	pop	{r4, r5, r7, pc}
 8001110:	0001ffff 	.word	0x0001ffff

08001114 <pyd1598_serin_add_blind_time>:
//Reg Val is 4 bits ...
//max_value 8sec =8000ms
//min value 0.5sec =500ms
uint8_t pyd1598_serin_add_blind_time(pyd1598_blind_time_t new_blind_time,
														pyd1598_serin_t *serin)
{
 8001114:	b5b0      	push	{r4, r5, r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	0002      	movs	r2, r0
 800111c:	6039      	str	r1, [r7, #0]
 800111e:	1dfb      	adds	r3, r7, #7
 8001120:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 8001122:	200f      	movs	r0, #15
 8001124:	183b      	adds	r3, r7, r0
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]

	new_blind_time &= 0x0F;
 800112a:	1dfb      	adds	r3, r7, #7
 800112c:	1dfa      	adds	r2, r7, #7
 800112e:	7812      	ldrb	r2, [r2, #0]
 8001130:	210f      	movs	r1, #15
 8001132:	400a      	ands	r2, r1
 8001134:	701a      	strb	r2, [r3, #0]
	serin->config.blind_time = new_blind_time;
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	1dfa      	adds	r2, r7, #7
 800113a:	7812      	ldrb	r2, [r2, #0]
 800113c:	705a      	strb	r2, [r3, #1]
	status = pyd1598_serin_add_to_datagram(new_blind_time,
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	3308      	adds	r3, #8
 8001142:	0019      	movs	r1, r3
 8001144:	0005      	movs	r5, r0
 8001146:	183c      	adds	r4, r7, r0
 8001148:	4a06      	ldr	r2, [pc, #24]	; (8001164 <pyd1598_serin_add_blind_time+0x50>)
 800114a:	1dfb      	adds	r3, r7, #7
 800114c:	7818      	ldrb	r0, [r3, #0]
 800114e:	230d      	movs	r3, #13
 8001150:	f000 f900 	bl	8001354 <pyd1598_serin_add_to_datagram>
 8001154:	0003      	movs	r3, r0
 8001156:	7023      	strb	r3, [r4, #0]
											&serin->conf_datagram,
											PYD1598_MASK_BLIND_TIME,
											PYD1598_SHIFT_BLIND_TIME);
	return status;
 8001158:	197b      	adds	r3, r7, r5
 800115a:	781b      	ldrb	r3, [r3, #0]
}
 800115c:	0018      	movs	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	b004      	add	sp, #16
 8001162:	bdb0      	pop	{r4, r5, r7, pc}
 8001164:	01fe1fff 	.word	0x01fe1fff

08001168 <pyd1598_serin_add_pulse_counter>:

uint8_t pyd1598_serin_add_pulse_counter(pyd1598_pulse_counter_t pulse_counter,
														pyd1598_serin_t *serin)
{
 8001168:	b5b0      	push	{r4, r5, r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	0002      	movs	r2, r0
 8001170:	6039      	str	r1, [r7, #0]
 8001172:	1dfb      	adds	r3, r7, #7
 8001174:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 8001176:	200f      	movs	r0, #15
 8001178:	183b      	adds	r3, r7, r0
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]

	pulse_counter &= 0x03;
 800117e:	1dfb      	adds	r3, r7, #7
 8001180:	1dfa      	adds	r2, r7, #7
 8001182:	7812      	ldrb	r2, [r2, #0]
 8001184:	2103      	movs	r1, #3
 8001186:	400a      	ands	r2, r1
 8001188:	701a      	strb	r2, [r3, #0]
	serin->config.pulse_counter = pulse_counter;
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	1dfa      	adds	r2, r7, #7
 800118e:	7812      	ldrb	r2, [r2, #0]
 8001190:	709a      	strb	r2, [r3, #2]
	status = pyd1598_serin_add_to_datagram(pulse_counter, &serin->conf_datagram,
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	3308      	adds	r3, #8
 8001196:	0019      	movs	r1, r3
 8001198:	0005      	movs	r5, r0
 800119a:	183c      	adds	r4, r7, r0
 800119c:	4a06      	ldr	r2, [pc, #24]	; (80011b8 <pyd1598_serin_add_pulse_counter+0x50>)
 800119e:	1dfb      	adds	r3, r7, #7
 80011a0:	7818      	ldrb	r0, [r3, #0]
 80011a2:	230b      	movs	r3, #11
 80011a4:	f000 f8d6 	bl	8001354 <pyd1598_serin_add_to_datagram>
 80011a8:	0003      	movs	r3, r0
 80011aa:	7023      	strb	r3, [r4, #0]
											PYD1598_MASK_PULSE_COUNTER,
											PYD1598_SHIFT_PULSE_COUNTER);
	return status;
 80011ac:	197b      	adds	r3, r7, r5
 80011ae:	781b      	ldrb	r3, [r3, #0]
}
 80011b0:	0018      	movs	r0, r3
 80011b2:	46bd      	mov	sp, r7
 80011b4:	b004      	add	sp, #16
 80011b6:	bdb0      	pop	{r4, r5, r7, pc}
 80011b8:	01ffe7ff 	.word	0x01ffe7ff

080011bc <pyd1598_serin_add_window_time>:
uint8_t pyd1598_serin_add_window_time(pyd1598_window_time_t window_time,
														pyd1598_serin_t *serin)
{
 80011bc:	b5b0      	push	{r4, r5, r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	0002      	movs	r2, r0
 80011c4:	6039      	str	r1, [r7, #0]
 80011c6:	1dfb      	adds	r3, r7, #7
 80011c8:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 80011ca:	200f      	movs	r0, #15
 80011cc:	183b      	adds	r3, r7, r0
 80011ce:	2200      	movs	r2, #0
 80011d0:	701a      	strb	r2, [r3, #0]

	window_time &= 0x03;
 80011d2:	1dfb      	adds	r3, r7, #7
 80011d4:	1dfa      	adds	r2, r7, #7
 80011d6:	7812      	ldrb	r2, [r2, #0]
 80011d8:	2103      	movs	r1, #3
 80011da:	400a      	ands	r2, r1
 80011dc:	701a      	strb	r2, [r3, #0]
	serin->config.window_time = window_time;
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	1dfa      	adds	r2, r7, #7
 80011e2:	7812      	ldrb	r2, [r2, #0]
 80011e4:	70da      	strb	r2, [r3, #3]
	status = pyd1598_serin_add_to_datagram(window_time, &serin->conf_datagram,
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	3308      	adds	r3, #8
 80011ea:	0019      	movs	r1, r3
 80011ec:	0005      	movs	r5, r0
 80011ee:	183c      	adds	r4, r7, r0
 80011f0:	4a06      	ldr	r2, [pc, #24]	; (800120c <pyd1598_serin_add_window_time+0x50>)
 80011f2:	1dfb      	adds	r3, r7, #7
 80011f4:	7818      	ldrb	r0, [r3, #0]
 80011f6:	2309      	movs	r3, #9
 80011f8:	f000 f8ac 	bl	8001354 <pyd1598_serin_add_to_datagram>
 80011fc:	0003      	movs	r3, r0
 80011fe:	7023      	strb	r3, [r4, #0]
										PYD1598_MASK_WINDOW_TIME,
										PYD1598_SHIFT_WINDOW_TIME);
	return status;
 8001200:	197b      	adds	r3, r7, r5
 8001202:	781b      	ldrb	r3, [r3, #0]
}
 8001204:	0018      	movs	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	b004      	add	sp, #16
 800120a:	bdb0      	pop	{r4, r5, r7, pc}
 800120c:	01fff9ff 	.word	0x01fff9ff

08001210 <pyd1598_serin_add_operation_mode>:
uint8_t pyd1598_serin_add_operation_mode(pyd1598_op_mode_t new_op_mode,
														pyd1598_serin_t *serin)
{
 8001210:	b5b0      	push	{r4, r5, r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	0002      	movs	r2, r0
 8001218:	6039      	str	r1, [r7, #0]
 800121a:	1dfb      	adds	r3, r7, #7
 800121c:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 800121e:	200f      	movs	r0, #15
 8001220:	183b      	adds	r3, r7, r0
 8001222:	2200      	movs	r2, #0
 8001224:	701a      	strb	r2, [r3, #0]
	serin->config.op_mode = new_op_mode;
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	1dfa      	adds	r2, r7, #7
 800122a:	7812      	ldrb	r2, [r2, #0]
 800122c:	711a      	strb	r2, [r3, #4]
	status = pyd1598_serin_add_to_datagram((uint8_t) new_op_mode,
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	3308      	adds	r3, #8
 8001232:	0019      	movs	r1, r3
 8001234:	0005      	movs	r5, r0
 8001236:	183c      	adds	r4, r7, r0
 8001238:	4a06      	ldr	r2, [pc, #24]	; (8001254 <pyd1598_serin_add_operation_mode+0x44>)
 800123a:	1dfb      	adds	r3, r7, #7
 800123c:	7818      	ldrb	r0, [r3, #0]
 800123e:	2307      	movs	r3, #7
 8001240:	f000 f888 	bl	8001354 <pyd1598_serin_add_to_datagram>
 8001244:	0003      	movs	r3, r0
 8001246:	7023      	strb	r3, [r4, #0]
											&serin->conf_datagram,
											PYD1598_MASK_OPERATION_MODES,
											PYD1598_SHIFT_OPERATION_MODES);
	return status;
 8001248:	197b      	adds	r3, r7, r5
 800124a:	781b      	ldrb	r3, [r3, #0]
}
 800124c:	0018      	movs	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	b004      	add	sp, #16
 8001252:	bdb0      	pop	{r4, r5, r7, pc}
 8001254:	01fffe7f 	.word	0x01fffe7f

08001258 <pyd1598_serin_add_signal_source>:
uint8_t pyd1598_serin_add_signal_source(pyd1598_signal_source_t signal_source,
														pyd1598_serin_t *serin)
{
 8001258:	b5b0      	push	{r4, r5, r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	0002      	movs	r2, r0
 8001260:	6039      	str	r1, [r7, #0]
 8001262:	1dfb      	adds	r3, r7, #7
 8001264:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 8001266:	200f      	movs	r0, #15
 8001268:	183b      	adds	r3, r7, r0
 800126a:	2200      	movs	r2, #0
 800126c:	701a      	strb	r2, [r3, #0]

	signal_source &= 0x03;
 800126e:	1dfb      	adds	r3, r7, #7
 8001270:	1dfa      	adds	r2, r7, #7
 8001272:	7812      	ldrb	r2, [r2, #0]
 8001274:	2103      	movs	r1, #3
 8001276:	400a      	ands	r2, r1
 8001278:	701a      	strb	r2, [r3, #0]
	serin->config.signal_source = signal_source;
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	1dfa      	adds	r2, r7, #7
 800127e:	7812      	ldrb	r2, [r2, #0]
 8001280:	715a      	strb	r2, [r3, #5]
	status = pyd1598_serin_add_to_datagram((uint8_t) signal_source,
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	3308      	adds	r3, #8
 8001286:	0019      	movs	r1, r3
 8001288:	0005      	movs	r5, r0
 800128a:	183c      	adds	r4, r7, r0
 800128c:	4a06      	ldr	r2, [pc, #24]	; (80012a8 <pyd1598_serin_add_signal_source+0x50>)
 800128e:	1dfb      	adds	r3, r7, #7
 8001290:	7818      	ldrb	r0, [r3, #0]
 8001292:	2305      	movs	r3, #5
 8001294:	f000 f85e 	bl	8001354 <pyd1598_serin_add_to_datagram>
 8001298:	0003      	movs	r3, r0
 800129a:	7023      	strb	r3, [r4, #0]
												&serin->conf_datagram,
												PYD1598_MASK_SIGNAL_SOURCE,
												PYD1598_SHIFT_SIGNAL_SOURCE);
	return status;
 800129c:	197b      	adds	r3, r7, r5
 800129e:	781b      	ldrb	r3, [r3, #0]
}
 80012a0:	0018      	movs	r0, r3
 80012a2:	46bd      	mov	sp, r7
 80012a4:	b004      	add	sp, #16
 80012a6:	bdb0      	pop	{r4, r5, r7, pc}
 80012a8:	01ffff9f 	.word	0x01ffff9f

080012ac <pyd1598_serin_add_hpf_cutoff>:

uint8_t pyd1598_serin_add_hpf_cutoff(pyd1598_hpf_cutoff_t new_hpf_cutoff,
														pyd1598_serin_t *serin)
{
 80012ac:	b5b0      	push	{r4, r5, r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	0002      	movs	r2, r0
 80012b4:	6039      	str	r1, [r7, #0]
 80012b6:	1dfb      	adds	r3, r7, #7
 80012b8:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 80012ba:	200f      	movs	r0, #15
 80012bc:	183b      	adds	r3, r7, r0
 80012be:	2200      	movs	r2, #0
 80012c0:	701a      	strb	r2, [r3, #0]

	new_hpf_cutoff &= 0x03;
 80012c2:	1dfb      	adds	r3, r7, #7
 80012c4:	1dfa      	adds	r2, r7, #7
 80012c6:	7812      	ldrb	r2, [r2, #0]
 80012c8:	2103      	movs	r1, #3
 80012ca:	400a      	ands	r2, r1
 80012cc:	701a      	strb	r2, [r3, #0]
	serin->config.hpf_cutoff = new_hpf_cutoff;
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	1dfa      	adds	r2, r7, #7
 80012d2:	7812      	ldrb	r2, [r2, #0]
 80012d4:	719a      	strb	r2, [r3, #6]
	status = pyd1598_serin_add_to_datagram((uint8_t) new_hpf_cutoff,
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	3308      	adds	r3, #8
 80012da:	0019      	movs	r1, r3
 80012dc:	0005      	movs	r5, r0
 80012de:	183c      	adds	r4, r7, r0
 80012e0:	4a06      	ldr	r2, [pc, #24]	; (80012fc <pyd1598_serin_add_hpf_cutoff+0x50>)
 80012e2:	1dfb      	adds	r3, r7, #7
 80012e4:	7818      	ldrb	r0, [r3, #0]
 80012e6:	2302      	movs	r3, #2
 80012e8:	f000 f834 	bl	8001354 <pyd1598_serin_add_to_datagram>
 80012ec:	0003      	movs	r3, r0
 80012ee:	7023      	strb	r3, [r4, #0]
											&serin->conf_datagram,
											PYD1598_MASK_HPF_CUTOFF,
											PYD1598_SHIFT_HPF_CUTOFF);
	return status;
 80012f0:	197b      	adds	r3, r7, r5
 80012f2:	781b      	ldrb	r3, [r3, #0]
}
 80012f4:	0018      	movs	r0, r3
 80012f6:	46bd      	mov	sp, r7
 80012f8:	b004      	add	sp, #16
 80012fa:	bdb0      	pop	{r4, r5, r7, pc}
 80012fc:	01fffffb 	.word	0x01fffffb

08001300 <pyd1598_serin_add_count_mode>:

uint8_t pyd1598_serin_add_count_mode(pyd1598_count_mode_t new_count_mode,
														pyd1598_serin_t *serin)
{
 8001300:	b5b0      	push	{r4, r5, r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	0002      	movs	r2, r0
 8001308:	6039      	str	r1, [r7, #0]
 800130a:	1dfb      	adds	r3, r7, #7
 800130c:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 800130e:	200f      	movs	r0, #15
 8001310:	183b      	adds	r3, r7, r0
 8001312:	2200      	movs	r2, #0
 8001314:	701a      	strb	r2, [r3, #0]

	new_count_mode &= 0x03;
 8001316:	1dfb      	adds	r3, r7, #7
 8001318:	1dfa      	adds	r2, r7, #7
 800131a:	7812      	ldrb	r2, [r2, #0]
 800131c:	2103      	movs	r1, #3
 800131e:	400a      	ands	r2, r1
 8001320:	701a      	strb	r2, [r3, #0]
	serin->config.count_mode = new_count_mode;
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	1dfa      	adds	r2, r7, #7
 8001326:	7812      	ldrb	r2, [r2, #0]
 8001328:	71da      	strb	r2, [r3, #7]
	status = pyd1598_serin_add_to_datagram((uint8_t) new_count_mode,
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	3308      	adds	r3, #8
 800132e:	0019      	movs	r1, r3
 8001330:	0005      	movs	r5, r0
 8001332:	183c      	adds	r4, r7, r0
 8001334:	4a06      	ldr	r2, [pc, #24]	; (8001350 <pyd1598_serin_add_count_mode+0x50>)
 8001336:	1dfb      	adds	r3, r7, #7
 8001338:	7818      	ldrb	r0, [r3, #0]
 800133a:	2300      	movs	r3, #0
 800133c:	f000 f80a 	bl	8001354 <pyd1598_serin_add_to_datagram>
 8001340:	0003      	movs	r3, r0
 8001342:	7023      	strb	r3, [r4, #0]
											&serin->conf_datagram,
											PYD1598_MASK_COUNT_MODE,
											PYD1598_SHIFT_COUNT_MODE);
	return status;
 8001344:	197b      	adds	r3, r7, r5
 8001346:	781b      	ldrb	r3, [r3, #0]
}
 8001348:	0018      	movs	r0, r3
 800134a:	46bd      	mov	sp, r7
 800134c:	b004      	add	sp, #16
 800134e:	bdb0      	pop	{r4, r5, r7, pc}
 8001350:	01fffffd 	.word	0x01fffffd

08001354 <pyd1598_serin_add_to_datagram>:

uint8_t pyd1598_serin_add_to_datagram(uint8_t data, uint32_t *datagram,
												uint32_t mask, uint8_t shift)
{
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b087      	sub	sp, #28
 8001358:	af00      	add	r7, sp, #0
 800135a:	60b9      	str	r1, [r7, #8]
 800135c:	607a      	str	r2, [r7, #4]
 800135e:	0019      	movs	r1, r3
 8001360:	240f      	movs	r4, #15
 8001362:	193b      	adds	r3, r7, r4
 8001364:	1c02      	adds	r2, r0, #0
 8001366:	701a      	strb	r2, [r3, #0]
 8001368:	200e      	movs	r0, #14
 800136a:	183b      	adds	r3, r7, r0
 800136c:	1c0a      	adds	r2, r1, #0
 800136e:	701a      	strb	r2, [r3, #0]
	uint32_t old_config = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	617b      	str	r3, [r7, #20]
	uint32_t new_config = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	613b      	str	r3, [r7, #16]

	//generating copy of the datagram to handle the changes
	//(protecting from possible changes due to interrupts)
	old_config = *datagram;
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	617b      	str	r3, [r7, #20]

	//Clear section of the datagram copy to set the new data
	old_config &= mask;
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	4013      	ands	r3, r2
 8001384:	617b      	str	r3, [r7, #20]

	//Shifting data to the position of the datagram copy
	new_config |= (((uint32_t) data) << shift);
 8001386:	193b      	adds	r3, r7, r4
 8001388:	781a      	ldrb	r2, [r3, #0]
 800138a:	183b      	adds	r3, r7, r0
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	409a      	lsls	r2, r3
 8001390:	0013      	movs	r3, r2
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	4313      	orrs	r3, r2
 8001396:	613b      	str	r3, [r7, #16]

	//Adding data to the datagram copy
	new_config |= old_config;
 8001398:	693a      	ldr	r2, [r7, #16]
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	4313      	orrs	r3, r2
 800139e:	613b      	str	r3, [r7, #16]

	//substitute the values of the datagram with the new configuration
	*datagram = new_config;
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	601a      	str	r2, [r3, #0]

	return 0;
 80013a6:	2300      	movs	r3, #0
}
 80013a8:	0018      	movs	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	b007      	add	sp, #28
 80013ae:	bd90      	pop	{r4, r7, pc}

080013b0 <pyd1598_serin_set_zero_pulse>:
//Information from:
//https://www.excelitas.com/product/pyd-1588-pyd-1598-low-power-digipyros

//TODO: (high) change this to decouple from the main.h header.
void pyd1598_serin_set_zero_pulse(pyd1598_hardware_interface_t gpio)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	003b      	movs	r3, r7
 80013b8:	6018      	str	r0, [r3, #0]
 80013ba:	6059      	str	r1, [r3, #4]
	//This should takes less than t_{DL}=200-2000ns
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 80013bc:	003b      	movs	r3, r7
 80013be:	6818      	ldr	r0, [r3, #0]
 80013c0:	003b      	movs	r3, r7
 80013c2:	889b      	ldrh	r3, [r3, #4]
 80013c4:	2200      	movs	r2, #0
 80013c6:	0019      	movs	r1, r3
 80013c8:	f003 fa05 	bl	80047d6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 80013cc:	003b      	movs	r3, r7
 80013ce:	6818      	ldr	r0, [r3, #0]
 80013d0:	003b      	movs	r3, r7
 80013d2:	889b      	ldrh	r3, [r3, #4]
 80013d4:	2201      	movs	r2, #1
 80013d6:	0019      	movs	r1, r3
 80013d8:	f003 f9fd 	bl	80047d6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 80013dc:	003b      	movs	r3, r7
 80013de:	6818      	ldr	r0, [r3, #0]
 80013e0:	003b      	movs	r3, r7
 80013e2:	889b      	ldrh	r3, [r3, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	0019      	movs	r1, r3
 80013e8:	f003 f9f5 	bl	80047d6 <HAL_GPIO_WritePin>
}
 80013ec:	46c0      	nop			; (mov r8, r8)
 80013ee:	46bd      	mov	sp, r7
 80013f0:	b002      	add	sp, #8
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <pyd1598_serin_set_one_pulse>:

void pyd1598_serin_set_one_pulse(pyd1598_hardware_interface_t gpio)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	003b      	movs	r3, r7
 80013fc:	6018      	str	r0, [r3, #0]
 80013fe:	6059      	str	r1, [r3, #4]
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8001400:	003b      	movs	r3, r7
 8001402:	6818      	ldr	r0, [r3, #0]
 8001404:	003b      	movs	r3, r7
 8001406:	889b      	ldrh	r3, [r3, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	0019      	movs	r1, r3
 800140c:	f003 f9e3 	bl	80047d6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 8001410:	003b      	movs	r3, r7
 8001412:	6818      	ldr	r0, [r3, #0]
 8001414:	003b      	movs	r3, r7
 8001416:	889b      	ldrh	r3, [r3, #4]
 8001418:	2201      	movs	r2, #1
 800141a:	0019      	movs	r1, r3
 800141c:	f003 f9db 	bl	80047d6 <HAL_GPIO_WritePin>
}
 8001420:	46c0      	nop			; (mov r8, r8)
 8001422:	46bd      	mov	sp, r7
 8001424:	b002      	add	sp, #8
 8001426:	bd80      	pop	{r7, pc}

08001428 <pyd1598_direct_link_set_as_output>:
{
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
}

void pyd1598_direct_link_set_as_output(pyd1598_hardware_interface_t gpio)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	003b      	movs	r3, r7
 8001430:	6018      	str	r0, [r3, #0]
 8001432:	6059      	str	r1, [r3, #4]
	HAL_DIRECT_LINK_conf_as_output(gpio.port, gpio.pin, gpio.irq_type);
 8001434:	003b      	movs	r3, r7
 8001436:	6818      	ldr	r0, [r3, #0]
 8001438:	003b      	movs	r3, r7
 800143a:	8899      	ldrh	r1, [r3, #4]
 800143c:	003b      	movs	r3, r7
 800143e:	799b      	ldrb	r3, [r3, #6]
 8001440:	b25b      	sxtb	r3, r3
 8001442:	001a      	movs	r2, r3
 8001444:	f001 f874 	bl	8002530 <HAL_DIRECT_LINK_conf_as_output>
}
 8001448:	46c0      	nop			; (mov r8, r8)
 800144a:	46bd      	mov	sp, r7
 800144c:	b002      	add	sp, #8
 800144e:	bd80      	pop	{r7, pc}

08001450 <pyd1598_direct_link_set_as_input>:

void pyd1598_direct_link_set_as_input(pyd1598_hardware_interface_t gpio)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	003b      	movs	r3, r7
 8001458:	6018      	str	r0, [r3, #0]
 800145a:	6059      	str	r1, [r3, #4]
	HAL_DIRECT_LINK_conf_as_input(gpio.port, gpio.pin, gpio.irq_type);
 800145c:	003b      	movs	r3, r7
 800145e:	6818      	ldr	r0, [r3, #0]
 8001460:	003b      	movs	r3, r7
 8001462:	8899      	ldrh	r1, [r3, #4]
 8001464:	003b      	movs	r3, r7
 8001466:	799b      	ldrb	r3, [r3, #6]
 8001468:	b25b      	sxtb	r3, r3
 800146a:	001a      	movs	r2, r3
 800146c:	f000 ffea 	bl	8002444 <HAL_DIRECT_LINK_conf_as_input>
}
 8001470:	46c0      	nop			; (mov r8, r8)
 8001472:	46bd      	mov	sp, r7
 8001474:	b002      	add	sp, #8
 8001476:	bd80      	pop	{r7, pc}

08001478 <pyd1598_direct_link_set_as_interrupt_input>:

void pyd1598_direct_link_set_as_interrupt_input(pyd1598_hardware_interface_t gpio)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	003b      	movs	r3, r7
 8001480:	6018      	str	r0, [r3, #0]
 8001482:	6059      	str	r1, [r3, #4]
	HAL_DIRECT_LINK_conf_as_interrupt_input(gpio.port, gpio.pin, gpio.irq_type);
 8001484:	003b      	movs	r3, r7
 8001486:	6818      	ldr	r0, [r3, #0]
 8001488:	003b      	movs	r3, r7
 800148a:	8899      	ldrh	r1, [r3, #4]
 800148c:	003b      	movs	r3, r7
 800148e:	799b      	ldrb	r3, [r3, #6]
 8001490:	b25b      	sxtb	r3, r3
 8001492:	001a      	movs	r2, r3
 8001494:	f001 f80c 	bl	80024b0 <HAL_DIRECT_LINK_conf_as_interrupt_input>
}
 8001498:	46c0      	nop			; (mov r8, r8)
 800149a:	46bd      	mov	sp, r7
 800149c:	b002      	add	sp, #8
 800149e:	bd80      	pop	{r7, pc}

080014a0 <pyd1598_direct_link_set_one_pulse>:
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
}
void pyd1598_direct_link_set_one_pulse(pyd1598_hardware_interface_t gpio)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	003b      	movs	r3, r7
 80014a8:	6018      	str	r0, [r3, #0]
 80014aa:	6059      	str	r1, [r3, #4]
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 80014ac:	003b      	movs	r3, r7
 80014ae:	6818      	ldr	r0, [r3, #0]
 80014b0:	003b      	movs	r3, r7
 80014b2:	889b      	ldrh	r3, [r3, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	0019      	movs	r1, r3
 80014b8:	f003 f98d 	bl	80047d6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 80014bc:	003b      	movs	r3, r7
 80014be:	6818      	ldr	r0, [r3, #0]
 80014c0:	003b      	movs	r3, r7
 80014c2:	889b      	ldrh	r3, [r3, #4]
 80014c4:	2201      	movs	r2, #1
 80014c6:	0019      	movs	r1, r3
 80014c8:	f003 f985 	bl	80047d6 <HAL_GPIO_WritePin>
}
 80014cc:	46c0      	nop			; (mov r8, r8)
 80014ce:	46bd      	mov	sp, r7
 80014d0:	b002      	add	sp, #8
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <pyd1598_direct_link_set_negative_edge>:
void pyd1598_direct_link_set_negative_edge(pyd1598_hardware_interface_t gpio)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	003b      	movs	r3, r7
 80014dc:	6018      	str	r0, [r3, #0]
 80014de:	6059      	str	r1, [r3, #4]
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 80014e0:	003b      	movs	r3, r7
 80014e2:	6818      	ldr	r0, [r3, #0]
 80014e4:	003b      	movs	r3, r7
 80014e6:	889b      	ldrh	r3, [r3, #4]
 80014e8:	2200      	movs	r2, #0
 80014ea:	0019      	movs	r1, r3
 80014ec:	f003 f973 	bl	80047d6 <HAL_GPIO_WritePin>
}
 80014f0:	46c0      	nop			; (mov r8, r8)
 80014f2:	46bd      	mov	sp, r7
 80014f4:	b002      	add	sp, #8
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <pyd1598_direct_link_read_pin>:
}


uint8_t pyd1598_direct_link_read_pin(pyd1598_hardware_interface_t gpio,
											uint64_t *buffer, uint32_t shift)
{
 80014f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014fa:	b08f      	sub	sp, #60	; 0x3c
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	2608      	movs	r6, #8
 8001500:	2418      	movs	r4, #24
 8001502:	1935      	adds	r5, r6, r4
 8001504:	2608      	movs	r6, #8
 8001506:	19be      	adds	r6, r7, r6
 8001508:	19ae      	adds	r6, r5, r6
 800150a:	6030      	str	r0, [r6, #0]
 800150c:	6071      	str	r1, [r6, #4]
 800150e:	627a      	str	r2, [r7, #36]	; 0x24
 8001510:	623b      	str	r3, [r7, #32]
	static uint64_t readout_mask = (uint64_t) PYD1598_DIRECT_LINK_MASK;
	GPIO_PinState pin_value = GPIO_PIN_RESET;
 8001512:	2017      	movs	r0, #23
 8001514:	0026      	movs	r6, r4
 8001516:	1983      	adds	r3, r0, r6
 8001518:	2208      	movs	r2, #8
 800151a:	4694      	mov	ip, r2
 800151c:	44bc      	add	ip, r7
 800151e:	4463      	add	r3, ip
 8001520:	2200      	movs	r2, #0
 8001522:	701a      	strb	r2, [r3, #0]

	pin_value = HAL_GPIO_ReadPin(gpio.port, gpio.pin);
 8001524:	2108      	movs	r1, #8
 8001526:	198b      	adds	r3, r1, r6
 8001528:	2208      	movs	r2, #8
 800152a:	4694      	mov	ip, r2
 800152c:	44bc      	add	ip, r7
 800152e:	4463      	add	r3, ip
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	198b      	adds	r3, r1, r6
 8001534:	2108      	movs	r1, #8
 8001536:	468c      	mov	ip, r1
 8001538:	44bc      	add	ip, r7
 800153a:	4463      	add	r3, ip
 800153c:	889b      	ldrh	r3, [r3, #4]
 800153e:	0034      	movs	r4, r6
 8001540:	1981      	adds	r1, r0, r6
 8001542:	2008      	movs	r0, #8
 8001544:	1838      	adds	r0, r7, r0
 8001546:	180e      	adds	r6, r1, r0
 8001548:	0019      	movs	r1, r3
 800154a:	0010      	movs	r0, r2
 800154c:	f003 f926 	bl	800479c <HAL_GPIO_ReadPin>
 8001550:	0003      	movs	r3, r0
 8001552:	7033      	strb	r3, [r6, #0]

	if(pin_value == GPIO_PIN_SET)
 8001554:	2017      	movs	r0, #23
 8001556:	0026      	movs	r6, r4
 8001558:	1983      	adds	r3, r0, r6
 800155a:	2208      	movs	r2, #8
 800155c:	4694      	mov	ip, r2
 800155e:	44bc      	add	ip, r7
 8001560:	4463      	add	r3, ip
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	2b01      	cmp	r3, #1
 8001566:	d110      	bne.n	800158a <pyd1598_direct_link_read_pin+0x92>
	{
		*buffer  |= readout_mask;
 8001568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800156a:	6818      	ldr	r0, [r3, #0]
 800156c:	6859      	ldr	r1, [r3, #4]
 800156e:	4b27      	ldr	r3, [pc, #156]	; (800160c <pyd1598_direct_link_read_pin+0x114>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	0006      	movs	r6, r0
 8001576:	4316      	orrs	r6, r2
 8001578:	613e      	str	r6, [r7, #16]
 800157a:	4319      	orrs	r1, r3
 800157c:	6179      	str	r1, [r7, #20]
 800157e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001580:	6939      	ldr	r1, [r7, #16]
 8001582:	697a      	ldr	r2, [r7, #20]
 8001584:	6019      	str	r1, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]
 8001588:	e020      	b.n	80015cc <pyd1598_direct_link_read_pin+0xd4>
	}
	else if(pin_value == GPIO_PIN_RESET)
 800158a:	2317      	movs	r3, #23
 800158c:	2218      	movs	r2, #24
 800158e:	189b      	adds	r3, r3, r2
 8001590:	2208      	movs	r2, #8
 8001592:	4694      	mov	ip, r2
 8001594:	44bc      	add	ip, r7
 8001596:	4463      	add	r3, ip
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d115      	bne.n	80015ca <pyd1598_direct_link_read_pin+0xd2>
	{
		*buffer  &= ~readout_mask;
 800159e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	4919      	ldr	r1, [pc, #100]	; (800160c <pyd1598_direct_link_read_pin+0x114>)
 80015a6:	6808      	ldr	r0, [r1, #0]
 80015a8:	6849      	ldr	r1, [r1, #4]
 80015aa:	43c6      	mvns	r6, r0
 80015ac:	61be      	str	r6, [r7, #24]
 80015ae:	43c9      	mvns	r1, r1
 80015b0:	61f9      	str	r1, [r7, #28]
 80015b2:	69b9      	ldr	r1, [r7, #24]
 80015b4:	4011      	ands	r1, r2
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	69f9      	ldr	r1, [r7, #28]
 80015ba:	4019      	ands	r1, r3
 80015bc:	60f9      	str	r1, [r7, #12]
 80015be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c0:	68b9      	ldr	r1, [r7, #8]
 80015c2:	68fa      	ldr	r2, [r7, #12]
 80015c4:	6019      	str	r1, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	e000      	b.n	80015cc <pyd1598_direct_link_read_pin+0xd4>
	}
	else
	{
		__NOP();
 80015ca:	46c0      	nop			; (mov r8, r8)
	}

	readout_mask = (readout_mask >> 1);
 80015cc:	4b0f      	ldr	r3, [pc, #60]	; (800160c <pyd1598_direct_link_read_pin+0x114>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	07d9      	lsls	r1, r3, #31
 80015d4:	0850      	lsrs	r0, r2, #1
 80015d6:	6038      	str	r0, [r7, #0]
 80015d8:	6838      	ldr	r0, [r7, #0]
 80015da:	4308      	orrs	r0, r1
 80015dc:	6038      	str	r0, [r7, #0]
 80015de:	085b      	lsrs	r3, r3, #1
 80015e0:	607b      	str	r3, [r7, #4]
 80015e2:	4b0a      	ldr	r3, [pc, #40]	; (800160c <pyd1598_direct_link_read_pin+0x114>)
 80015e4:	6839      	ldr	r1, [r7, #0]
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	6019      	str	r1, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]

	if(readout_mask == ((uint64_t) 0))
 80015ec:	4b07      	ldr	r3, [pc, #28]	; (800160c <pyd1598_direct_link_read_pin+0x114>)
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	0011      	movs	r1, r2
 80015f4:	4319      	orrs	r1, r3
 80015f6:	d104      	bne.n	8001602 <pyd1598_direct_link_read_pin+0x10a>
	{
		readout_mask  = (uint64_t) PYD1598_DIRECT_LINK_MASK;
 80015f8:	4904      	ldr	r1, [pc, #16]	; (800160c <pyd1598_direct_link_read_pin+0x114>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	2380      	movs	r3, #128	; 0x80
 80015fe:	600a      	str	r2, [r1, #0]
 8001600:	604b      	str	r3, [r1, #4]
	}
	return 0;
 8001602:	2300      	movs	r3, #0

}
 8001604:	0018      	movs	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	b00f      	add	sp, #60	; 0x3c
 800160a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800160c:	20000000 	.word	0x20000000

08001610 <relay_setup>:
#include "BoardSupport/relay_l114fl_drv8210.h"


uint8_t relay_setup(relay_t *relay, relay_gpio_t hardware_output_1,
												relay_gpio_t hardware_output_2)
{
 8001610:	b082      	sub	sp, #8
 8001612:	b590      	push	{r4, r7, lr}
 8001614:	b085      	sub	sp, #20
 8001616:	af00      	add	r7, sp, #0
 8001618:	60f8      	str	r0, [r7, #12]
 800161a:	1d38      	adds	r0, r7, #4
 800161c:	6001      	str	r1, [r0, #0]
 800161e:	6042      	str	r2, [r0, #4]
 8001620:	2204      	movs	r2, #4
 8001622:	2418      	movs	r4, #24
 8001624:	1912      	adds	r2, r2, r4
 8001626:	2108      	movs	r1, #8
 8001628:	468c      	mov	ip, r1
 800162a:	44bc      	add	ip, r7
 800162c:	4462      	add	r2, ip
 800162e:	6013      	str	r3, [r2, #0]

	relay->hardware_output_1 = hardware_output_1;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	1d3a      	adds	r2, r7, #4
 8001634:	3304      	adds	r3, #4
 8001636:	ca03      	ldmia	r2!, {r0, r1}
 8001638:	c303      	stmia	r3!, {r0, r1}
	relay->hardware_output_2 = hardware_output_2;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	2204      	movs	r2, #4
 800163e:	1912      	adds	r2, r2, r4
 8001640:	2108      	movs	r1, #8
 8001642:	468c      	mov	ip, r1
 8001644:	44bc      	add	ip, r7
 8001646:	4462      	add	r2, ip
 8001648:	330c      	adds	r3, #12
 800164a:	ca03      	ldmia	r2!, {r0, r1}
 800164c:	c303      	stmia	r3!, {r0, r1}
	relay_deenergize(relay);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	0018      	movs	r0, r3
 8001652:	f000 f984 	bl	800195e <relay_deenergize>
	relay->relay_status = RELAY_OFF;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2200      	movs	r2, #0
 800165a:	701a      	strb	r2, [r3, #0]
	relay->fsm_run_on = RELAY_RUN_FALSE;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2221      	movs	r2, #33	; 0x21
 8001660:	2101      	movs	r1, #1
 8001662:	5499      	strb	r1, [r3, r2]
	relay->fsm_run_off = RELAY_RUN_FALSE;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2222      	movs	r2, #34	; 0x22
 8001668:	2101      	movs	r1, #1
 800166a:	5499      	strb	r1, [r3, r2]
	relay->fsm_pulse_counts = 1;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2201      	movs	r2, #1
 8001670:	619a      	str	r2, [r3, #24]
	return 0;
 8001672:	2300      	movs	r3, #0

}
 8001674:	0018      	movs	r0, r3
 8001676:	46bd      	mov	sp, r7
 8001678:	b005      	add	sp, #20
 800167a:	bc90      	pop	{r4, r7}
 800167c:	bc08      	pop	{r3}
 800167e:	b002      	add	sp, #8
 8001680:	4718      	bx	r3

08001682 <relay_on_pulse_fsm>:
uint8_t relay_on_pulse_fsm(relay_t *relay)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
	if( (relay->fsm_run_on == RELAY_RUN_TRUE) &&
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2221      	movs	r2, #33	; 0x21
 800168e:	5c9b      	ldrb	r3, [r3, r2]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d111      	bne.n	80016b8 <relay_on_pulse_fsm+0x36>
		(relay->fsm_run_off != RELAY_RUN_TRUE) )
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2222      	movs	r2, #34	; 0x22
 8001698:	5c9b      	ldrb	r3, [r3, r2]
	if( (relay->fsm_run_on == RELAY_RUN_TRUE) &&
 800169a:	2b00      	cmp	r3, #0
 800169c:	d00c      	beq.n	80016b8 <relay_on_pulse_fsm+0x36>
	{
		relay_pulse_fsm(relay, RELAY_ON);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2101      	movs	r1, #1
 80016a2:	0018      	movs	r0, r3
 80016a4:	f000 f89c 	bl	80017e0 <relay_pulse_fsm>

		if(relay->fsm_status == RELAY_STATE_STATUS_READY)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	7d1b      	ldrb	r3, [r3, #20]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d103      	bne.n	80016b8 <relay_on_pulse_fsm+0x36>
		{
			relay->fsm_run_on = RELAY_RUN_FALSE;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2221      	movs	r2, #33	; 0x21
 80016b4:	2101      	movs	r1, #1
 80016b6:	5499      	strb	r1, [r3, r2]
		}
	}
	return 0;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	0018      	movs	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	b002      	add	sp, #8
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <relay_off_pulse_fsm>:

uint8_t relay_off_pulse_fsm(relay_t *relay)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
	if( (relay->fsm_run_off == RELAY_RUN_TRUE) &&
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2222      	movs	r2, #34	; 0x22
 80016ce:	5c9b      	ldrb	r3, [r3, r2]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d111      	bne.n	80016f8 <relay_off_pulse_fsm+0x36>
			(relay->fsm_run_on != RELAY_RUN_TRUE) )
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2221      	movs	r2, #33	; 0x21
 80016d8:	5c9b      	ldrb	r3, [r3, r2]
	if( (relay->fsm_run_off == RELAY_RUN_TRUE) &&
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d00c      	beq.n	80016f8 <relay_off_pulse_fsm+0x36>
	{
		relay_pulse_fsm(relay, RELAY_OFF);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2100      	movs	r1, #0
 80016e2:	0018      	movs	r0, r3
 80016e4:	f000 f87c 	bl	80017e0 <relay_pulse_fsm>

		if(relay->fsm_status == RELAY_STATE_STATUS_READY)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	7d1b      	ldrb	r3, [r3, #20]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d103      	bne.n	80016f8 <relay_off_pulse_fsm+0x36>
		{
			relay->fsm_run_off = RELAY_RUN_FALSE;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2222      	movs	r2, #34	; 0x22
 80016f4:	2101      	movs	r1, #1
 80016f6:	5499      	strb	r1, [r3, r2]
		}
	}

	return 0;
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	0018      	movs	r0, r3
 80016fc:	46bd      	mov	sp, r7
 80016fe:	b002      	add	sp, #8
 8001700:	bd80      	pop	{r7, pc}

08001702 <relay_ask_off_pulse_fsm>:


uint8_t relay_ask_off_pulse_fsm(relay_t *relay)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b084      	sub	sp, #16
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 800170a:	200f      	movs	r0, #15
 800170c:	183b      	adds	r3, r7, r0
 800170e:	2200      	movs	r2, #0
 8001710:	701a      	strb	r2, [r3, #0]
//	else
//	{
//		status = 1;
//	}

	if(relay->fsm_run_off == RELAY_RUN_FALSE)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2222      	movs	r2, #34	; 0x22
 8001716:	5c9b      	ldrb	r3, [r3, r2]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d112      	bne.n	8001742 <relay_ask_off_pulse_fsm+0x40>
	{
		relay->fsm_run_on = RELAY_RUN_FALSE;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2221      	movs	r2, #33	; 0x21
 8001720:	2101      	movs	r1, #1
 8001722:	5499      	strb	r1, [r3, r2]
		relay->fsm_run_off = RELAY_RUN_TRUE;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2222      	movs	r2, #34	; 0x22
 8001728:	2100      	movs	r1, #0
 800172a:	5499      	strb	r1, [r3, r2]
		relay->fsm_init = RELAY_INIT_TRUE;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2223      	movs	r2, #35	; 0x23
 8001730:	2100      	movs	r1, #0
 8001732:	5499      	strb	r1, [r3, r2]
		relay->fsm_state = RELAY_STATE_IDLE;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2220      	movs	r2, #32
 8001738:	2100      	movs	r1, #0
 800173a:	5499      	strb	r1, [r3, r2]
		status = 0;
 800173c:	183b      	adds	r3, r7, r0
 800173e:	2200      	movs	r2, #0
 8001740:	701a      	strb	r2, [r3, #0]
	}

	return status;
 8001742:	230f      	movs	r3, #15
 8001744:	18fb      	adds	r3, r7, r3
 8001746:	781b      	ldrb	r3, [r3, #0]
}
 8001748:	0018      	movs	r0, r3
 800174a:	46bd      	mov	sp, r7
 800174c:	b004      	add	sp, #16
 800174e:	bd80      	pop	{r7, pc}

08001750 <relay_ask_on_pulse_fsm>:
uint8_t relay_ask_on_pulse_fsm(relay_t *relay)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8001758:	230f      	movs	r3, #15
 800175a:	18fb      	adds	r3, r7, r3
 800175c:	2200      	movs	r2, #0
 800175e:	701a      	strb	r2, [r3, #0]
//		status = 1;
//	}


	//TODO: (high) Test this change (conditional) intensively
	if(relay->fsm_run_on == RELAY_RUN_FALSE)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2221      	movs	r2, #33	; 0x21
 8001764:	5c9b      	ldrb	r3, [r3, r2]
 8001766:	2b01      	cmp	r3, #1
 8001768:	d10f      	bne.n	800178a <relay_ask_on_pulse_fsm+0x3a>
	{
		relay->fsm_run_on = RELAY_RUN_TRUE;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2221      	movs	r2, #33	; 0x21
 800176e:	2100      	movs	r1, #0
 8001770:	5499      	strb	r1, [r3, r2]
		relay->fsm_run_off = RELAY_RUN_FALSE;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2222      	movs	r2, #34	; 0x22
 8001776:	2101      	movs	r1, #1
 8001778:	5499      	strb	r1, [r3, r2]
		relay->fsm_init = RELAY_INIT_TRUE;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2223      	movs	r2, #35	; 0x23
 800177e:	2100      	movs	r1, #0
 8001780:	5499      	strb	r1, [r3, r2]
		relay->fsm_state = RELAY_STATE_IDLE;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2220      	movs	r2, #32
 8001786:	2100      	movs	r1, #0
 8001788:	5499      	strb	r1, [r3, r2]
	}
	return status;
 800178a:	230f      	movs	r3, #15
 800178c:	18fb      	adds	r3, r7, r3
 800178e:	781b      	ldrb	r3, [r3, #0]
}
 8001790:	0018      	movs	r0, r3
 8001792:	46bd      	mov	sp, r7
 8001794:	b004      	add	sp, #16
 8001796:	bd80      	pop	{r7, pc}

08001798 <relay_check_init_fsm>:
uint8_t relay_check_init_fsm(relay_t relay, relay_fsm_init_t *init)
{
 8001798:	b084      	sub	sp, #16
 800179a:	b5b0      	push	{r4, r5, r7, lr}
 800179c:	af00      	add	r7, sp, #0
 800179e:	250c      	movs	r5, #12
 80017a0:	1d2c      	adds	r4, r5, #4
 80017a2:	19e4      	adds	r4, r4, r7
 80017a4:	6020      	str	r0, [r4, #0]
 80017a6:	6061      	str	r1, [r4, #4]
 80017a8:	60a2      	str	r2, [r4, #8]
 80017aa:	60e3      	str	r3, [r4, #12]
	*init = relay.fsm_init;
 80017ac:	1d2b      	adds	r3, r5, #4
 80017ae:	19db      	adds	r3, r3, r7
 80017b0:	2223      	movs	r2, #35	; 0x23
 80017b2:	5c9a      	ldrb	r2, [r3, r2]
 80017b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017b6:	701a      	strb	r2, [r3, #0]
	return 0;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	0018      	movs	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	bcb0      	pop	{r4, r5, r7}
 80017c0:	bc08      	pop	{r3}
 80017c2:	b004      	add	sp, #16
 80017c4:	4718      	bx	r3

080017c6 <relay_acknowledge_init_fsm>:

uint8_t relay_acknowledge_init_fsm(relay_t *relay)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
	relay->fsm_init = RELAY_INIT_FALSE;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2223      	movs	r2, #35	; 0x23
 80017d2:	2101      	movs	r1, #1
 80017d4:	5499      	strb	r1, [r3, r2]
	return 0;
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	0018      	movs	r0, r3
 80017da:	46bd      	mov	sp, r7
 80017dc:	b002      	add	sp, #8
 80017de:	bd80      	pop	{r7, pc}

080017e0 <relay_pulse_fsm>:



uint8_t relay_pulse_fsm(relay_t *relay, relay_status_t new_status)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b088      	sub	sp, #32
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	000a      	movs	r2, r1
 80017ea:	1cfb      	adds	r3, r7, #3
 80017ec:	701a      	strb	r2, [r3, #0]
	//TODO: (high) check if the implementation of this FSM is necessary

	relay_fsm_state_t state = relay->fsm_state;
 80017ee:	201f      	movs	r0, #31
 80017f0:	183b      	adds	r3, r7, r0
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	2120      	movs	r1, #32
 80017f6:	5c52      	ldrb	r2, [r2, r1]
 80017f8:	701a      	strb	r2, [r3, #0]
//	relay_fsm_init_t fsm_init = relay->fsm_init;
	uint32_t fsm_pulse_counts = relay->fsm_pulse_counts;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	613b      	str	r3, [r7, #16]
	uint32_t fsm_pulse_idx = relay->fsm_pulse_idx;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	69db      	ldr	r3, [r3, #28]
 8001804:	61bb      	str	r3, [r7, #24]
	relay_fsm_status_t fsm_status = relay->fsm_status;
 8001806:	2317      	movs	r3, #23
 8001808:	18fb      	adds	r3, r7, r3
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	7d12      	ldrb	r2, [r2, #20]
 800180e:	701a      	strb	r2, [r3, #0]
	relay_fsm_init_t fsm_init = relay->fsm_init;
 8001810:	230f      	movs	r3, #15
 8001812:	18fb      	adds	r3, r7, r3
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	2123      	movs	r1, #35	; 0x23
 8001818:	5c52      	ldrb	r2, [r2, r1]
 800181a:	701a      	strb	r2, [r3, #0]
//	relay_status_t relay_status = relay->relay_status;
//	relay_status_t new_relay_status = relay->new_relay_status;


	switch(state)
 800181c:	183b      	adds	r3, r7, r0
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b03      	cmp	r3, #3
 8001822:	d035      	beq.n	8001890 <relay_pulse_fsm+0xb0>
 8001824:	dc41      	bgt.n	80018aa <relay_pulse_fsm+0xca>
 8001826:	2b00      	cmp	r3, #0
 8001828:	d002      	beq.n	8001830 <relay_pulse_fsm+0x50>
 800182a:	2b02      	cmp	r3, #2
 800182c:	d01e      	beq.n	800186c <relay_pulse_fsm+0x8c>
			fsm_status = RELAY_STATE_STATUS_READY;
			state = RELAY_STATE_IDLE;
			break;
		default:

			break;
 800182e:	e03c      	b.n	80018aa <relay_pulse_fsm+0xca>
			fsm_status = RELAY_STATE_STATUS_BUSY;
 8001830:	2317      	movs	r3, #23
 8001832:	18fb      	adds	r3, r7, r3
 8001834:	2201      	movs	r2, #1
 8001836:	701a      	strb	r2, [r3, #0]
			if(new_status == RELAY_ON)
 8001838:	1cfb      	adds	r3, r7, #3
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d104      	bne.n	800184a <relay_pulse_fsm+0x6a>
				relay_on(relay);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	0018      	movs	r0, r3
 8001844:	f000 f84d 	bl	80018e2 <relay_on>
 8001848:	e003      	b.n	8001852 <relay_pulse_fsm+0x72>
				relay_off(relay);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	0018      	movs	r0, r3
 800184e:	f000 f867 	bl	8001920 <relay_off>
			if(fsm_pulse_counts == 0)
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d104      	bne.n	8001862 <relay_pulse_fsm+0x82>
				state = RELAY_STATE_DEENERGIZING;
 8001858:	231f      	movs	r3, #31
 800185a:	18fb      	adds	r3, r7, r3
 800185c:	2203      	movs	r2, #3
 800185e:	701a      	strb	r2, [r3, #0]
			break;
 8001860:	e026      	b.n	80018b0 <relay_pulse_fsm+0xd0>
				state = RELAY_STATE_WAIT;
 8001862:	231f      	movs	r3, #31
 8001864:	18fb      	adds	r3, r7, r3
 8001866:	2202      	movs	r2, #2
 8001868:	701a      	strb	r2, [r3, #0]
			break;
 800186a:	e021      	b.n	80018b0 <relay_pulse_fsm+0xd0>
			fsm_status = RELAY_STATE_STATUS_BUSY;
 800186c:	2317      	movs	r3, #23
 800186e:	18fb      	adds	r3, r7, r3
 8001870:	2201      	movs	r2, #1
 8001872:	701a      	strb	r2, [r3, #0]
			fsm_pulse_idx++;
 8001874:	69bb      	ldr	r3, [r7, #24]
 8001876:	3301      	adds	r3, #1
 8001878:	61bb      	str	r3, [r7, #24]
			if(fsm_pulse_idx > fsm_pulse_counts)
 800187a:	69ba      	ldr	r2, [r7, #24]
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	429a      	cmp	r2, r3
 8001880:	d915      	bls.n	80018ae <relay_pulse_fsm+0xce>
				state = RELAY_STATE_DEENERGIZING;
 8001882:	231f      	movs	r3, #31
 8001884:	18fb      	adds	r3, r7, r3
 8001886:	2203      	movs	r2, #3
 8001888:	701a      	strb	r2, [r3, #0]
				fsm_pulse_idx = 0;
 800188a:	2300      	movs	r3, #0
 800188c:	61bb      	str	r3, [r7, #24]
			break;
 800188e:	e00e      	b.n	80018ae <relay_pulse_fsm+0xce>
			relay_deenergize(relay);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	0018      	movs	r0, r3
 8001894:	f000 f863 	bl	800195e <relay_deenergize>
			fsm_status = RELAY_STATE_STATUS_READY;
 8001898:	2317      	movs	r3, #23
 800189a:	18fb      	adds	r3, r7, r3
 800189c:	2200      	movs	r2, #0
 800189e:	701a      	strb	r2, [r3, #0]
			state = RELAY_STATE_IDLE;
 80018a0:	231f      	movs	r3, #31
 80018a2:	18fb      	adds	r3, r7, r3
 80018a4:	2200      	movs	r2, #0
 80018a6:	701a      	strb	r2, [r3, #0]
			break;
 80018a8:	e002      	b.n	80018b0 <relay_pulse_fsm+0xd0>
			break;
 80018aa:	46c0      	nop			; (mov r8, r8)
 80018ac:	e000      	b.n	80018b0 <relay_pulse_fsm+0xd0>
			break;
 80018ae:	46c0      	nop			; (mov r8, r8)
	}

	relay->fsm_state = state;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	221f      	movs	r2, #31
 80018b4:	18ba      	adds	r2, r7, r2
 80018b6:	2120      	movs	r1, #32
 80018b8:	7812      	ldrb	r2, [r2, #0]
 80018ba:	545a      	strb	r2, [r3, r1]
	relay->fsm_init = fsm_init;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	220f      	movs	r2, #15
 80018c0:	18ba      	adds	r2, r7, r2
 80018c2:	2123      	movs	r1, #35	; 0x23
 80018c4:	7812      	ldrb	r2, [r2, #0]
 80018c6:	545a      	strb	r2, [r3, r1]
	relay->fsm_pulse_idx = fsm_pulse_idx;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	61da      	str	r2, [r3, #28]
	relay->fsm_status = fsm_status;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2217      	movs	r2, #23
 80018d2:	18ba      	adds	r2, r7, r2
 80018d4:	7812      	ldrb	r2, [r2, #0]
 80018d6:	751a      	strb	r2, [r3, #20]

	return 0;
 80018d8:	2300      	movs	r3, #0
}
 80018da:	0018      	movs	r0, r3
 80018dc:	46bd      	mov	sp, r7
 80018de:	b008      	add	sp, #32
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <relay_on>:

uint8_t relay_on(relay_t *relay)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(relay->hardware_output_1.port,
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6858      	ldr	r0, [r3, #4]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	891b      	ldrh	r3, [r3, #8]
 80018f2:	2200      	movs	r2, #0
 80018f4:	0019      	movs	r1, r3
 80018f6:	f002 ff6e 	bl	80047d6 <HAL_GPIO_WritePin>
						relay->hardware_output_1.pin,
						GPIO_PIN_RESET);

	HAL_GPIO_WritePin(relay->hardware_output_2.port,
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	68d8      	ldr	r0, [r3, #12]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	8a1b      	ldrh	r3, [r3, #16]
 8001902:	2201      	movs	r2, #1
 8001904:	0019      	movs	r1, r3
 8001906:	f002 ff66 	bl	80047d6 <HAL_GPIO_WritePin>
						relay->hardware_output_2.pin,
						GPIO_PIN_SET);

	relay->relay_status = RELAY_ON;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2201      	movs	r2, #1
 800190e:	701a      	strb	r2, [r3, #0]
	relay->power_status = RELAY_POWER_STATUS_ENERGIZED_ON;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2201      	movs	r2, #1
 8001914:	705a      	strb	r2, [r3, #1]
	return 0;
 8001916:	2300      	movs	r3, #0
}
 8001918:	0018      	movs	r0, r3
 800191a:	46bd      	mov	sp, r7
 800191c:	b002      	add	sp, #8
 800191e:	bd80      	pop	{r7, pc}

08001920 <relay_off>:

uint8_t relay_off(relay_t *relay)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(relay->hardware_output_1.port,
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6858      	ldr	r0, [r3, #4]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	891b      	ldrh	r3, [r3, #8]
 8001930:	2201      	movs	r2, #1
 8001932:	0019      	movs	r1, r3
 8001934:	f002 ff4f 	bl	80047d6 <HAL_GPIO_WritePin>
						relay->hardware_output_1.pin,
						GPIO_PIN_SET);

	HAL_GPIO_WritePin(relay->hardware_output_2.port,
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	68d8      	ldr	r0, [r3, #12]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	8a1b      	ldrh	r3, [r3, #16]
 8001940:	2200      	movs	r2, #0
 8001942:	0019      	movs	r1, r3
 8001944:	f002 ff47 	bl	80047d6 <HAL_GPIO_WritePin>
						relay->hardware_output_2.pin,
						GPIO_PIN_RESET);

	relay->relay_status = RELAY_OFF;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
	relay->power_status = RELAY_POWER_STATUS_ENERGIZED_OFF;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	705a      	strb	r2, [r3, #1]
	return 0;
 8001954:	2300      	movs	r3, #0
}
 8001956:	0018      	movs	r0, r3
 8001958:	46bd      	mov	sp, r7
 800195a:	b002      	add	sp, #8
 800195c:	bd80      	pop	{r7, pc}

0800195e <relay_deenergize>:


uint8_t relay_deenergize(relay_t *relay)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b082      	sub	sp, #8
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(relay->hardware_output_1.port,
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6858      	ldr	r0, [r3, #4]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	891b      	ldrh	r3, [r3, #8]
 800196e:	2200      	movs	r2, #0
 8001970:	0019      	movs	r1, r3
 8001972:	f002 ff30 	bl	80047d6 <HAL_GPIO_WritePin>
						relay->hardware_output_1.pin,
						GPIO_PIN_RESET);

	HAL_GPIO_WritePin(relay->hardware_output_2.port,
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	68d8      	ldr	r0, [r3, #12]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	8a1b      	ldrh	r3, [r3, #16]
 800197e:	2200      	movs	r2, #0
 8001980:	0019      	movs	r1, r3
 8001982:	f002 ff28 	bl	80047d6 <HAL_GPIO_WritePin>
						relay->hardware_output_2.pin,
						GPIO_PIN_RESET);

	relay->power_status = RELAY_POWER_STATUS_DEENERGIZED;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2202      	movs	r2, #2
 800198a:	705a      	strb	r2, [r3, #1]
	return 0;
 800198c:	2300      	movs	r3, #0
}
 800198e:	0018      	movs	r0, r3
 8001990:	46bd      	mov	sp, r7
 8001992:	b002      	add	sp, #8
 8001994:	bd80      	pop	{r7, pc}

08001996 <switch_selector_setup>:
#include "BoardSupport/switch_selector.h"

uint8_t switch_selector_setup(switch_selector_t *switch_selector,
								switch_selector_gpio_t *switch_selector_gpio,
								uint8_t switch_size)
{
 8001996:	b5b0      	push	{r4, r5, r7, lr}
 8001998:	b088      	sub	sp, #32
 800199a:	af00      	add	r7, sp, #0
 800199c:	60f8      	str	r0, [r7, #12]
 800199e:	60b9      	str	r1, [r7, #8]
 80019a0:	1dfb      	adds	r3, r7, #7
 80019a2:	701a      	strb	r2, [r3, #0]

	uint8_t status = 0;
 80019a4:	231f      	movs	r3, #31
 80019a6:	18fb      	adds	r3, r7, r3
 80019a8:	2200      	movs	r2, #0
 80019aa:	701a      	strb	r2, [r3, #0]
	uint8_t idx = 0;
 80019ac:	231e      	movs	r3, #30
 80019ae:	18fb      	adds	r3, r7, r3
 80019b0:	2200      	movs	r2, #0
 80019b2:	701a      	strb	r2, [r3, #0]



	if(switch_size > 32)
 80019b4:	1dfb      	adds	r3, r7, #7
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b20      	cmp	r3, #32
 80019ba:	d901      	bls.n	80019c0 <switch_selector_setup+0x2a>
	{
		return 2;
 80019bc:	2302      	movs	r3, #2
 80019be:	e050      	b.n	8001a62 <switch_selector_setup+0xcc>
	}


	switch_selector->value = 0;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2200      	movs	r2, #0
 80019c4:	609a      	str	r2, [r3, #8]
	switch_selector->switch_size = switch_size;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	1dfa      	adds	r2, r7, #7
 80019ca:	7812      	ldrb	r2, [r2, #0]
 80019cc:	711a      	strb	r2, [r3, #4]
	switch_selector->switch_selector_gpio = (switch_selector_gpio_t*)malloc(switch_size * sizeof(switch_selector_gpio_t) );
 80019ce:	1dfb      	adds	r3, r7, #7
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	0018      	movs	r0, r3
 80019d6:	f004 fb43 	bl	8006060 <malloc>
 80019da:	0003      	movs	r3, r0
 80019dc:	001a      	movs	r2, r3
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	601a      	str	r2, [r3, #0]
	uint32_t value;
	switch_selector_status_t pin_status;

	for(idx = 0; idx < switch_size; idx++)
 80019e2:	231e      	movs	r3, #30
 80019e4:	18fb      	adds	r3, r7, r3
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
 80019ea:	e030      	b.n	8001a4e <switch_selector_setup+0xb8>
	{
		if((switch_selector_gpio + idx) != NULL)
 80019ec:	201e      	movs	r0, #30
 80019ee:	183b      	adds	r3, r7, r0
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	68ba      	ldr	r2, [r7, #8]
 80019f6:	18d3      	adds	r3, r2, r3
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d012      	beq.n	8001a22 <switch_selector_setup+0x8c>
		{
//			switch_selector->switch_selector_gpio[idx] = switch_selector_gpio[idx];
			*(switch_selector->switch_selector_gpio + idx) = *(switch_selector_gpio + idx);
 80019fc:	183b      	adds	r3, r7, r0
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	00db      	lsls	r3, r3, #3
 8001a02:	68ba      	ldr	r2, [r7, #8]
 8001a04:	18d1      	adds	r1, r2, r3
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	183b      	adds	r3, r7, r0
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	00db      	lsls	r3, r3, #3
 8001a10:	18d3      	adds	r3, r2, r3
 8001a12:	000a      	movs	r2, r1
 8001a14:	ca03      	ldmia	r2!, {r0, r1}
 8001a16:	c303      	stmia	r3!, {r0, r1}

			status = 0;
 8001a18:	231f      	movs	r3, #31
 8001a1a:	18fb      	adds	r3, r7, r3
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	701a      	strb	r2, [r3, #0]
 8001a20:	e004      	b.n	8001a2c <switch_selector_setup+0x96>
		}
		else
		{
			status = 1;
 8001a22:	231f      	movs	r3, #31
 8001a24:	18fb      	adds	r3, r7, r3
 8001a26:	2201      	movs	r2, #1
 8001a28:	701a      	strb	r2, [r3, #0]
			break;
 8001a2a:	e017      	b.n	8001a5c <switch_selector_setup+0xc6>
		}

		switch_selector_read_bit(switch_selector, idx, &pin_status, &value);
 8001a2c:	2318      	movs	r3, #24
 8001a2e:	18fc      	adds	r4, r7, r3
 8001a30:	2317      	movs	r3, #23
 8001a32:	18fa      	adds	r2, r7, r3
 8001a34:	251e      	movs	r5, #30
 8001a36:	197b      	adds	r3, r7, r5
 8001a38:	7819      	ldrb	r1, [r3, #0]
 8001a3a:	68f8      	ldr	r0, [r7, #12]
 8001a3c:	0023      	movs	r3, r4
 8001a3e:	f000 f814 	bl	8001a6a <switch_selector_read_bit>
	for(idx = 0; idx < switch_size; idx++)
 8001a42:	0029      	movs	r1, r5
 8001a44:	187b      	adds	r3, r7, r1
 8001a46:	781a      	ldrb	r2, [r3, #0]
 8001a48:	187b      	adds	r3, r7, r1
 8001a4a:	3201      	adds	r2, #1
 8001a4c:	701a      	strb	r2, [r3, #0]
 8001a4e:	231e      	movs	r3, #30
 8001a50:	18fa      	adds	r2, r7, r3
 8001a52:	1dfb      	adds	r3, r7, #7
 8001a54:	7812      	ldrb	r2, [r2, #0]
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d3c7      	bcc.n	80019ec <switch_selector_setup+0x56>

	}

	return status;
 8001a5c:	231f      	movs	r3, #31
 8001a5e:	18fb      	adds	r3, r7, r3
 8001a60:	781b      	ldrb	r3, [r3, #0]

}
 8001a62:	0018      	movs	r0, r3
 8001a64:	46bd      	mov	sp, r7
 8001a66:	b008      	add	sp, #32
 8001a68:	bdb0      	pop	{r4, r5, r7, pc}

08001a6a <switch_selector_read_bit>:

uint8_t switch_selector_read_bit(switch_selector_t *switch_selector,
										uint8_t pin,
										switch_selector_status_t *pin_status,
										uint32_t *value)
{
 8001a6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a6c:	b087      	sub	sp, #28
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	60f8      	str	r0, [r7, #12]
 8001a72:	607a      	str	r2, [r7, #4]
 8001a74:	603b      	str	r3, [r7, #0]
 8001a76:	250b      	movs	r5, #11
 8001a78:	197b      	adds	r3, r7, r5
 8001a7a:	1c0a      	adds	r2, r1, #0
 8001a7c:	701a      	strb	r2, [r3, #0]
	GPIO_PinState pin_value;
	uint32_t switch_mask = 0x00000001;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	617b      	str	r3, [r7, #20]

	switch_mask <<= pin;
 8001a82:	197b      	adds	r3, r7, r5
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	409a      	lsls	r2, r3
 8001a8a:	0013      	movs	r3, r2
 8001a8c:	617b      	str	r3, [r7, #20]

	pin_value = HAL_GPIO_ReadPin((switch_selector->switch_selector_gpio + pin)->port,
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	197b      	adds	r3, r7, r5
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	00db      	lsls	r3, r3, #3
 8001a98:	18d3      	adds	r3, r2, r3
 8001a9a:	6818      	ldr	r0, [r3, #0]
							(switch_selector->switch_selector_gpio + pin)->pin);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	197b      	adds	r3, r7, r5
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	00db      	lsls	r3, r3, #3
 8001aa6:	18d3      	adds	r3, r2, r3
	pin_value = HAL_GPIO_ReadPin((switch_selector->switch_selector_gpio + pin)->port,
 8001aa8:	889b      	ldrh	r3, [r3, #4]
 8001aaa:	2613      	movs	r6, #19
 8001aac:	19bc      	adds	r4, r7, r6
 8001aae:	0019      	movs	r1, r3
 8001ab0:	f002 fe74 	bl	800479c <HAL_GPIO_ReadPin>
 8001ab4:	0003      	movs	r3, r0
 8001ab6:	7023      	strb	r3, [r4, #0]

	if(pin_value == GPIO_PIN_SET)
 8001ab8:	19bb      	adds	r3, r7, r6
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d10e      	bne.n	8001ade <switch_selector_read_bit+0x74>
	{
		(switch_selector->switch_selector_gpio + pin)->status = SWITCH_SELECTOR_ON;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	197b      	adds	r3, r7, r5
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	00db      	lsls	r3, r3, #3
 8001aca:	18d3      	adds	r3, r2, r3
 8001acc:	2201      	movs	r2, #1
 8001ace:	719a      	strb	r2, [r3, #6]

		switch_selector->value |= switch_mask;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	e00f      	b.n	8001afe <switch_selector_read_bit+0x94>
	}
	else
	{
		(switch_selector->switch_selector_gpio + pin)->status = SWITCH_SELECTOR_OFF;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	230b      	movs	r3, #11
 8001ae4:	18fb      	adds	r3, r7, r3
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	00db      	lsls	r3, r3, #3
 8001aea:	18d3      	adds	r3, r2, r3
 8001aec:	2200      	movs	r2, #0
 8001aee:	719a      	strb	r2, [r3, #6]

		switch_selector->value &= ~switch_mask;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	43d2      	mvns	r2, r2
 8001af8:	401a      	ands	r2, r3
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	609a      	str	r2, [r3, #8]
	}

	*pin_status = (switch_selector->switch_selector_gpio + pin)->status;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	230b      	movs	r3, #11
 8001b04:	18fb      	adds	r3, r7, r3
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	00db      	lsls	r3, r3, #3
 8001b0a:	18d3      	adds	r3, r2, r3
 8001b0c:	799a      	ldrb	r2, [r3, #6]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	701a      	strb	r2, [r3, #0]

	*value = switch_selector->value;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	689a      	ldr	r2, [r3, #8]
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	601a      	str	r2, [r3, #0]

	return 0;
 8001b1a:	2300      	movs	r3, #0
}
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	b007      	add	sp, #28
 8001b22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b24 <nutone_setup>:

void nutone_setup(nutone_t *exhaust_fan, nutone_relay_handler_t *lights,
											nutone_relay_handler_t *fan,
											deadline_timer_t *ctrl_timer,
											deadline_timer_t *vyv_timeoff)
{
 8001b24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b26:	b08f      	sub	sp, #60	; 0x3c
 8001b28:	af04      	add	r7, sp, #16
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
 8001b30:	603b      	str	r3, [r7, #0]

	timer_clock_t deadline;


	exhaust_fan->lights = lights;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	68ba      	ldr	r2, [r7, #8]
 8001b36:	601a      	str	r2, [r3, #0]
	exhaust_fan->fan = fan;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	605a      	str	r2, [r3, #4]

	exhaust_fan->ctrl_timer = ctrl_timer;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	683a      	ldr	r2, [r7, #0]
 8001b42:	609a      	str	r2, [r3, #8]
	deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;
 8001b44:	2610      	movs	r6, #16
 8001b46:	19bb      	adds	r3, r7, r6
 8001b48:	2264      	movs	r2, #100	; 0x64
 8001b4a:	609a      	str	r2, [r3, #8]
	deadline_timer_setup(exhaust_fan->ctrl_timer, deadline);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	689d      	ldr	r5, [r3, #8]
 8001b50:	19bc      	adds	r4, r7, r6
 8001b52:	466b      	mov	r3, sp
 8001b54:	0018      	movs	r0, r3
 8001b56:	0023      	movs	r3, r4
 8001b58:	3308      	adds	r3, #8
 8001b5a:	2210      	movs	r2, #16
 8001b5c:	0019      	movs	r1, r3
 8001b5e:	f004 fb83 	bl	8006268 <memcpy>
 8001b62:	6822      	ldr	r2, [r4, #0]
 8001b64:	6863      	ldr	r3, [r4, #4]
 8001b66:	0028      	movs	r0, r5
 8001b68:	f000 faba 	bl	80020e0 <deadline_timer_setup>
//	exhaust_fan->ctrl_timer->deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;

	exhaust_fan->vyv_timeoff = vyv_timeoff;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001b70:	60da      	str	r2, [r3, #12]
	deadline.msec = NUTONE_VYV_TIMEOUT;
 8001b72:	19bb      	adds	r3, r7, r6
 8001b74:	4a13      	ldr	r2, [pc, #76]	; (8001bc4 <nutone_setup+0xa0>)
 8001b76:	609a      	str	r2, [r3, #8]
	deadline_timer_setup(exhaust_fan->vyv_timeoff, deadline);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	68dd      	ldr	r5, [r3, #12]
 8001b7c:	19bc      	adds	r4, r7, r6
 8001b7e:	466b      	mov	r3, sp
 8001b80:	0018      	movs	r0, r3
 8001b82:	0023      	movs	r3, r4
 8001b84:	3308      	adds	r3, #8
 8001b86:	2210      	movs	r2, #16
 8001b88:	0019      	movs	r1, r3
 8001b8a:	f004 fb6d 	bl	8006268 <memcpy>
 8001b8e:	6822      	ldr	r2, [r4, #0]
 8001b90:	6863      	ldr	r3, [r4, #4]
 8001b92:	0028      	movs	r0, r5
 8001b94:	f000 faa4 	bl	80020e0 <deadline_timer_setup>
//	exhaust_fan->vyv_timeoff->deadline.msec = NUTONE_VYV_TIMEOUT;



	exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_OFF;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2202      	movs	r2, #2
 8001b9c:	75da      	strb	r2, [r3, #23]
	exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_VYV;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	759a      	strb	r2, [r3, #22]

	exhaust_fan->light_on_pulses = NUTONE_WHITE_LIGHT_ON_PULSES;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2203      	movs	r2, #3
 8001ba8:	755a      	strb	r2, [r3, #21]
	exhaust_fan->light_on_pulses_idx = 0;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2200      	movs	r2, #0
 8001bae:	751a      	strb	r2, [r3, #20]

	exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	74da      	strb	r2, [r3, #19]
	exhaust_fan->command = NUTONE_CMD_NONE;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	749a      	strb	r2, [r3, #18]


}
 8001bbc:	46c0      	nop			; (mov r8, r8)
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	b00b      	add	sp, #44	; 0x2c
 8001bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bc4:	00002710 	.word	0x00002710

08001bc8 <nutone_fsm>:



uint8_t nutone_fsm(nutone_t *exhaust_fan)
{
 8001bc8:	b590      	push	{r4, r7, lr}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]

//	nutone_states_e fsm_state = exhaust_fan->fsm_state;

	deadline_timer_expired_t is_expired = TIMER_EXPIRED_FALSE;
 8001bd0:	230f      	movs	r3, #15
 8001bd2:	18fb      	adds	r3, r7, r3
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
	deadline_timer_expired_t is_expired_vyv = TIMER_EXPIRED_FALSE;
 8001bd8:	230e      	movs	r3, #14
 8001bda:	18fb      	adds	r3, r7, r3
 8001bdc:	2200      	movs	r2, #0
 8001bde:	701a      	strb	r2, [r3, #0]
//	}




	switch(exhaust_fan->fsm_state)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	7c1b      	ldrb	r3, [r3, #16]
 8001be4:	2b11      	cmp	r3, #17
 8001be6:	d900      	bls.n	8001bea <nutone_fsm+0x22>
 8001be8:	e20c      	b.n	8002004 <nutone_fsm+0x43c>
 8001bea:	009a      	lsls	r2, r3, #2
 8001bec:	4bd9      	ldr	r3, [pc, #868]	; (8001f54 <nutone_fsm+0x38c>)
 8001bee:	18d3      	adds	r3, r2, r3
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	469f      	mov	pc, r3
	{
		case NUTONE_STE_IDLE:
			nutone_select_state(exhaust_fan);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	f000 fa1a 	bl	8002030 <nutone_select_state>
			break;
 8001bfc:	e202      	b.n	8002004 <nutone_fsm+0x43c>
		case NUTONE_STE_FAN_SET_ON:
			relay_ask_on_pulse_fsm(exhaust_fan->fan->relay);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	0018      	movs	r0, r3
 8001c06:	f7ff fda3 	bl	8001750 <relay_ask_on_pulse_fsm>
			exhaust_fan->fsm_state = NUTONE_STE_FAN_TURNING_ON;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	741a      	strb	r2, [r3, #16]
			break;
 8001c10:	e1f8      	b.n	8002004 <nutone_fsm+0x43c>
		case NUTONE_STE_FAN_TURNING_ON:

			if(exhaust_fan->fan->relay->fsm_run_on == RELAY_RUN_FALSE)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2221      	movs	r2, #33	; 0x21
 8001c1a:	5c9b      	ldrb	r3, [r3, r2]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d000      	beq.n	8001c22 <nutone_fsm+0x5a>
 8001c20:	e1e5      	b.n	8001fee <nutone_fsm+0x426>
			{
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	74da      	strb	r2, [r3, #19]
				exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	741a      	strb	r2, [r3, #16]
			}
			break;
 8001c2e:	e1de      	b.n	8001fee <nutone_fsm+0x426>
		case NUTONE_STE_FAN_SET_OFF:
			relay_ask_off_pulse_fsm(exhaust_fan->fan->relay);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	0018      	movs	r0, r3
 8001c38:	f7ff fd63 	bl	8001702 <relay_ask_off_pulse_fsm>
			exhaust_fan->fsm_state = NUTONE_STE_FAN_TURNING_OFF;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2204      	movs	r2, #4
 8001c40:	741a      	strb	r2, [r3, #16]
			break;
 8001c42:	e1df      	b.n	8002004 <nutone_fsm+0x43c>
		case NUTONE_STE_FAN_TURNING_OFF:

			if(exhaust_fan->fan->relay->fsm_run_off == RELAY_RUN_FALSE)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2222      	movs	r2, #34	; 0x22
 8001c4c:	5c9b      	ldrb	r3, [r3, r2]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d000      	beq.n	8001c54 <nutone_fsm+0x8c>
 8001c52:	e1ce      	b.n	8001ff2 <nutone_fsm+0x42a>
			{
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	74da      	strb	r2, [r3, #19]
				exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	741a      	strb	r2, [r3, #16]
			}

			break;
 8001c60:	e1c7      	b.n	8001ff2 <nutone_fsm+0x42a>
		case NUTONE_STE_WHITE_LIGHT_SET_ON:

			exhaust_fan->light_on_pulses = NUTONE_WHITE_LIGHT_ON_PULSES;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2203      	movs	r2, #3
 8001c66:	755a      	strb	r2, [r3, #21]
			exhaust_fan->light_on_pulses_idx = 0;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	751a      	strb	r2, [r3, #20]

			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	0018      	movs	r0, r3
 8001c74:	f000 faad 	bl	80021d2 <deadline_timer_set_initial_time>

			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_WHITE;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	759a      	strb	r2, [r3, #22]
			exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_OFF;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2202      	movs	r2, #2
 8001c82:	75da      	strb	r2, [r3, #23]

			exhaust_fan->ctrl_timer->deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	2264      	movs	r2, #100	; 0x64
 8001c8a:	621a      	str	r2, [r3, #32]
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_ON;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2206      	movs	r2, #6
 8001c90:	741a      	strb	r2, [r3, #16]
			break;
 8001c92:	e1b7      	b.n	8002004 <nutone_fsm+0x43c>
		case NUTONE_STE_WHITE_LIGHT_ON:
			relay_ask_on_pulse_fsm(exhaust_fan->lights->relay);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	0018      	movs	r0, r3
 8001c9c:	f7ff fd58 	bl	8001750 <relay_ask_on_pulse_fsm>
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	f000 fa94 	bl	80021d2 <deadline_timer_set_initial_time>
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_TURNING_ON;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2208      	movs	r2, #8
 8001cae:	741a      	strb	r2, [r3, #16]

			break;
 8001cb0:	e1a8      	b.n	8002004 <nutone_fsm+0x43c>
		case NUTONE_STE_WHITE_LIGHT_OFF:
			relay_ask_off_pulse_fsm(exhaust_fan->lights->relay);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	0018      	movs	r0, r3
 8001cba:	f7ff fd22 	bl	8001702 <relay_ask_off_pulse_fsm>
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	f000 fa85 	bl	80021d2 <deadline_timer_set_initial_time>
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_TURNING_ON;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2208      	movs	r2, #8
 8001ccc:	741a      	strb	r2, [r3, #16]

			break;
 8001cce:	e199      	b.n	8002004 <nutone_fsm+0x43c>
		case NUTONE_STE_WHITE_LIGHT_TURNING_ON:

			deadline_timer_check(exhaust_fan->ctrl_timer, &is_expired);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	240f      	movs	r4, #15
 8001cd6:	193a      	adds	r2, r7, r4
 8001cd8:	0011      	movs	r1, r2
 8001cda:	0018      	movs	r0, r3
 8001cdc:	f000 fa42 	bl	8002164 <deadline_timer_check>

			if(is_expired != TIMER_EXPIRED_TRUE)
 8001ce0:	193b      	adds	r3, r7, r4
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d001      	beq.n	8001cec <nutone_fsm+0x124>
			{
				return 0;//NO state change no variable update needed.
 8001ce8:	2300      	movs	r3, #0
 8001cea:	e18c      	b.n	8002006 <nutone_fsm+0x43e>
			}

			if(exhaust_fan->lights->relay->relay_status == RELAY_ON)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d11e      	bne.n	8001d36 <nutone_fsm+0x16e>
			{
				//Waiting for the relay state machine to finish
				if(exhaust_fan->lights->relay->fsm_run_on == RELAY_RUN_FALSE)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2221      	movs	r2, #33	; 0x21
 8001d00:	5c9b      	ldrb	r3, [r3, r2]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d000      	beq.n	8001d08 <nutone_fsm+0x140>
 8001d06:	e176      	b.n	8001ff6 <nutone_fsm+0x42e>
				{

					if((exhaust_fan->light_on_pulses_idx) >=
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	7d1a      	ldrb	r2, [r3, #20]
												exhaust_fan->light_on_pulses)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	7d5b      	ldrb	r3, [r3, #21]
					if((exhaust_fan->light_on_pulses_idx) >=
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d306      	bcc.n	8001d22 <nutone_fsm+0x15a>
					{
						exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	74da      	strb	r2, [r3, #19]
						exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	741a      	strb	r2, [r3, #16]
 8001d20:	e002      	b.n	8001d28 <nutone_fsm+0x160>
					}
					else
					{
						exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_OFF;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2207      	movs	r2, #7
 8001d26:	741a      	strb	r2, [r3, #16]
					}

					exhaust_fan->light_on_pulses_idx++;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	7d1b      	ldrb	r3, [r3, #20]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	751a      	strb	r2, [r3, #20]
				{
					exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_ON;
				}
			}

			break;
 8001d34:	e15f      	b.n	8001ff6 <nutone_fsm+0x42e>
				if(exhaust_fan->lights->relay->fsm_run_off == RELAY_RUN_FALSE)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2222      	movs	r2, #34	; 0x22
 8001d3e:	5c9b      	ldrb	r3, [r3, r2]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d000      	beq.n	8001d46 <nutone_fsm+0x17e>
 8001d44:	e157      	b.n	8001ff6 <nutone_fsm+0x42e>
					exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_ON;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2206      	movs	r2, #6
 8001d4a:	741a      	strb	r2, [r3, #16]
			break;
 8001d4c:	e153      	b.n	8001ff6 <nutone_fsm+0x42e>

		case NUTONE_STE_VYV_SET_ON:
			exhaust_fan->light_on_pulses = NUTONE_VYV_ON_PULSES;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2202      	movs	r2, #2
 8001d52:	755a      	strb	r2, [r3, #21]
			exhaust_fan->light_on_pulses_idx = 0;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	751a      	strb	r2, [r3, #20]

			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	0018      	movs	r0, r3
 8001d60:	f000 fa37 	bl	80021d2 <deadline_timer_set_initial_time>

			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_VYV;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	759a      	strb	r2, [r3, #22]
			exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_OFF;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2202      	movs	r2, #2
 8001d6e:	75da      	strb	r2, [r3, #23]

			exhaust_fan->ctrl_timer->deadline.msec = NUTONE_VYV_ON_PULSE_TIME;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	2264      	movs	r2, #100	; 0x64
 8001d76:	621a      	str	r2, [r3, #32]
			exhaust_fan->fsm_state = NUTONE_STE_VYV_OFF;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	220b      	movs	r2, #11
 8001d7c:	741a      	strb	r2, [r3, #16]
			break;
 8001d7e:	e141      	b.n	8002004 <nutone_fsm+0x43c>

		case NUTONE_STE_VYV_ON:
			relay_ask_on_pulse_fsm(exhaust_fan->lights->relay);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	0018      	movs	r0, r3
 8001d88:	f7ff fce2 	bl	8001750 <relay_ask_on_pulse_fsm>
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	0018      	movs	r0, r3
 8001d92:	f000 fa1e 	bl	80021d2 <deadline_timer_set_initial_time>
			exhaust_fan->fsm_state = NUTONE_STE_VYV_TURNING_ON;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	220c      	movs	r2, #12
 8001d9a:	741a      	strb	r2, [r3, #16]
			break;
 8001d9c:	e132      	b.n	8002004 <nutone_fsm+0x43c>

		case NUTONE_STE_VYV_OFF:
			relay_ask_off_pulse_fsm(exhaust_fan->lights->relay);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	0018      	movs	r0, r3
 8001da6:	f7ff fcac 	bl	8001702 <relay_ask_off_pulse_fsm>
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	0018      	movs	r0, r3
 8001db0:	f000 fa0f 	bl	80021d2 <deadline_timer_set_initial_time>
			exhaust_fan->fsm_state = NUTONE_STE_VYV_TURNING_ON;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	220c      	movs	r2, #12
 8001db8:	741a      	strb	r2, [r3, #16]
			break;
 8001dba:	e123      	b.n	8002004 <nutone_fsm+0x43c>

		case NUTONE_STE_VYV_TURNING_ON:
			deadline_timer_check(exhaust_fan->ctrl_timer, &is_expired_vyv);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	240e      	movs	r4, #14
 8001dc2:	193a      	adds	r2, r7, r4
 8001dc4:	0011      	movs	r1, r2
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	f000 f9cc 	bl	8002164 <deadline_timer_check>

			if(is_expired_vyv != TIMER_EXPIRED_TRUE)
 8001dcc:	193b      	adds	r3, r7, r4
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d001      	beq.n	8001dd8 <nutone_fsm+0x210>
			{
				return 0;//NO state change no variable update needed.
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	e116      	b.n	8002006 <nutone_fsm+0x43e>
			}

			if(exhaust_fan->lights->relay->relay_status == RELAY_ON)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d121      	bne.n	8001e28 <nutone_fsm+0x260>
			{
				//Waiting for the relay state machine to finish
				if(exhaust_fan->lights->relay->fsm_run_on == RELAY_RUN_FALSE)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2221      	movs	r2, #33	; 0x21
 8001dec:	5c9b      	ldrb	r3, [r3, r2]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d000      	beq.n	8001df4 <nutone_fsm+0x22c>
 8001df2:	e102      	b.n	8001ffa <nutone_fsm+0x432>
				{

					if((exhaust_fan->light_on_pulses_idx) >=
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	7d1a      	ldrb	r2, [r3, #20]
												exhaust_fan->light_on_pulses)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	7d5b      	ldrb	r3, [r3, #21]
					if((exhaust_fan->light_on_pulses_idx) >=
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d309      	bcc.n	8001e14 <nutone_fsm+0x24c>
					{
						exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	74da      	strb	r2, [r3, #19]
						exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	741a      	strb	r2, [r3, #16]
						exhaust_fan->light_on_pulses_idx = 0;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	751a      	strb	r2, [r3, #20]
 8001e12:	e002      	b.n	8001e1a <nutone_fsm+0x252>

					}
					else
					{
						exhaust_fan->fsm_state = NUTONE_STE_VYV_OFF;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	220b      	movs	r2, #11
 8001e18:	741a      	strb	r2, [r3, #16]
					}
					exhaust_fan->light_on_pulses_idx++;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	7d1b      	ldrb	r3, [r3, #20]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	751a      	strb	r2, [r3, #20]
				{
					exhaust_fan->fsm_state = NUTONE_STE_VYV_ON;
				}
			}

			break;
 8001e26:	e0e8      	b.n	8001ffa <nutone_fsm+0x432>
				if(exhaust_fan->lights->relay->fsm_run_off == RELAY_RUN_FALSE)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2222      	movs	r2, #34	; 0x22
 8001e30:	5c9b      	ldrb	r3, [r3, r2]
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d000      	beq.n	8001e38 <nutone_fsm+0x270>
 8001e36:	e0e0      	b.n	8001ffa <nutone_fsm+0x432>
					exhaust_fan->fsm_state = NUTONE_STE_VYV_ON;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	220a      	movs	r2, #10
 8001e3c:	741a      	strb	r2, [r3, #16]
			break;
 8001e3e:	e0dc      	b.n	8001ffa <nutone_fsm+0x432>

		//Second version
		case NUTONE_STE_WHITE_L_SET_ON:
			exhaust_fan->ctrl_timer->deadline.msec =
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	2264      	movs	r2, #100	; 0x64
 8001e46:	621a      	str	r2, [r3, #32]
											NUTONE_WHITE_LIGHT_ON_PULSE_TIME;
			exhaust_fan->light_on_pulses_idx = 0;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	751a      	strb	r2, [r3, #20]

			if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_WHITE)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	7d9b      	ldrb	r3, [r3, #22]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d106      	bne.n	8001e64 <nutone_fsm+0x29c>
			{
				exhaust_fan->light_on_pulses = 1;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2201      	movs	r2, #1
 8001e5a:	755a      	strb	r2, [r3, #21]
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_OFF;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2207      	movs	r2, #7
 8001e60:	741a      	strb	r2, [r3, #16]
 8001e62:	e01c      	b.n	8001e9e <nutone_fsm+0x2d6>
			}
			else if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_VYV)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	7d9b      	ldrb	r3, [r3, #22]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d106      	bne.n	8001e7a <nutone_fsm+0x2b2>
			{
				exhaust_fan->light_on_pulses = 0;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	755a      	strb	r2, [r3, #21]
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_OFF;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2207      	movs	r2, #7
 8001e76:	741a      	strb	r2, [r3, #16]
 8001e78:	e011      	b.n	8001e9e <nutone_fsm+0x2d6>
			}
			else
			{

				if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_VYV)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	7ddb      	ldrb	r3, [r3, #23]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d103      	bne.n	8001e8a <nutone_fsm+0x2c2>
				{
					exhaust_fan->light_on_pulses = 1;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2201      	movs	r2, #1
 8001e86:	755a      	strb	r2, [r3, #21]
 8001e88:	e006      	b.n	8001e98 <nutone_fsm+0x2d0>
				}
				else if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_WHITE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	7ddb      	ldrb	r3, [r3, #23]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d102      	bne.n	8001e98 <nutone_fsm+0x2d0>
				{
					exhaust_fan->light_on_pulses = 0;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2200      	movs	r2, #0
 8001e96:	755a      	strb	r2, [r3, #21]
				}
				else
				{
					//Do nothing (not possible if the system works
				}
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_ON;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2206      	movs	r2, #6
 8001e9c:	741a      	strb	r2, [r3, #16]

			}
			//The order of this matters
			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_WHITE;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	759a      	strb	r2, [r3, #22]
			exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_OFF;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2202      	movs	r2, #2
 8001ea8:	75da      	strb	r2, [r3, #23]
			break;
 8001eaa:	e0ab      	b.n	8002004 <nutone_fsm+0x43c>

		case NUTONE_STE_VYV_L_SET_ON:
			exhaust_fan->ctrl_timer->deadline.msec = NUTONE_VYV_ON_PULSE_TIME;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	2264      	movs	r2, #100	; 0x64
 8001eb2:	621a      	str	r2, [r3, #32]
			exhaust_fan->light_on_pulses_idx = 0;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	751a      	strb	r2, [r3, #20]

			if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_WHITE)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	7d9b      	ldrb	r3, [r3, #22]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d106      	bne.n	8001ed0 <nutone_fsm+0x308>
			{
				exhaust_fan->light_on_pulses = 0;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	755a      	strb	r2, [r3, #21]
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_OFF;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2207      	movs	r2, #7
 8001ecc:	741a      	strb	r2, [r3, #16]
 8001ece:	e01c      	b.n	8001f0a <nutone_fsm+0x342>
			}
			else if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_VYV)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	7d9b      	ldrb	r3, [r3, #22]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d106      	bne.n	8001ee6 <nutone_fsm+0x31e>
			{
				exhaust_fan->light_on_pulses = 1;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	755a      	strb	r2, [r3, #21]
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_OFF;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2207      	movs	r2, #7
 8001ee2:	741a      	strb	r2, [r3, #16]
 8001ee4:	e011      	b.n	8001f0a <nutone_fsm+0x342>
			}
			else
			{

				if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_VYV)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	7ddb      	ldrb	r3, [r3, #23]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d103      	bne.n	8001ef6 <nutone_fsm+0x32e>
				{
					exhaust_fan->light_on_pulses = 0;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	755a      	strb	r2, [r3, #21]
 8001ef4:	e006      	b.n	8001f04 <nutone_fsm+0x33c>
				}
				else if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_WHITE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	7ddb      	ldrb	r3, [r3, #23]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d102      	bne.n	8001f04 <nutone_fsm+0x33c>
				{
					exhaust_fan->light_on_pulses = 1;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2201      	movs	r2, #1
 8001f02:	755a      	strb	r2, [r3, #21]
				}
				else
				{
					//Do nothing (not possible if the system works
				}
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_ON;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2206      	movs	r2, #6
 8001f08:	741a      	strb	r2, [r3, #16]

			}
			//The order of this matters
			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_VYV;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	759a      	strb	r2, [r3, #22]
			exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_OFF;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2202      	movs	r2, #2
 8001f14:	75da      	strb	r2, [r3, #23]
			break;
 8001f16:	e075      	b.n	8002004 <nutone_fsm+0x43c>


		//White light and VYV just need to turn-off the relay to be deactivated
		case NUTONE_STE_LIGHTS_OFF:
			relay_ask_off_pulse_fsm(exhaust_fan->lights->relay);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	0018      	movs	r0, r3
 8001f20:	f7ff fbef 	bl	8001702 <relay_ask_off_pulse_fsm>
			exhaust_fan->fsm_state = NUTONE_STE_LIGHTS_TURNING_OFF;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2210      	movs	r2, #16
 8001f28:	741a      	strb	r2, [r3, #16]
			break;
 8001f2a:	e06b      	b.n	8002004 <nutone_fsm+0x43c>
		case NUTONE_STE_LIGHTS_TURNING_OFF:
			if(exhaust_fan->lights->relay->fsm_run_off == RELAY_RUN_FALSE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	2222      	movs	r2, #34	; 0x22
 8001f34:	5c9b      	ldrb	r3, [r3, r2]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d161      	bne.n	8001ffe <nutone_fsm+0x436>
			{
				deadline_timer_set_initial_time(exhaust_fan->vyv_timeoff);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	0018      	movs	r0, r3
 8001f40:	f000 f947 	bl	80021d2 <deadline_timer_set_initial_time>
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	74da      	strb	r2, [r3, #19]
				exhaust_fan->fsm_state = NUTONE_STE_LIGHTS_TURNED_OFF;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2211      	movs	r2, #17
 8001f4e:	741a      	strb	r2, [r3, #16]
			}
			break;
 8001f50:	e055      	b.n	8001ffe <nutone_fsm+0x436>
 8001f52:	46c0      	nop			; (mov r8, r8)
 8001f54:	080062c0 	.word	0x080062c0

		case NUTONE_STE_LIGHTS_TURNED_OFF:



			if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_VYV)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	7d9b      	ldrb	r3, [r3, #22]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d10c      	bne.n	8001f7a <nutone_fsm+0x3b2>
			{
				exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_OFF;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2202      	movs	r2, #2
 8001f64:	759a      	strb	r2, [r3, #22]
				exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_WHITE;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2201      	movs	r2, #1
 8001f6a:	75da      	strb	r2, [r3, #23]
				exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	741a      	strb	r2, [r3, #16]
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	74da      	strb	r2, [r3, #19]
				{
					exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
					exhaust_fan->fsm_state = NUTONE_STE_IDLE;
				}
			}
			break;
 8001f78:	e043      	b.n	8002002 <nutone_fsm+0x43a>
			else if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_WHITE)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	7d9b      	ldrb	r3, [r3, #22]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d109      	bne.n	8001f96 <nutone_fsm+0x3ce>
				exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_OFF;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2202      	movs	r2, #2
 8001f86:	759a      	strb	r2, [r3, #22]
				exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_VYV;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	75da      	strb	r2, [r3, #23]
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	74da      	strb	r2, [r3, #19]
			break;
 8001f94:	e035      	b.n	8002002 <nutone_fsm+0x43a>
				nutone_select_state(exhaust_fan);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f000 f849 	bl	8002030 <nutone_select_state>
				if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_VYV)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	7ddb      	ldrb	r3, [r3, #23]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d11c      	bne.n	8001fe0 <nutone_fsm+0x418>
					deadline_timer_check(exhaust_fan->vyv_timeoff,
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	240d      	movs	r4, #13
 8001fac:	193a      	adds	r2, r7, r4
 8001fae:	0011      	movs	r1, r2
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f000 f8d7 	bl	8002164 <deadline_timer_check>
					if( (vyv_timeout_is_expired == TIMER_EXPIRED_TRUE) &&
 8001fb6:	193b      	adds	r3, r7, r4
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d121      	bne.n	8002002 <nutone_fsm+0x43a>
						(exhaust_fan->cmd_state == NUTONE_CMD_STE_READY))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	7cdb      	ldrb	r3, [r3, #19]
					if( (vyv_timeout_is_expired == TIMER_EXPIRED_TRUE) &&
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d11d      	bne.n	8002002 <nutone_fsm+0x43a>
						exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_OFF;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2202      	movs	r2, #2
 8001fca:	759a      	strb	r2, [r3, #22]
						exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_WHITE;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	75da      	strb	r2, [r3, #23]
						exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	741a      	strb	r2, [r3, #16]
						exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	74da      	strb	r2, [r3, #19]
			break;
 8001fde:	e010      	b.n	8002002 <nutone_fsm+0x43a>
					exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	74da      	strb	r2, [r3, #19]
					exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	741a      	strb	r2, [r3, #16]
			break;
 8001fec:	e009      	b.n	8002002 <nutone_fsm+0x43a>
			break;
 8001fee:	46c0      	nop			; (mov r8, r8)
 8001ff0:	e008      	b.n	8002004 <nutone_fsm+0x43c>
			break;
 8001ff2:	46c0      	nop			; (mov r8, r8)
 8001ff4:	e006      	b.n	8002004 <nutone_fsm+0x43c>
			break;
 8001ff6:	46c0      	nop			; (mov r8, r8)
 8001ff8:	e004      	b.n	8002004 <nutone_fsm+0x43c>
			break;
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	e002      	b.n	8002004 <nutone_fsm+0x43c>
			break;
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	e000      	b.n	8002004 <nutone_fsm+0x43c>
			break;
 8002002:	46c0      	nop			; (mov r8, r8)
	}


//	exhaust_fan->fsm_state = fsm_state;
	return 0;
 8002004:	2300      	movs	r3, #0

}
 8002006:	0018      	movs	r0, r3
 8002008:	46bd      	mov	sp, r7
 800200a:	b005      	add	sp, #20
 800200c:	bd90      	pop	{r4, r7, pc}
 800200e:	46c0      	nop			; (mov r8, r8)

08002010 <nutone_set_command>:

uint8_t nutone_set_command(nutone_t *exhaust_fan, nutone_command_e command)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	000a      	movs	r2, r1
 800201a:	1cfb      	adds	r3, r7, #3
 800201c:	701a      	strb	r2, [r3, #0]
	exhaust_fan->command = command;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	1cfa      	adds	r2, r7, #3
 8002022:	7812      	ldrb	r2, [r2, #0]
 8002024:	749a      	strb	r2, [r3, #18]
	return 0;
 8002026:	2300      	movs	r3, #0
}
 8002028:	0018      	movs	r0, r3
 800202a:	46bd      	mov	sp, r7
 800202c:	b002      	add	sp, #8
 800202e:	bd80      	pop	{r7, pc}

08002030 <nutone_select_state>:


//#define NO_MEMORY

uint8_t nutone_select_state(nutone_t *exhaust_fan)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	if(exhaust_fan->cmd_state != NUTONE_CMD_STE_READY)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	7cdb      	ldrb	r3, [r3, #19]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <nutone_select_state+0x14>
	{
		return 1;
 8002040:	2301      	movs	r3, #1
 8002042:	e046      	b.n	80020d2 <nutone_select_state+0xa2>
	}
	switch(exhaust_fan->command)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	7c9b      	ldrb	r3, [r3, #18]
 8002048:	2b0c      	cmp	r3, #12
 800204a:	d840      	bhi.n	80020ce <nutone_select_state+0x9e>
 800204c:	009a      	lsls	r2, r3, #2
 800204e:	4b23      	ldr	r3, [pc, #140]	; (80020dc <nutone_select_state+0xac>)
 8002050:	18d3      	adds	r3, r2, r3
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	469f      	mov	pc, r3
	{
		case NUTONE_CMD_FAN_TURN_ON:
			exhaust_fan->fsm_state = NUTONE_STE_FAN_SET_ON;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2201      	movs	r2, #1
 800205a:	741a      	strb	r2, [r3, #16]
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2201      	movs	r2, #1
 8002060:	74da      	strb	r2, [r3, #19]
			exhaust_fan->command = NUTONE_CMD_NONE;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	749a      	strb	r2, [r3, #18]
			break;
 8002068:	e032      	b.n	80020d0 <nutone_select_state+0xa0>
		case NUTONE_CMD_FAN_TURN_OFF:
			exhaust_fan->fsm_state = NUTONE_STE_FAN_SET_OFF;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2203      	movs	r2, #3
 800206e:	741a      	strb	r2, [r3, #16]
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	74da      	strb	r2, [r3, #19]
			exhaust_fan->command = NUTONE_CMD_NONE;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	749a      	strb	r2, [r3, #18]
			break;
 800207c:	e028      	b.n	80020d0 <nutone_select_state+0xa0>
		case NUTONE_CMD_WHITE_TURN_ON:
#ifdef 	NO_MEMORY
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_SET_ON;
#else	//NO_MEMORY
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_L_SET_ON;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	220d      	movs	r2, #13
 8002082:	741a      	strb	r2, [r3, #16]
#endif	//NO_MEMORY
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	74da      	strb	r2, [r3, #19]
			exhaust_fan->command = NUTONE_CMD_NONE;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	749a      	strb	r2, [r3, #18]
			break;
 8002090:	e01e      	b.n	80020d0 <nutone_select_state+0xa0>
		case NUTONE_CMD_WHITE_TURN_OFF:
			exhaust_fan->fsm_state = NUTONE_STE_LIGHTS_OFF;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	220f      	movs	r2, #15
 8002096:	741a      	strb	r2, [r3, #16]
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	74da      	strb	r2, [r3, #19]
			exhaust_fan->command = NUTONE_CMD_NONE;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	749a      	strb	r2, [r3, #18]
			break;
 80020a4:	e014      	b.n	80020d0 <nutone_select_state+0xa0>
		case NUTONE_CMD_VYV_TURN_ON:
#ifdef 	NO_MEMORY
			exhaust_fan->fsm_state = NUTONE_STE_VYV_SET_ON;
#else	//NO_MEMORY
			exhaust_fan->fsm_state = NUTONE_STE_VYV_L_SET_ON;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	220e      	movs	r2, #14
 80020aa:	741a      	strb	r2, [r3, #16]
#endif	//NO_MEMORY
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	74da      	strb	r2, [r3, #19]
			exhaust_fan->command = NUTONE_CMD_NONE;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	749a      	strb	r2, [r3, #18]
			break;
 80020b8:	e00a      	b.n	80020d0 <nutone_select_state+0xa0>
		case NUTONE_CMD_VYV_TURN_OFF:
			exhaust_fan->fsm_state = NUTONE_STE_LIGHTS_OFF;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	220f      	movs	r2, #15
 80020be:	741a      	strb	r2, [r3, #16]
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2201      	movs	r2, #1
 80020c4:	74da      	strb	r2, [r3, #19]
			exhaust_fan->command = NUTONE_CMD_NONE;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	749a      	strb	r2, [r3, #18]
			break;
 80020cc:	e000      	b.n	80020d0 <nutone_select_state+0xa0>
		case NUTONE_CMD_WHITE_LIGHT_SET:
			break;
		case NUTONE_CMD_WHITE_LIGHT_CLEAR:
			break;
		default:
			break;
 80020ce:	46c0      	nop			; (mov r8, r8)
	}


	return 0;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	0018      	movs	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	b002      	add	sp, #8
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	46c0      	nop			; (mov r8, r8)
 80020dc:	08006308 	.word	0x08006308

080020e0 <deadline_timer_setup>:
#include "Middleware/deadline_timer.h"

//TODO: (High) fix this to include seconds
uint8_t deadline_timer_setup(deadline_timer_t *deadline_timer,
												timer_clock_t deadline)
{
 80020e0:	b082      	sub	sp, #8
 80020e2:	b5b0      	push	{r4, r5, r7, lr}
 80020e4:	b086      	sub	sp, #24
 80020e6:	af04      	add	r7, sp, #16
 80020e8:	6078      	str	r0, [r7, #4]
 80020ea:	2418      	movs	r4, #24
 80020ec:	1939      	adds	r1, r7, r4
 80020ee:	600a      	str	r2, [r1, #0]
 80020f0:	604b      	str	r3, [r1, #4]
	deadline_timer->deadline_expired = TIMER_EXPIRED_FALSE;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2260      	movs	r2, #96	; 0x60
 80020f6:	2100      	movs	r1, #0
 80020f8:	5499      	strb	r1, [r3, r2]

	timer_clock_clear(&deadline_timer->time_current);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	0018      	movs	r0, r3
 80020fe:	f000 f87b 	bl	80021f8 <timer_clock_clear>
	timer_clock_clear(&deadline_timer->time_initial);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	3330      	adds	r3, #48	; 0x30
 8002106:	0018      	movs	r0, r3
 8002108:	f000 f876 	bl	80021f8 <timer_clock_clear>
	timer_clock_clear(&deadline_timer->time_goal);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	3348      	adds	r3, #72	; 0x48
 8002110:	0018      	movs	r0, r3
 8002112:	f000 f871 	bl	80021f8 <timer_clock_clear>
	timer_clock_set_time(&deadline_timer->deadline, deadline);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	3318      	adds	r3, #24
 800211a:	001d      	movs	r5, r3
 800211c:	193c      	adds	r4, r7, r4
 800211e:	466b      	mov	r3, sp
 8002120:	0018      	movs	r0, r3
 8002122:	0023      	movs	r3, r4
 8002124:	3308      	adds	r3, #8
 8002126:	2210      	movs	r2, #16
 8002128:	0019      	movs	r1, r3
 800212a:	f004 f89d 	bl	8006268 <memcpy>
 800212e:	6822      	ldr	r2, [r4, #0]
 8002130:	6863      	ldr	r3, [r4, #4]
 8002132:	0028      	movs	r0, r5
 8002134:	f000 f874 	bl	8002220 <timer_clock_set_time>
	return 0;
 8002138:	2300      	movs	r3, #0

}
 800213a:	0018      	movs	r0, r3
 800213c:	46bd      	mov	sp, r7
 800213e:	b002      	add	sp, #8
 8002140:	bcb0      	pop	{r4, r5, r7}
 8002142:	bc08      	pop	{r3}
 8002144:	b002      	add	sp, #8
 8002146:	4718      	bx	r3

08002148 <deadline_timer_force_expiration>:
	time_current = time_current_2;
}


uint8_t deadline_timer_force_expiration(deadline_timer_t *deadline_timer)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
	deadline_timer->deadline_expired = TIMER_EXPIRED_TRUE;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2260      	movs	r2, #96	; 0x60
 8002154:	2101      	movs	r1, #1
 8002156:	5499      	strb	r1, [r3, r2]
	return 0;
 8002158:	2300      	movs	r3, #0
}
 800215a:	0018      	movs	r0, r3
 800215c:	46bd      	mov	sp, r7
 800215e:	b002      	add	sp, #8
 8002160:	bd80      	pop	{r7, pc}
	...

08002164 <deadline_timer_check>:
uint8_t deadline_timer_check(deadline_timer_t *deadline_timer,
								deadline_timer_expired_t *deadline_expired)
{
 8002164:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002166:	b087      	sub	sp, #28
 8002168:	af02      	add	r7, sp, #8
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
	uint8_t status = 0;
 800216e:	260f      	movs	r6, #15
 8002170:	19bb      	adds	r3, r7, r6
 8002172:	2200      	movs	r2, #0
 8002174:	701a      	strb	r2, [r3, #0]
	//TODO: (High) Change if seconds are required

	deadline_timer_expired_t deadline_expired_msec = TIMER_EXPIRED_FALSE;
 8002176:	250e      	movs	r5, #14
 8002178:	197b      	adds	r3, r7, r5
 800217a:	2200      	movs	r2, #0
 800217c:	701a      	strb	r2, [r3, #0]

	deadline_timer_compare_check(deadline_timer->time_current.msec,
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6898      	ldr	r0, [r3, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6a19      	ldr	r1, [r3, #32]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800218a:	4c0a      	ldr	r4, [pc, #40]	; (80021b4 <deadline_timer_check+0x50>)
 800218c:	197b      	adds	r3, r7, r5
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	0023      	movs	r3, r4
 8002192:	f000 f881 	bl	8002298 <deadline_timer_compare_check>
											deadline_timer->deadline.msec,
											deadline_timer->time_initial.msec,
											DEADLINE_MAX_MSEC,
											&deadline_expired_msec);

	*deadline_expired = deadline_expired_msec;
 8002196:	197b      	adds	r3, r7, r5
 8002198:	781a      	ldrb	r2, [r3, #0]
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	701a      	strb	r2, [r3, #0]
	deadline_timer->deadline_expired = deadline_expired_msec;
 800219e:	197b      	adds	r3, r7, r5
 80021a0:	7819      	ldrb	r1, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2260      	movs	r2, #96	; 0x60
 80021a6:	5499      	strb	r1, [r3, r2]
	return status;
 80021a8:	19bb      	adds	r3, r7, r6
 80021aa:	781b      	ldrb	r3, [r3, #0]

}
 80021ac:	0018      	movs	r0, r3
 80021ae:	46bd      	mov	sp, r7
 80021b0:	b005      	add	sp, #20
 80021b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021b4:	3b9aca00 	.word	0x3b9aca00

080021b8 <deadline_timer_count>:

uint8_t deadline_timer_count(deadline_timer_t *deadline_timer)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
	deadline_timer_increment(&deadline_timer->time_current);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	0018      	movs	r0, r3
 80021c4:	f000 f846 	bl	8002254 <deadline_timer_increment>
	return 0;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	0018      	movs	r0, r3
 80021cc:	46bd      	mov	sp, r7
 80021ce:	b002      	add	sp, #8
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <deadline_timer_set_initial_time>:

	return 0;
}

uint8_t deadline_timer_set_initial_time(deadline_timer_t *deadline_timer)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
	//memcpy fails after several assignations.
	//copy uint32_t variables directly to avoid a race condition
	deadline_timer->time_initial.counts = deadline_timer->time_current.counts;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	6879      	ldr	r1, [r7, #4]
 80021e2:	630a      	str	r2, [r1, #48]	; 0x30
 80021e4:	634b      	str	r3, [r1, #52]	; 0x34
	deadline_timer->time_initial.msec = deadline_timer->time_current.msec;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	689a      	ldr	r2, [r3, #8]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	639a      	str	r2, [r3, #56]	; 0x38


	return 0;
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	0018      	movs	r0, r3
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b002      	add	sp, #8
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <timer_clock_clear>:
	return 0;
}


uint8_t timer_clock_clear(timer_clock_t *timer)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
	timer->counts = 0;
 8002200:	6879      	ldr	r1, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	2300      	movs	r3, #0
 8002206:	600a      	str	r2, [r1, #0]
 8002208:	604b      	str	r3, [r1, #4]
	timer->msec = 0;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	609a      	str	r2, [r3, #8]
	timer->sec = 0;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	60da      	str	r2, [r3, #12]
	return 0;
 8002216:	2300      	movs	r3, #0
}
 8002218:	0018      	movs	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	b002      	add	sp, #8
 800221e:	bd80      	pop	{r7, pc}

08002220 <timer_clock_set_time>:

uint8_t timer_clock_set_time(timer_clock_t *timer, timer_clock_t new_time)
{
 8002220:	b082      	sub	sp, #8
 8002222:	b580      	push	{r7, lr}
 8002224:	b082      	sub	sp, #8
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
 800222a:	2010      	movs	r0, #16
 800222c:	1839      	adds	r1, r7, r0
 800222e:	600a      	str	r2, [r1, #0]
 8002230:	604b      	str	r3, [r1, #4]
	timer->msec = new_time.msec;
 8002232:	0001      	movs	r1, r0
 8002234:	187b      	adds	r3, r7, r1
 8002236:	689a      	ldr	r2, [r3, #8]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	609a      	str	r2, [r3, #8]
	timer->sec = new_time.sec;
 800223c:	187b      	adds	r3, r7, r1
 800223e:	68da      	ldr	r2, [r3, #12]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	60da      	str	r2, [r3, #12]
	return 0;
 8002244:	2300      	movs	r3, #0
}
 8002246:	0018      	movs	r0, r3
 8002248:	46bd      	mov	sp, r7
 800224a:	b002      	add	sp, #8
 800224c:	bc80      	pop	{r7}
 800224e:	bc08      	pop	{r3}
 8002250:	b002      	add	sp, #8
 8002252:	4718      	bx	r3

08002254 <deadline_timer_increment>:
	sec = timer.sec;
	return 0;
}

uint8_t deadline_timer_increment(timer_clock_t *timer)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]

	timer->msec++;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	1c5a      	adds	r2, r3, #1
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	609a      	str	r2, [r3, #8]
	timer->counts++;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	2001      	movs	r0, #1
 800226e:	2100      	movs	r1, #0
 8002270:	1812      	adds	r2, r2, r0
 8002272:	414b      	adcs	r3, r1
 8002274:	6879      	ldr	r1, [r7, #4]
 8002276:	600a      	str	r2, [r1, #0]
 8002278:	604b      	str	r3, [r1, #4]

	if(timer->msec >= DEADLINE_MAX_MSEC )
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	4a05      	ldr	r2, [pc, #20]	; (8002294 <deadline_timer_increment+0x40>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d902      	bls.n	800228a <deadline_timer_increment+0x36>
	{
//		timer->sec++;
		timer->msec = 0;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	609a      	str	r2, [r3, #8]
//	if(timer->counts >= (DEADLINE_MAX_COUNT) )
//	{
//		timer->counts = 0;
//	}

	return 0;
 800228a:	2300      	movs	r3, #0
}
 800228c:	0018      	movs	r0, r3
 800228e:	46bd      	mov	sp, r7
 8002290:	b002      	add	sp, #8
 8002292:	bd80      	pop	{r7, pc}
 8002294:	3b9ac9ff 	.word	0x3b9ac9ff

08002298 <deadline_timer_compare_check>:
uint8_t deadline_timer_compare_check(uint32_t time_current,
								uint32_t deadline,
								uint32_t time_initial,
								uint32_t max_time,
								deadline_timer_expired_t *deadline_expired)
{
 8002298:	b5b0      	push	{r4, r5, r7, lr}
 800229a:	b08a      	sub	sp, #40	; 0x28
 800229c:	af00      	add	r7, sp, #0
 800229e:	6178      	str	r0, [r7, #20]
 80022a0:	6139      	str	r1, [r7, #16]
 80022a2:	60fa      	str	r2, [r7, #12]
 80022a4:	60bb      	str	r3, [r7, #8]
	uint8_t status = 0;
 80022a6:	2317      	movs	r3, #23
 80022a8:	2208      	movs	r2, #8
 80022aa:	189b      	adds	r3, r3, r2
 80022ac:	19db      	adds	r3, r3, r7
 80022ae:	2200      	movs	r2, #0
 80022b0:	701a      	strb	r2, [r3, #0]
	int64_t remaining = 0;
 80022b2:	2200      	movs	r2, #0
 80022b4:	2300      	movs	r3, #0
 80022b6:	623a      	str	r2, [r7, #32]
 80022b8:	627b      	str	r3, [r7, #36]	; 0x24
	int32_t deadline_difference = 0;
 80022ba:	2300      	movs	r3, #0
 80022bc:	61bb      	str	r3, [r7, #24]

	remaining = ((int64_t) time_current) - ((int64_t) time_initial);
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	603b      	str	r3, [r7, #0]
 80022c2:	2300      	movs	r3, #0
 80022c4:	607b      	str	r3, [r7, #4]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	001c      	movs	r4, r3
 80022ca:	2300      	movs	r3, #0
 80022cc:	001d      	movs	r5, r3
 80022ce:	683a      	ldr	r2, [r7, #0]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	1b12      	subs	r2, r2, r4
 80022d4:	41ab      	sbcs	r3, r5
 80022d6:	623a      	str	r2, [r7, #32]
 80022d8:	627b      	str	r3, [r7, #36]	; 0x24

	if(remaining < 0)
 80022da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022dc:	2b00      	cmp	r3, #0
 80022de:	da07      	bge.n	80022f0 <deadline_timer_compare_check+0x58>
	{
		remaining = (max_time - time_initial) + time_current;
 80022e0:	68ba      	ldr	r2, [r7, #8]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	1ad2      	subs	r2, r2, r3
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	18d3      	adds	r3, r2, r3
 80022ea:	623b      	str	r3, [r7, #32]
 80022ec:	2300      	movs	r3, #0
 80022ee:	627b      	str	r3, [r7, #36]	; 0x24

	}
	deadline_difference = (uint32_t) remaining;
 80022f0:	6a3b      	ldr	r3, [r7, #32]
 80022f2:	61bb      	str	r3, [r7, #24]

	if(deadline_difference >= deadline)
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d803      	bhi.n	8002304 <deadline_timer_compare_check+0x6c>
	{
		*deadline_expired = TIMER_EXPIRED_TRUE;
 80022fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022fe:	2201      	movs	r2, #1
 8002300:	701a      	strb	r2, [r3, #0]
 8002302:	e002      	b.n	800230a <deadline_timer_compare_check+0x72>
	}
	else
	{
		*deadline_expired = TIMER_EXPIRED_FALSE;
 8002304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002306:	2200      	movs	r2, #0
 8002308:	701a      	strb	r2, [r3, #0]
	}

	return status;
 800230a:	2317      	movs	r3, #23
 800230c:	2208      	movs	r2, #8
 800230e:	189b      	adds	r3, r3, r2
 8002310:	19db      	adds	r3, r3, r7
 8002312:	781b      	ldrb	r3, [r3, #0]
}
 8002314:	0018      	movs	r0, r3
 8002316:	46bd      	mov	sp, r7
 8002318:	b00a      	add	sp, #40	; 0x28
 800231a:	bdb0      	pop	{r4, r5, r7, pc}

0800231c <output_fsm_ctrl>:




void output_fsm_ctrl(relay_t *actuator, deadline_timer_t *deadline_timer)
{
 800231c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800231e:	b08b      	sub	sp, #44	; 0x2c
 8002320:	af06      	add	r7, sp, #24
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
	relay_fsm_init_t init = RELAY_INIT_FALSE;
 8002326:	260f      	movs	r6, #15
 8002328:	19bb      	adds	r3, r7, r6
 800232a:	2201      	movs	r2, #1
 800232c:	701a      	strb	r2, [r3, #0]
	deadline_timer_expired_t expired;

	if(actuator->fsm_run_on == RELAY_RUN_TRUE)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2221      	movs	r2, #33	; 0x21
 8002332:	5c9b      	ldrb	r3, [r3, r2]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d12f      	bne.n	8002398 <output_fsm_ctrl+0x7c>
	{
		relay_check_init_fsm(*actuator, &init);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	19ba      	adds	r2, r7, r6
 800233c:	9205      	str	r2, [sp, #20]
 800233e:	466a      	mov	r2, sp
 8002340:	0011      	movs	r1, r2
 8002342:	001a      	movs	r2, r3
 8002344:	3210      	adds	r2, #16
 8002346:	ca31      	ldmia	r2!, {r0, r4, r5}
 8002348:	c131      	stmia	r1!, {r0, r4, r5}
 800234a:	ca11      	ldmia	r2!, {r0, r4}
 800234c:	c111      	stmia	r1!, {r0, r4}
 800234e:	6818      	ldr	r0, [r3, #0]
 8002350:	6859      	ldr	r1, [r3, #4]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	f7ff fa1f 	bl	8001798 <relay_check_init_fsm>

		if(init == RELAY_INIT_TRUE)
 800235a:	19bb      	adds	r3, r7, r6
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d107      	bne.n	8002372 <output_fsm_ctrl+0x56>
		{
			deadline_timer_set_initial_time(deadline_timer);
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	0018      	movs	r0, r3
 8002366:	f7ff ff34 	bl	80021d2 <deadline_timer_set_initial_time>
			relay_acknowledge_init_fsm(actuator);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	0018      	movs	r0, r3
 800236e:	f7ff fa2a 	bl	80017c6 <relay_acknowledge_init_fsm>
		}

		deadline_timer_check(deadline_timer, &expired);
 8002372:	240e      	movs	r4, #14
 8002374:	193a      	adds	r2, r7, r4
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	0011      	movs	r1, r2
 800237a:	0018      	movs	r0, r3
 800237c:	f7ff fef2 	bl	8002164 <deadline_timer_check>

		if(expired == TIMER_EXPIRED_TRUE)
 8002380:	193b      	adds	r3, r7, r4
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d107      	bne.n	8002398 <output_fsm_ctrl+0x7c>
		{
			relay_on_pulse_fsm(actuator);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	0018      	movs	r0, r3
 800238c:	f7ff f979 	bl	8001682 <relay_on_pulse_fsm>
			deadline_timer_set_initial_time(deadline_timer);
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	0018      	movs	r0, r3
 8002394:	f7ff ff1d 	bl	80021d2 <deadline_timer_set_initial_time>
		}
	}

	if(actuator->fsm_run_off == RELAY_RUN_TRUE)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2222      	movs	r2, #34	; 0x22
 800239c:	5c9b      	ldrb	r3, [r3, r2]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d130      	bne.n	8002404 <output_fsm_ctrl+0xe8>
	{
	  relay_check_init_fsm(*actuator, &init);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	260f      	movs	r6, #15
 80023a6:	19ba      	adds	r2, r7, r6
 80023a8:	9205      	str	r2, [sp, #20]
 80023aa:	466a      	mov	r2, sp
 80023ac:	0011      	movs	r1, r2
 80023ae:	001a      	movs	r2, r3
 80023b0:	3210      	adds	r2, #16
 80023b2:	ca31      	ldmia	r2!, {r0, r4, r5}
 80023b4:	c131      	stmia	r1!, {r0, r4, r5}
 80023b6:	ca11      	ldmia	r2!, {r0, r4}
 80023b8:	c111      	stmia	r1!, {r0, r4}
 80023ba:	6818      	ldr	r0, [r3, #0]
 80023bc:	6859      	ldr	r1, [r3, #4]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	f7ff f9e9 	bl	8001798 <relay_check_init_fsm>

	  if(init == RELAY_INIT_TRUE)
 80023c6:	19bb      	adds	r3, r7, r6
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d107      	bne.n	80023de <output_fsm_ctrl+0xc2>
	  {
		  deadline_timer_set_initial_time(deadline_timer);
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	0018      	movs	r0, r3
 80023d2:	f7ff fefe 	bl	80021d2 <deadline_timer_set_initial_time>
		  relay_acknowledge_init_fsm(actuator);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	0018      	movs	r0, r3
 80023da:	f7ff f9f4 	bl	80017c6 <relay_acknowledge_init_fsm>
	  }

	  deadline_timer_check(deadline_timer, &expired);
 80023de:	240e      	movs	r4, #14
 80023e0:	193a      	adds	r2, r7, r4
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	0011      	movs	r1, r2
 80023e6:	0018      	movs	r0, r3
 80023e8:	f7ff febc 	bl	8002164 <deadline_timer_check>

	  if(expired == TIMER_EXPIRED_TRUE)
 80023ec:	193b      	adds	r3, r7, r4
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d107      	bne.n	8002404 <output_fsm_ctrl+0xe8>
	  {
		  relay_off_pulse_fsm(actuator);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	0018      	movs	r0, r3
 80023f8:	f7ff f963 	bl	80016c2 <relay_off_pulse_fsm>
		  deadline_timer_set_initial_time(deadline_timer);
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	0018      	movs	r0, r3
 8002400:	f7ff fee7 	bl	80021d2 <deadline_timer_set_initial_time>
	  }
	}
}
 8002404:	46c0      	nop			; (mov r8, r8)
 8002406:	46bd      	mov	sp, r7
 8002408:	b005      	add	sp, #20
 800240a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800240c <output_led_indicator>:


void output_led_indicator(led_signal_t *led_signal,
								deadline_timer_t *deadline_timer)
{
 800240c:	b590      	push	{r4, r7, lr}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
	deadline_timer_expired_t indicator_timer_expired;
	deadline_timer_check(deadline_timer, &indicator_timer_expired);
 8002416:	240f      	movs	r4, #15
 8002418:	193a      	adds	r2, r7, r4
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	0011      	movs	r1, r2
 800241e:	0018      	movs	r0, r3
 8002420:	f7ff fea0 	bl	8002164 <deadline_timer_check>

	if(indicator_timer_expired == TIMER_EXPIRED_TRUE)
 8002424:	193b      	adds	r3, r7, r4
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d107      	bne.n	800243c <output_led_indicator+0x30>
	{
		led_signal_fsm(led_signal);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	0018      	movs	r0, r3
 8002430:	f7fe f980 	bl	8000734 <led_signal_fsm>
		deadline_timer_set_initial_time(deadline_timer);
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	0018      	movs	r0, r3
 8002438:	f7ff fecb 	bl	80021d2 <deadline_timer_set_initial_time>
	}
}
 800243c:	46c0      	nop			; (mov r8, r8)
 800243e:	46bd      	mov	sp, r7
 8002440:	b005      	add	sp, #20
 8002442:	bd90      	pop	{r4, r7, pc}

08002444 <HAL_DIRECT_LINK_conf_as_input>:

/* USER CODE BEGIN 0 */

void HAL_DIRECT_LINK_conf_as_input(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 8002444:	b590      	push	{r4, r7, lr}
 8002446:	b089      	sub	sp, #36	; 0x24
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	0008      	movs	r0, r1
 800244e:	0011      	movs	r1, r2
 8002450:	1cbb      	adds	r3, r7, #2
 8002452:	1c02      	adds	r2, r0, #0
 8002454:	801a      	strh	r2, [r3, #0]
 8002456:	1c7b      	adds	r3, r7, #1
 8002458:	1c0a      	adds	r2, r1, #0
 800245a:	701a      	strb	r2, [r3, #0]
	HAL_NVIC_DisableIRQ(irq_type);
 800245c:	1c7b      	adds	r3, r7, #1
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	b25b      	sxtb	r3, r3
 8002462:	0018      	movs	r0, r3
 8002464:	f001 ff43 	bl	80042ee <HAL_NVIC_DisableIRQ>

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002468:	240c      	movs	r4, #12
 800246a:	193b      	adds	r3, r7, r4
 800246c:	0018      	movs	r0, r3
 800246e:	2314      	movs	r3, #20
 8002470:	001a      	movs	r2, r3
 8002472:	2100      	movs	r1, #0
 8002474:	f003 feb2 	bl	80061dc <memset>

	HAL_GPIO_DeInit(port, pin);
 8002478:	1cbb      	adds	r3, r7, #2
 800247a:	881a      	ldrh	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	0011      	movs	r1, r2
 8002480:	0018      	movs	r0, r3
 8002482:	f002 f8bb 	bl	80045fc <HAL_GPIO_DeInit>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 8002486:	1cbb      	adds	r3, r7, #2
 8002488:	881a      	ldrh	r2, [r3, #0]
 800248a:	193b      	adds	r3, r7, r4
 800248c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800248e:	193b      	adds	r3, r7, r4
 8002490:	2200      	movs	r2, #0
 8002492:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002494:	193b      	adds	r3, r7, r4
 8002496:	2200      	movs	r2, #0
 8002498:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 800249a:	193a      	adds	r2, r7, r4
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	0011      	movs	r1, r2
 80024a0:	0018      	movs	r0, r3
 80024a2:	f001 ff41 	bl	8004328 <HAL_GPIO_Init>

//	HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);

}
 80024a6:	46c0      	nop			; (mov r8, r8)
 80024a8:	46bd      	mov	sp, r7
 80024aa:	b009      	add	sp, #36	; 0x24
 80024ac:	bd90      	pop	{r4, r7, pc}
	...

080024b0 <HAL_DIRECT_LINK_conf_as_interrupt_input>:

void HAL_DIRECT_LINK_conf_as_interrupt_input(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 80024b0:	b590      	push	{r4, r7, lr}
 80024b2:	b089      	sub	sp, #36	; 0x24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	0008      	movs	r0, r1
 80024ba:	0011      	movs	r1, r2
 80024bc:	1cbb      	adds	r3, r7, #2
 80024be:	1c02      	adds	r2, r0, #0
 80024c0:	801a      	strh	r2, [r3, #0]
 80024c2:	1c7b      	adds	r3, r7, #1
 80024c4:	1c0a      	adds	r2, r1, #0
 80024c6:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c8:	240c      	movs	r4, #12
 80024ca:	193b      	adds	r3, r7, r4
 80024cc:	0018      	movs	r0, r3
 80024ce:	2314      	movs	r3, #20
 80024d0:	001a      	movs	r2, r3
 80024d2:	2100      	movs	r1, #0
 80024d4:	f003 fe82 	bl	80061dc <memset>
	HAL_GPIO_DeInit(port, pin);
 80024d8:	1cbb      	adds	r3, r7, #2
 80024da:	881a      	ldrh	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	0011      	movs	r1, r2
 80024e0:	0018      	movs	r0, r3
 80024e2:	f002 f88b 	bl	80045fc <HAL_GPIO_DeInit>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 80024e6:	1cbb      	adds	r3, r7, #2
 80024e8:	881a      	ldrh	r2, [r3, #0]
 80024ea:	193b      	adds	r3, r7, r4
 80024ec:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024ee:	193b      	adds	r3, r7, r4
 80024f0:	4a0e      	ldr	r2, [pc, #56]	; (800252c <HAL_DIRECT_LINK_conf_as_interrupt_input+0x7c>)
 80024f2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f4:	193b      	adds	r3, r7, r4
 80024f6:	2200      	movs	r2, #0
 80024f8:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 80024fa:	193a      	adds	r2, r7, r4
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	0011      	movs	r1, r2
 8002500:	0018      	movs	r0, r3
 8002502:	f001 ff11 	bl	8004328 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(irq_type, 0, 3);
 8002506:	1c7b      	adds	r3, r7, #1
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	b25b      	sxtb	r3, r3
 800250c:	2203      	movs	r2, #3
 800250e:	2100      	movs	r1, #0
 8002510:	0018      	movs	r0, r3
 8002512:	f001 fec7 	bl	80042a4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(irq_type);
 8002516:	1c7b      	adds	r3, r7, #1
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	b25b      	sxtb	r3, r3
 800251c:	0018      	movs	r0, r3
 800251e:	f001 fed6 	bl	80042ce <HAL_NVIC_EnableIRQ>


}
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	46bd      	mov	sp, r7
 8002526:	b009      	add	sp, #36	; 0x24
 8002528:	bd90      	pop	{r4, r7, pc}
 800252a:	46c0      	nop			; (mov r8, r8)
 800252c:	10110000 	.word	0x10110000

08002530 <HAL_DIRECT_LINK_conf_as_output>:



void HAL_DIRECT_LINK_conf_as_output(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 8002530:	b590      	push	{r4, r7, lr}
 8002532:	b089      	sub	sp, #36	; 0x24
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	0008      	movs	r0, r1
 800253a:	0011      	movs	r1, r2
 800253c:	1cbb      	adds	r3, r7, #2
 800253e:	1c02      	adds	r2, r0, #0
 8002540:	801a      	strh	r2, [r3, #0]
 8002542:	1c7b      	adds	r3, r7, #1
 8002544:	1c0a      	adds	r2, r1, #0
 8002546:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002548:	240c      	movs	r4, #12
 800254a:	193b      	adds	r3, r7, r4
 800254c:	0018      	movs	r0, r3
 800254e:	2314      	movs	r3, #20
 8002550:	001a      	movs	r2, r3
 8002552:	2100      	movs	r1, #0
 8002554:	f003 fe42 	bl	80061dc <memset>

	HAL_NVIC_DisableIRQ(irq_type);
 8002558:	1c7b      	adds	r3, r7, #1
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	b25b      	sxtb	r3, r3
 800255e:	0018      	movs	r0, r3
 8002560:	f001 fec5 	bl	80042ee <HAL_NVIC_DisableIRQ>
	HAL_GPIO_DeInit(port, pin);
 8002564:	1cbb      	adds	r3, r7, #2
 8002566:	881a      	ldrh	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	0011      	movs	r1, r2
 800256c:	0018      	movs	r0, r3
 800256e:	f002 f845 	bl	80045fc <HAL_GPIO_DeInit>


	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 8002572:	1cbb      	adds	r3, r7, #2
 8002574:	881a      	ldrh	r2, [r3, #0]
 8002576:	0021      	movs	r1, r4
 8002578:	187b      	adds	r3, r7, r1
 800257a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800257c:	187b      	adds	r3, r7, r1
 800257e:	2201      	movs	r2, #1
 8002580:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002582:	187b      	adds	r3, r7, r1
 8002584:	2200      	movs	r2, #0
 8002586:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002588:	187b      	adds	r3, r7, r1
 800258a:	2203      	movs	r2, #3
 800258c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 800258e:	187a      	adds	r2, r7, r1
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	0011      	movs	r1, r2
 8002594:	0018      	movs	r0, r3
 8002596:	f001 fec7 	bl	8004328 <HAL_GPIO_Init>


	__HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB7);
 800259a:	4b05      	ldr	r3, [pc, #20]	; (80025b0 <HAL_DIRECT_LINK_conf_as_output+0x80>)
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	4b04      	ldr	r3, [pc, #16]	; (80025b0 <HAL_DIRECT_LINK_conf_as_output+0x80>)
 80025a0:	2180      	movs	r1, #128	; 0x80
 80025a2:	0289      	lsls	r1, r1, #10
 80025a4:	430a      	orrs	r2, r1
 80025a6:	601a      	str	r2, [r3, #0]

}
 80025a8:	46c0      	nop			; (mov r8, r8)
 80025aa:	46bd      	mov	sp, r7
 80025ac:	b009      	add	sp, #36	; 0x24
 80025ae:	bd90      	pop	{r4, r7, pc}
 80025b0:	40010000 	.word	0x40010000

080025b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80025b4:	b590      	push	{r4, r7, lr}
 80025b6:	b08b      	sub	sp, #44	; 0x2c
 80025b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ba:	2414      	movs	r4, #20
 80025bc:	193b      	adds	r3, r7, r4
 80025be:	0018      	movs	r0, r3
 80025c0:	2314      	movs	r3, #20
 80025c2:	001a      	movs	r2, r3
 80025c4:	2100      	movs	r1, #0
 80025c6:	f003 fe09 	bl	80061dc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ca:	4b73      	ldr	r3, [pc, #460]	; (8002798 <MX_GPIO_Init+0x1e4>)
 80025cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025ce:	4b72      	ldr	r3, [pc, #456]	; (8002798 <MX_GPIO_Init+0x1e4>)
 80025d0:	2104      	movs	r1, #4
 80025d2:	430a      	orrs	r2, r1
 80025d4:	635a      	str	r2, [r3, #52]	; 0x34
 80025d6:	4b70      	ldr	r3, [pc, #448]	; (8002798 <MX_GPIO_Init+0x1e4>)
 80025d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025da:	2204      	movs	r2, #4
 80025dc:	4013      	ands	r3, r2
 80025de:	613b      	str	r3, [r7, #16]
 80025e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80025e2:	4b6d      	ldr	r3, [pc, #436]	; (8002798 <MX_GPIO_Init+0x1e4>)
 80025e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025e6:	4b6c      	ldr	r3, [pc, #432]	; (8002798 <MX_GPIO_Init+0x1e4>)
 80025e8:	2120      	movs	r1, #32
 80025ea:	430a      	orrs	r2, r1
 80025ec:	635a      	str	r2, [r3, #52]	; 0x34
 80025ee:	4b6a      	ldr	r3, [pc, #424]	; (8002798 <MX_GPIO_Init+0x1e4>)
 80025f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025f2:	2220      	movs	r2, #32
 80025f4:	4013      	ands	r3, r2
 80025f6:	60fb      	str	r3, [r7, #12]
 80025f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fa:	4b67      	ldr	r3, [pc, #412]	; (8002798 <MX_GPIO_Init+0x1e4>)
 80025fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025fe:	4b66      	ldr	r3, [pc, #408]	; (8002798 <MX_GPIO_Init+0x1e4>)
 8002600:	2101      	movs	r1, #1
 8002602:	430a      	orrs	r2, r1
 8002604:	635a      	str	r2, [r3, #52]	; 0x34
 8002606:	4b64      	ldr	r3, [pc, #400]	; (8002798 <MX_GPIO_Init+0x1e4>)
 8002608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800260a:	2201      	movs	r2, #1
 800260c:	4013      	ands	r3, r2
 800260e:	60bb      	str	r3, [r7, #8]
 8002610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002612:	4b61      	ldr	r3, [pc, #388]	; (8002798 <MX_GPIO_Init+0x1e4>)
 8002614:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002616:	4b60      	ldr	r3, [pc, #384]	; (8002798 <MX_GPIO_Init+0x1e4>)
 8002618:	2102      	movs	r1, #2
 800261a:	430a      	orrs	r2, r1
 800261c:	635a      	str	r2, [r3, #52]	; 0x34
 800261e:	4b5e      	ldr	r3, [pc, #376]	; (8002798 <MX_GPIO_Init+0x1e4>)
 8002620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002622:	2202      	movs	r2, #2
 8002624:	4013      	ands	r3, r2
 8002626:	607b      	str	r3, [r7, #4]
 8002628:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, UV_OUTB_Pin|SERIN_Pin, GPIO_PIN_RESET);
 800262a:	23c0      	movs	r3, #192	; 0xc0
 800262c:	021b      	lsls	r3, r3, #8
 800262e:	485b      	ldr	r0, [pc, #364]	; (800279c <MX_GPIO_Init+0x1e8>)
 8002630:	2200      	movs	r2, #0
 8002632:	0019      	movs	r1, r3
 8002634:	f002 f8cf 	bl	80047d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UV_OUTA_Pin|LED_Pin|LAMP2_OUTB_Pin|LAMP2_OUTA_Pin
 8002638:	4959      	ldr	r1, [pc, #356]	; (80027a0 <MX_GPIO_Init+0x1ec>)
 800263a:	23a0      	movs	r3, #160	; 0xa0
 800263c:	05db      	lsls	r3, r3, #23
 800263e:	2200      	movs	r2, #0
 8002640:	0018      	movs	r0, r3
 8002642:	f002 f8c8 	bl	80047d6 <HAL_GPIO_WritePin>
                          |LAMP1_OUTB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LAMP1_OUTA_GPIO_Port, LAMP1_OUTA_Pin, GPIO_PIN_RESET);
 8002646:	4b57      	ldr	r3, [pc, #348]	; (80027a4 <MX_GPIO_Init+0x1f0>)
 8002648:	2200      	movs	r2, #0
 800264a:	2140      	movs	r1, #64	; 0x40
 800264c:	0018      	movs	r0, r3
 800264e:	f002 f8c2 	bl	80047d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = UV_OUTB_Pin|SERIN_Pin;
 8002652:	193b      	adds	r3, r7, r4
 8002654:	22c0      	movs	r2, #192	; 0xc0
 8002656:	0212      	lsls	r2, r2, #8
 8002658:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800265a:	193b      	adds	r3, r7, r4
 800265c:	2201      	movs	r2, #1
 800265e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002660:	193b      	adds	r3, r7, r4
 8002662:	2200      	movs	r2, #0
 8002664:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002666:	193b      	adds	r3, r7, r4
 8002668:	2200      	movs	r2, #0
 800266a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800266c:	193b      	adds	r3, r7, r4
 800266e:	4a4b      	ldr	r2, [pc, #300]	; (800279c <MX_GPIO_Init+0x1e8>)
 8002670:	0019      	movs	r1, r3
 8002672:	0010      	movs	r0, r2
 8002674:	f001 fe58 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 8002678:	193b      	adds	r3, r7, r4
 800267a:	2204      	movs	r2, #4
 800267c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800267e:	193b      	adds	r3, r7, r4
 8002680:	2200      	movs	r2, #0
 8002682:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002684:	193b      	adds	r3, r7, r4
 8002686:	2200      	movs	r2, #0
 8002688:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800268a:	193b      	adds	r3, r7, r4
 800268c:	4a46      	ldr	r2, [pc, #280]	; (80027a8 <MX_GPIO_Init+0x1f4>)
 800268e:	0019      	movs	r1, r3
 8002690:	0010      	movs	r0, r2
 8002692:	f001 fe49 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = UV_OUTA_Pin|LED_Pin|LAMP2_OUTB_Pin|LAMP2_OUTA_Pin
 8002696:	193b      	adds	r3, r7, r4
 8002698:	4a41      	ldr	r2, [pc, #260]	; (80027a0 <MX_GPIO_Init+0x1ec>)
 800269a:	601a      	str	r2, [r3, #0]
                          |LAMP1_OUTB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800269c:	193b      	adds	r3, r7, r4
 800269e:	2201      	movs	r2, #1
 80026a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a2:	193b      	adds	r3, r7, r4
 80026a4:	2200      	movs	r2, #0
 80026a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a8:	193b      	adds	r3, r7, r4
 80026aa:	2200      	movs	r2, #0
 80026ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ae:	193a      	adds	r2, r7, r4
 80026b0:	23a0      	movs	r3, #160	; 0xa0
 80026b2:	05db      	lsls	r3, r3, #23
 80026b4:	0011      	movs	r1, r2
 80026b6:	0018      	movs	r0, r3
 80026b8:	f001 fe36 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UV_IN_Pin;
 80026bc:	193b      	adds	r3, r7, r4
 80026be:	2204      	movs	r2, #4
 80026c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80026c2:	193b      	adds	r3, r7, r4
 80026c4:	4a39      	ldr	r2, [pc, #228]	; (80027ac <MX_GPIO_Init+0x1f8>)
 80026c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c8:	193b      	adds	r3, r7, r4
 80026ca:	2200      	movs	r2, #0
 80026cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(UV_IN_GPIO_Port, &GPIO_InitStruct);
 80026ce:	193a      	adds	r2, r7, r4
 80026d0:	23a0      	movs	r3, #160	; 0xa0
 80026d2:	05db      	lsls	r3, r3, #23
 80026d4:	0011      	movs	r1, r2
 80026d6:	0018      	movs	r0, r3
 80026d8:	f001 fe26 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LAMP2_IN_Pin|LAMP1_IN_Pin;
 80026dc:	193b      	adds	r3, r7, r4
 80026de:	2282      	movs	r2, #130	; 0x82
 80026e0:	0092      	lsls	r2, r2, #2
 80026e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80026e4:	193b      	adds	r3, r7, r4
 80026e6:	4a32      	ldr	r2, [pc, #200]	; (80027b0 <MX_GPIO_Init+0x1fc>)
 80026e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ea:	193b      	adds	r3, r7, r4
 80026ec:	2200      	movs	r2, #0
 80026ee:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026f0:	193a      	adds	r2, r7, r4
 80026f2:	23a0      	movs	r3, #160	; 0xa0
 80026f4:	05db      	lsls	r3, r3, #23
 80026f6:	0011      	movs	r1, r2
 80026f8:	0018      	movs	r0, r3
 80026fa:	f001 fe15 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DIP_IN1_Pin|DIP_IN2_Pin;
 80026fe:	193b      	adds	r3, r7, r4
 8002700:	2260      	movs	r2, #96	; 0x60
 8002702:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002704:	193b      	adds	r3, r7, r4
 8002706:	2200      	movs	r2, #0
 8002708:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270a:	193b      	adds	r3, r7, r4
 800270c:	2200      	movs	r2, #0
 800270e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002710:	193a      	adds	r2, r7, r4
 8002712:	23a0      	movs	r3, #160	; 0xa0
 8002714:	05db      	lsls	r3, r3, #23
 8002716:	0011      	movs	r1, r2
 8002718:	0018      	movs	r0, r3
 800271a:	f001 fe05 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LAMP1_OUTA_Pin;
 800271e:	193b      	adds	r3, r7, r4
 8002720:	2240      	movs	r2, #64	; 0x40
 8002722:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002724:	193b      	adds	r3, r7, r4
 8002726:	2201      	movs	r2, #1
 8002728:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272a:	193b      	adds	r3, r7, r4
 800272c:	2200      	movs	r2, #0
 800272e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002730:	193b      	adds	r3, r7, r4
 8002732:	2200      	movs	r2, #0
 8002734:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LAMP1_OUTA_GPIO_Port, &GPIO_InitStruct);
 8002736:	193b      	adds	r3, r7, r4
 8002738:	4a1a      	ldr	r2, [pc, #104]	; (80027a4 <MX_GPIO_Init+0x1f0>)
 800273a:	0019      	movs	r1, r3
 800273c:	0010      	movs	r0, r2
 800273e:	f001 fdf3 	bl	8004328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIRLINK_Pin;
 8002742:	0021      	movs	r1, r4
 8002744:	187b      	adds	r3, r7, r1
 8002746:	2280      	movs	r2, #128	; 0x80
 8002748:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800274a:	187b      	adds	r3, r7, r1
 800274c:	4a19      	ldr	r2, [pc, #100]	; (80027b4 <MX_GPIO_Init+0x200>)
 800274e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002750:	187b      	adds	r3, r7, r1
 8002752:	2200      	movs	r2, #0
 8002754:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DIRLINK_GPIO_Port, &GPIO_InitStruct);
 8002756:	187b      	adds	r3, r7, r1
 8002758:	4a12      	ldr	r2, [pc, #72]	; (80027a4 <MX_GPIO_Init+0x1f0>)
 800275a:	0019      	movs	r1, r3
 800275c:	0010      	movs	r0, r2
 800275e:	f001 fde3 	bl	8004328 <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PC14);
 8002762:	4b15      	ldr	r3, [pc, #84]	; (80027b8 <MX_GPIO_Init+0x204>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	4b14      	ldr	r3, [pc, #80]	; (80027b8 <MX_GPIO_Init+0x204>)
 8002768:	2180      	movs	r1, #128	; 0x80
 800276a:	0449      	lsls	r1, r1, #17
 800276c:	430a      	orrs	r2, r1
 800276e:	601a      	str	r2, [r3, #0]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8002770:	2200      	movs	r2, #0
 8002772:	2100      	movs	r1, #0
 8002774:	2006      	movs	r0, #6
 8002776:	f001 fd95 	bl	80042a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800277a:	2006      	movs	r0, #6
 800277c:	f001 fda7 	bl	80042ce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002780:	2200      	movs	r2, #0
 8002782:	2100      	movs	r1, #0
 8002784:	2007      	movs	r0, #7
 8002786:	f001 fd8d 	bl	80042a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800278a:	2007      	movs	r0, #7
 800278c:	f001 fd9f 	bl	80042ce <HAL_NVIC_EnableIRQ>

}
 8002790:	46c0      	nop			; (mov r8, r8)
 8002792:	46bd      	mov	sp, r7
 8002794:	b00b      	add	sp, #44	; 0x2c
 8002796:	bd90      	pop	{r4, r7, pc}
 8002798:	40021000 	.word	0x40021000
 800279c:	50000800 	.word	0x50000800
 80027a0:	00000583 	.word	0x00000583
 80027a4:	50000400 	.word	0x50000400
 80027a8:	50001400 	.word	0x50001400
 80027ac:	10210000 	.word	0x10210000
 80027b0:	10310000 	.word	0x10310000
 80027b4:	10110000 	.word	0x10110000
 80027b8:	40010000 	.word	0x40010000

080027bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027be:	b0d7      	sub	sp, #348	; 0x15c
 80027c0:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 80027c2:	f001 fbf0 	bl	8003fa6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027c6:	f000 fce1 	bl	800318c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027ca:	f7ff fef3 	bl	80025b4 <MX_GPIO_Init>
  MX_TIM1_Init();
 80027ce:	f001 f9cf 	bl	8003b70 <MX_TIM1_Init>
  MX_TIM14_Init();
 80027d2:	f001 faaf 	bl	8003d34 <MX_TIM14_Init>
  MX_TIM3_Init();
 80027d6:	f001 fa25 	bl	8003c24 <MX_TIM3_Init>
  MX_TIM17_Init();
 80027da:	f001 faf7 	bl	8003dcc <MX_TIM17_Init>
  MX_TIM16_Init();
 80027de:	f001 facd 	bl	8003d7c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  /**************************************************************************/
  general_clock.counts = 0;
 80027e2:	49e4      	ldr	r1, [pc, #912]	; (8002b74 <main+0x3b8>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	2300      	movs	r3, #0
 80027e8:	600a      	str	r2, [r1, #0]
 80027ea:	604b      	str	r3, [r1, #4]
  general_clock.msec = 0;
 80027ec:	4be1      	ldr	r3, [pc, #900]	; (8002b74 <main+0x3b8>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	609a      	str	r2, [r3, #8]

  //DIP SWITCH SETUP
  //----------------------------------------------------------------------------
  switch_selector_t switch_selector;
  switch_selector_gpio_t switch_selector_gpio[2];//We can use malloc also
  switch_selector_gpio[0].port = DIP_IN1_GPIO_Port;
 80027f2:	218e      	movs	r1, #142	; 0x8e
 80027f4:	0049      	lsls	r1, r1, #1
 80027f6:	187b      	adds	r3, r7, r1
 80027f8:	22a0      	movs	r2, #160	; 0xa0
 80027fa:	05d2      	lsls	r2, r2, #23
 80027fc:	601a      	str	r2, [r3, #0]
  switch_selector_gpio[0].pin = DIP_IN1_Pin;
 80027fe:	187b      	adds	r3, r7, r1
 8002800:	2220      	movs	r2, #32
 8002802:	809a      	strh	r2, [r3, #4]
  switch_selector_gpio[1].port = DIP_IN2_GPIO_Port;
 8002804:	187b      	adds	r3, r7, r1
 8002806:	22a0      	movs	r2, #160	; 0xa0
 8002808:	05d2      	lsls	r2, r2, #23
 800280a:	609a      	str	r2, [r3, #8]
  switch_selector_gpio[1].pin = DIP_IN2_Pin;
 800280c:	187b      	adds	r3, r7, r1
 800280e:	2240      	movs	r2, #64	; 0x40
 8002810:	819a      	strh	r2, [r3, #12]

  switch_selector_setup(&switch_selector, switch_selector_gpio, 2);
 8002812:	1879      	adds	r1, r7, r1
 8002814:	2496      	movs	r4, #150	; 0x96
 8002816:	0064      	lsls	r4, r4, #1
 8002818:	193b      	adds	r3, r7, r4
 800281a:	2202      	movs	r2, #2
 800281c:	0018      	movs	r0, r3
 800281e:	f7ff f8ba 	bl	8001996 <switch_selector_setup>

  //MOTION SENSOR SETUP
  //----------------------------------------------------------------------------

  switch(switch_selector.value)
 8002822:	193b      	adds	r3, r7, r4
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	2b03      	cmp	r3, #3
 8002828:	d01e      	beq.n	8002868 <main+0xac>
 800282a:	d825      	bhi.n	8002878 <main+0xbc>
 800282c:	2b02      	cmp	r3, #2
 800282e:	d013      	beq.n	8002858 <main+0x9c>
 8002830:	d822      	bhi.n	8002878 <main+0xbc>
 8002832:	2b00      	cmp	r3, #0
 8002834:	d002      	beq.n	800283c <main+0x80>
 8002836:	2b01      	cmp	r3, #1
 8002838:	d007      	beq.n	800284a <main+0x8e>
 800283a:	e01d      	b.n	8002878 <main+0xbc>
  {
	case MOTION_SWITCH_MODE_0:
		motion_initial_conf.threshold = OFFICE_MOTION_SENSOR_DETECTION_THRESHOLD;
 800283c:	4bce      	ldr	r3, [pc, #824]	; (8002b78 <main+0x3bc>)
 800283e:	225a      	movs	r2, #90	; 0x5a
 8002840:	701a      	strb	r2, [r3, #0]
		motion_initial_conf.window_time = OFFICE_MOTION_SENSOR_WINDOW;
 8002842:	2200      	movs	r2, #0
 8002844:	4bcc      	ldr	r3, [pc, #816]	; (8002b78 <main+0x3bc>)
 8002846:	70da      	strb	r2, [r3, #3]
	  break;
 8002848:	e018      	b.n	800287c <main+0xc0>
	case MOTION_SWITCH_MODE_1:
		motion_initial_conf.threshold = RESIDENTIAL_MOTION_SENSOR_DETECTION_THRESHOLD;
 800284a:	4bcb      	ldr	r3, [pc, #812]	; (8002b78 <main+0x3bc>)
 800284c:	2232      	movs	r2, #50	; 0x32
 800284e:	701a      	strb	r2, [r3, #0]
		motion_initial_conf.window_time = RESIDENTIAL_MOTION_SENSOR_WINDOW;
 8002850:	2203      	movs	r2, #3
 8002852:	4bc9      	ldr	r3, [pc, #804]	; (8002b78 <main+0x3bc>)
 8002854:	70da      	strb	r2, [r3, #3]
	  break;
 8002856:	e011      	b.n	800287c <main+0xc0>
	case MOTION_SWITCH_MODE_2:
		motion_initial_conf.threshold = RESIDENTIAL_MOTION_SENSOR_DETECTION_THRESHOLD;
 8002858:	4bc7      	ldr	r3, [pc, #796]	; (8002b78 <main+0x3bc>)
 800285a:	2232      	movs	r2, #50	; 0x32
 800285c:	701a      	strb	r2, [r3, #0]
		motion_initial_conf.window_time = RESIDENTIAL_MOTION_SENSOR_WINDOW;
 800285e:	2203      	movs	r2, #3
 8002860:	4bc5      	ldr	r3, [pc, #788]	; (8002b78 <main+0x3bc>)
 8002862:	70da      	strb	r2, [r3, #3]
		//do nothing
		__NOP();
 8002864:	46c0      	nop			; (mov r8, r8)
		break;
 8002866:	e009      	b.n	800287c <main+0xc0>
	case MOTION_SWITCH_MODE_3:
		//do nothing
		motion_initial_conf.threshold = RESIDENTIAL_MOTION_SENSOR_DETECTION_THRESHOLD;
 8002868:	4bc3      	ldr	r3, [pc, #780]	; (8002b78 <main+0x3bc>)
 800286a:	2232      	movs	r2, #50	; 0x32
 800286c:	701a      	strb	r2, [r3, #0]
		motion_initial_conf.window_time = RESIDENTIAL_MOTION_SENSOR_WINDOW;
 800286e:	2203      	movs	r2, #3
 8002870:	4bc1      	ldr	r3, [pc, #772]	; (8002b78 <main+0x3bc>)
 8002872:	70da      	strb	r2, [r3, #3]
		__NOP();
 8002874:	46c0      	nop			; (mov r8, r8)
		break;
 8002876:	e001      	b.n	800287c <main+0xc0>
	default:
		//do nothing
		__NOP();
 8002878:	46c0      	nop			; (mov r8, r8)
	  break;
 800287a:	46c0      	nop			; (mov r8, r8)
  }

  //Good initial conf.
  motion_initial_conf.blind_time = PYD1598_BT_0_5_SEC;
 800287c:	4bbe      	ldr	r3, [pc, #760]	; (8002b78 <main+0x3bc>)
 800287e:	2200      	movs	r2, #0
 8002880:	705a      	strb	r2, [r3, #1]
  motion_initial_conf.count_mode = PYD1598_COUNT_MODE_NO_BPF_SIGN_CHANGE;
 8002882:	4bbd      	ldr	r3, [pc, #756]	; (8002b78 <main+0x3bc>)
 8002884:	2200      	movs	r2, #0
 8002886:	71da      	strb	r2, [r3, #7]
  motion_initial_conf.hpf_cutoff = PYD1598_HPF_0_2HZ;
 8002888:	4bbb      	ldr	r3, [pc, #748]	; (8002b78 <main+0x3bc>)
 800288a:	2201      	movs	r2, #1
 800288c:	719a      	strb	r2, [r3, #6]
  motion_initial_conf.op_mode = PYD1598_WAKE_UP;
 800288e:	4bba      	ldr	r3, [pc, #744]	; (8002b78 <main+0x3bc>)
 8002890:	2202      	movs	r2, #2
 8002892:	711a      	strb	r2, [r3, #4]
  motion_initial_conf.pulse_counter = PYD1598_PC_2_PULSES;
 8002894:	4bb8      	ldr	r3, [pc, #736]	; (8002b78 <main+0x3bc>)
 8002896:	2201      	movs	r2, #1
 8002898:	709a      	strb	r2, [r3, #2]
  motion_initial_conf.signal_source = PYD1598_SOURCE_PIR_BFP;
 800289a:	4bb7      	ldr	r3, [pc, #732]	; (8002b78 <main+0x3bc>)
 800289c:	2200      	movs	r2, #0
 800289e:	715a      	strb	r2, [r3, #5]

  //Hardware assignation:
  pyd1598_hardware_interface_t setin_pin;
  pyd1598_hardware_interface_t direct_link_pin;

  setin_pin.pin = SERIN_Pin;
 80028a0:	218a      	movs	r1, #138	; 0x8a
 80028a2:	0049      	lsls	r1, r1, #1
 80028a4:	187b      	adds	r3, r7, r1
 80028a6:	2280      	movs	r2, #128	; 0x80
 80028a8:	01d2      	lsls	r2, r2, #7
 80028aa:	809a      	strh	r2, [r3, #4]
  setin_pin.port = SERIN_GPIO_Port;
 80028ac:	187b      	adds	r3, r7, r1
 80028ae:	4ab3      	ldr	r2, [pc, #716]	; (8002b7c <main+0x3c0>)
 80028b0:	601a      	str	r2, [r3, #0]
  setin_pin.irq_type = EXTI4_15_IRQn;
 80028b2:	187b      	adds	r3, r7, r1
 80028b4:	2207      	movs	r2, #7
 80028b6:	719a      	strb	r2, [r3, #6]
  direct_link_pin.pin = DIRLINK_Pin;
 80028b8:	2086      	movs	r0, #134	; 0x86
 80028ba:	0040      	lsls	r0, r0, #1
 80028bc:	183b      	adds	r3, r7, r0
 80028be:	2280      	movs	r2, #128	; 0x80
 80028c0:	809a      	strh	r2, [r3, #4]
  direct_link_pin.port = DIRLINK_GPIO_Port;
 80028c2:	183b      	adds	r3, r7, r0
 80028c4:	4aae      	ldr	r2, [pc, #696]	; (8002b80 <main+0x3c4>)
 80028c6:	601a      	str	r2, [r3, #0]
  direct_link_pin.irq_type = EXTI4_15_IRQn;
 80028c8:	183b      	adds	r3, r7, r0
 80028ca:	2207      	movs	r2, #7
 80028cc:	719a      	strb	r2, [r3, #6]

  pyd1598_setup(&motion_sensor, motion_initial_conf, setin_pin, direct_link_pin);
 80028ce:	187b      	adds	r3, r7, r1
 80028d0:	4aa9      	ldr	r2, [pc, #676]	; (8002b78 <main+0x3bc>)
 80028d2:	4cac      	ldr	r4, [pc, #688]	; (8002b84 <main+0x3c8>)
 80028d4:	1838      	adds	r0, r7, r0
 80028d6:	2104      	movs	r1, #4
 80028d8:	4469      	add	r1, sp
 80028da:	c860      	ldmia	r0!, {r5, r6}
 80028dc:	c160      	stmia	r1!, {r5, r6}
 80028de:	4669      	mov	r1, sp
 80028e0:	6858      	ldr	r0, [r3, #4]
 80028e2:	6008      	str	r0, [r1, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6811      	ldr	r1, [r2, #0]
 80028e8:	6852      	ldr	r2, [r2, #4]
 80028ea:	0020      	movs	r0, r4
 80028ec:	f7fe f878 	bl	80009e0 <pyd1598_setup>

//  pyd1598_serin_set_zero_pulse(setin_pin);
  HAL_Delay(1000);
 80028f0:	23fa      	movs	r3, #250	; 0xfa
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	0018      	movs	r0, r3
 80028f6:	f001 fbd3 	bl	80040a0 <HAL_Delay>

  pyd1598_request_write(&motion_sensor);
 80028fa:	4ba2      	ldr	r3, [pc, #648]	; (8002b84 <main+0x3c8>)
 80028fc:	0018      	movs	r0, r3
 80028fe:	f7fe fa93 	bl	8000e28 <pyd1598_request_write>
  relay_t light_1;
  relay_t light_2;
  relay_t light_uv;
#endif	//LIGHT_AS_ACTUATOR

  deadline.msec = 80;
 8002902:	4ba1      	ldr	r3, [pc, #644]	; (8002b88 <main+0x3cc>)
 8002904:	2250      	movs	r2, #80	; 0x50
 8002906:	609a      	str	r2, [r3, #8]
  deadline_timer_setup(&deadline_timer_light_1, deadline);
 8002908:	4c9f      	ldr	r4, [pc, #636]	; (8002b88 <main+0x3cc>)
 800290a:	4da0      	ldr	r5, [pc, #640]	; (8002b8c <main+0x3d0>)
 800290c:	466b      	mov	r3, sp
 800290e:	0018      	movs	r0, r3
 8002910:	0023      	movs	r3, r4
 8002912:	3308      	adds	r3, #8
 8002914:	2210      	movs	r2, #16
 8002916:	0019      	movs	r1, r3
 8002918:	f003 fca6 	bl	8006268 <memcpy>
 800291c:	6822      	ldr	r2, [r4, #0]
 800291e:	6863      	ldr	r3, [r4, #4]
 8002920:	0028      	movs	r0, r5
 8002922:	f7ff fbdd 	bl	80020e0 <deadline_timer_setup>
  deadline_timer_setup(&deadline_timer_light_2, deadline);
 8002926:	4c98      	ldr	r4, [pc, #608]	; (8002b88 <main+0x3cc>)
 8002928:	4d99      	ldr	r5, [pc, #612]	; (8002b90 <main+0x3d4>)
 800292a:	466b      	mov	r3, sp
 800292c:	0018      	movs	r0, r3
 800292e:	0023      	movs	r3, r4
 8002930:	3308      	adds	r3, #8
 8002932:	2210      	movs	r2, #16
 8002934:	0019      	movs	r1, r3
 8002936:	f003 fc97 	bl	8006268 <memcpy>
 800293a:	6822      	ldr	r2, [r4, #0]
 800293c:	6863      	ldr	r3, [r4, #4]
 800293e:	0028      	movs	r0, r5
 8002940:	f7ff fbce 	bl	80020e0 <deadline_timer_setup>
  deadline_timer_setup(&deadline_timer_uv, deadline);
 8002944:	4c90      	ldr	r4, [pc, #576]	; (8002b88 <main+0x3cc>)
 8002946:	4d93      	ldr	r5, [pc, #588]	; (8002b94 <main+0x3d8>)
 8002948:	466b      	mov	r3, sp
 800294a:	0018      	movs	r0, r3
 800294c:	0023      	movs	r3, r4
 800294e:	3308      	adds	r3, #8
 8002950:	2210      	movs	r2, #16
 8002952:	0019      	movs	r1, r3
 8002954:	f003 fc88 	bl	8006268 <memcpy>
 8002958:	6822      	ldr	r2, [r4, #0]
 800295a:	6863      	ldr	r3, [r4, #4]
 800295c:	0028      	movs	r0, r5
 800295e:	f7ff fbbf 	bl	80020e0 <deadline_timer_setup>
  relay_gpio_t light_2_output_a;
  relay_gpio_t light_2_output_b;
  relay_gpio_t light_uv_output_a;
  relay_gpio_t light_uv_output_b;

  light_1_output_a.pin = LAMP1_OUTA_Pin;
 8002962:	2198      	movs	r1, #152	; 0x98
 8002964:	187b      	adds	r3, r7, r1
 8002966:	2240      	movs	r2, #64	; 0x40
 8002968:	809a      	strh	r2, [r3, #4]
  light_2_output_a.pin = LAMP2_OUTA_Pin;
 800296a:	2588      	movs	r5, #136	; 0x88
 800296c:	197b      	adds	r3, r7, r5
 800296e:	2280      	movs	r2, #128	; 0x80
 8002970:	0052      	lsls	r2, r2, #1
 8002972:	809a      	strh	r2, [r3, #4]
  light_uv_output_a.pin = UV_OUTA_Pin;
 8002974:	2678      	movs	r6, #120	; 0x78
 8002976:	19bb      	adds	r3, r7, r6
 8002978:	2201      	movs	r2, #1
 800297a:	809a      	strh	r2, [r3, #4]
  light_1_output_b.pin = LAMP1_OUTB_Pin;
 800297c:	2090      	movs	r0, #144	; 0x90
 800297e:	183b      	adds	r3, r7, r0
 8002980:	2280      	movs	r2, #128	; 0x80
 8002982:	00d2      	lsls	r2, r2, #3
 8002984:	809a      	strh	r2, [r3, #4]
  light_2_output_b.pin = LAMP2_OUTB_Pin;
 8002986:	2480      	movs	r4, #128	; 0x80
 8002988:	193b      	adds	r3, r7, r4
 800298a:	2280      	movs	r2, #128	; 0x80
 800298c:	809a      	strh	r2, [r3, #4]
  light_uv_output_b.pin = UV_OUTB_Pin;
 800298e:	2370      	movs	r3, #112	; 0x70
 8002990:	18fb      	adds	r3, r7, r3
 8002992:	4a81      	ldr	r2, [pc, #516]	; (8002b98 <main+0x3dc>)
 8002994:	809a      	strh	r2, [r3, #4]

  light_1_output_a.port = LAMP1_OUTA_GPIO_Port;
 8002996:	187b      	adds	r3, r7, r1
 8002998:	4a79      	ldr	r2, [pc, #484]	; (8002b80 <main+0x3c4>)
 800299a:	601a      	str	r2, [r3, #0]
  light_2_output_a.port = LAMP2_OUTA_GPIO_Port;
 800299c:	197b      	adds	r3, r7, r5
 800299e:	22a0      	movs	r2, #160	; 0xa0
 80029a0:	05d2      	lsls	r2, r2, #23
 80029a2:	601a      	str	r2, [r3, #0]
  light_uv_output_a.port = UV_OUTA_GPIO_Port;
 80029a4:	19bb      	adds	r3, r7, r6
 80029a6:	22a0      	movs	r2, #160	; 0xa0
 80029a8:	05d2      	lsls	r2, r2, #23
 80029aa:	601a      	str	r2, [r3, #0]
  light_1_output_b.port = LAMP1_OUTB_GPIO_Port;
 80029ac:	183b      	adds	r3, r7, r0
 80029ae:	22a0      	movs	r2, #160	; 0xa0
 80029b0:	05d2      	lsls	r2, r2, #23
 80029b2:	601a      	str	r2, [r3, #0]
  light_2_output_b.port = LAMP2_OUTB_GPIO_Port;
 80029b4:	193b      	adds	r3, r7, r4
 80029b6:	22a0      	movs	r2, #160	; 0xa0
 80029b8:	05d2      	lsls	r2, r2, #23
 80029ba:	601a      	str	r2, [r3, #0]
  light_uv_output_b.port = UV_OUTB_GPIO_Port;
 80029bc:	2370      	movs	r3, #112	; 0x70
 80029be:	18fb      	adds	r3, r7, r3
 80029c0:	4a6e      	ldr	r2, [pc, #440]	; (8002b7c <main+0x3c0>)
 80029c2:	601a      	str	r2, [r3, #0]

  relay_setup(&light_1, light_1_output_a, light_1_output_b);
 80029c4:	183b      	adds	r3, r7, r0
 80029c6:	187a      	adds	r2, r7, r1
 80029c8:	21e8      	movs	r1, #232	; 0xe8
 80029ca:	187c      	adds	r4, r7, r1
 80029cc:	4669      	mov	r1, sp
 80029ce:	6858      	ldr	r0, [r3, #4]
 80029d0:	6008      	str	r0, [r1, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	6811      	ldr	r1, [r2, #0]
 80029d6:	6852      	ldr	r2, [r2, #4]
 80029d8:	0020      	movs	r0, r4
 80029da:	f7fe fe19 	bl	8001610 <relay_setup>
  relay_setup(&light_2, light_2_output_a, light_2_output_b);
 80029de:	2480      	movs	r4, #128	; 0x80
 80029e0:	193b      	adds	r3, r7, r4
 80029e2:	197a      	adds	r2, r7, r5
 80029e4:	21c4      	movs	r1, #196	; 0xc4
 80029e6:	187c      	adds	r4, r7, r1
 80029e8:	4669      	mov	r1, sp
 80029ea:	6858      	ldr	r0, [r3, #4]
 80029ec:	6008      	str	r0, [r1, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	6811      	ldr	r1, [r2, #0]
 80029f2:	6852      	ldr	r2, [r2, #4]
 80029f4:	0020      	movs	r0, r4
 80029f6:	f7fe fe0b 	bl	8001610 <relay_setup>
  relay_setup(&light_uv, light_uv_output_a, light_uv_output_b);
 80029fa:	2370      	movs	r3, #112	; 0x70
 80029fc:	18fb      	adds	r3, r7, r3
 80029fe:	19ba      	adds	r2, r7, r6
 8002a00:	21a0      	movs	r1, #160	; 0xa0
 8002a02:	187c      	adds	r4, r7, r1
 8002a04:	4669      	mov	r1, sp
 8002a06:	6858      	ldr	r0, [r3, #4]
 8002a08:	6008      	str	r0, [r1, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6811      	ldr	r1, [r2, #0]
 8002a0e:	6852      	ldr	r2, [r2, #4]
 8002a10:	0020      	movs	r0, r4
 8002a12:	f7fe fdfd 	bl	8001610 <relay_setup>

  //BUTTONS SETUP
  //----------------------------------------------------------------------------

  //timers config:
  timer_buttons.msec = 1;
 8002a16:	4b61      	ldr	r3, [pc, #388]	; (8002b9c <main+0x3e0>)
 8002a18:	2201      	movs	r2, #1
 8002a1a:	609a      	str	r2, [r3, #8]
  deadline_timer_setup(&deadline_buttons, timer_buttons);
 8002a1c:	4c5f      	ldr	r4, [pc, #380]	; (8002b9c <main+0x3e0>)
 8002a1e:	4d60      	ldr	r5, [pc, #384]	; (8002ba0 <main+0x3e4>)
 8002a20:	466b      	mov	r3, sp
 8002a22:	0018      	movs	r0, r3
 8002a24:	0023      	movs	r3, r4
 8002a26:	3308      	adds	r3, #8
 8002a28:	2210      	movs	r2, #16
 8002a2a:	0019      	movs	r1, r3
 8002a2c:	f003 fc1c 	bl	8006268 <memcpy>
 8002a30:	6822      	ldr	r2, [r4, #0]
 8002a32:	6863      	ldr	r3, [r4, #4]
 8002a34:	0028      	movs	r0, r5
 8002a36:	f7ff fb53 	bl	80020e0 <deadline_timer_setup>

  //Hardware assignation:
  button_gpio_t button_input;
  button_input.pin = LAMP1_IN_Pin;
 8002a3a:	2168      	movs	r1, #104	; 0x68
 8002a3c:	187b      	adds	r3, r7, r1
 8002a3e:	2280      	movs	r2, #128	; 0x80
 8002a40:	0092      	lsls	r2, r2, #2
 8002a42:	809a      	strh	r2, [r3, #4]
  button_input.port = LAMP1_IN_GPIO_Port;
 8002a44:	187b      	adds	r3, r7, r1
 8002a46:	22a0      	movs	r2, #160	; 0xa0
 8002a48:	05d2      	lsls	r2, r2, #23
 8002a4a:	601a      	str	r2, [r3, #0]
  button_setup(&button_light_1, button_input);
 8002a4c:	000c      	movs	r4, r1
 8002a4e:	187b      	adds	r3, r7, r1
 8002a50:	4854      	ldr	r0, [pc, #336]	; (8002ba4 <main+0x3e8>)
 8002a52:	6819      	ldr	r1, [r3, #0]
 8002a54:	685a      	ldr	r2, [r3, #4]
 8002a56:	f7fd fd65 	bl	8000524 <button_setup>

  button_input.pin = LAMP2_IN_Pin;
 8002a5a:	0021      	movs	r1, r4
 8002a5c:	187b      	adds	r3, r7, r1
 8002a5e:	2208      	movs	r2, #8
 8002a60:	809a      	strh	r2, [r3, #4]
  button_input.port = LAMP2_IN_GPIO_Port;
 8002a62:	187b      	adds	r3, r7, r1
 8002a64:	22a0      	movs	r2, #160	; 0xa0
 8002a66:	05d2      	lsls	r2, r2, #23
 8002a68:	601a      	str	r2, [r3, #0]
  button_setup(&button_light_2, button_input);
 8002a6a:	000c      	movs	r4, r1
 8002a6c:	187b      	adds	r3, r7, r1
 8002a6e:	484e      	ldr	r0, [pc, #312]	; (8002ba8 <main+0x3ec>)
 8002a70:	6819      	ldr	r1, [r3, #0]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	f7fd fd56 	bl	8000524 <button_setup>

  button_input.pin = UV_IN_Pin;
 8002a78:	0021      	movs	r1, r4
 8002a7a:	187b      	adds	r3, r7, r1
 8002a7c:	2204      	movs	r2, #4
 8002a7e:	809a      	strh	r2, [r3, #4]
  button_input.port = UV_IN_GPIO_Port;
 8002a80:	187b      	adds	r3, r7, r1
 8002a82:	22a0      	movs	r2, #160	; 0xa0
 8002a84:	05d2      	lsls	r2, r2, #23
 8002a86:	601a      	str	r2, [r3, #0]
  button_setup(&button_uv, button_input);
 8002a88:	187b      	adds	r3, r7, r1
 8002a8a:	4848      	ldr	r0, [pc, #288]	; (8002bac <main+0x3f0>)
 8002a8c:	6819      	ldr	r1, [r3, #0]
 8002a8e:	685a      	ldr	r2, [r3, #4]
 8002a90:	f7fd fd48 	bl	8000524 <button_setup>
  //----------------------------------------------------------------------------
  led_signal_t signal_led;
  led_signal_gpio_t signal_led_gpio;
  deadline_timer_expired_t indicator_timer_expired;

  signal_led_gpio.pin = LED_Pin;
 8002a94:	2154      	movs	r1, #84	; 0x54
 8002a96:	187b      	adds	r3, r7, r1
 8002a98:	2202      	movs	r2, #2
 8002a9a:	809a      	strh	r2, [r3, #4]
  signal_led_gpio.port = LED_GPIO_Port;
 8002a9c:	187b      	adds	r3, r7, r1
 8002a9e:	22a0      	movs	r2, #160	; 0xa0
 8002aa0:	05d2      	lsls	r2, r2, #23
 8002aa2:	601a      	str	r2, [r3, #0]
  led_signal_setup(&signal_led, signal_led_gpio);
 8002aa4:	187b      	adds	r3, r7, r1
 8002aa6:	265c      	movs	r6, #92	; 0x5c
 8002aa8:	19b8      	adds	r0, r7, r6
 8002aaa:	6819      	ldr	r1, [r3, #0]
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	f7fd fe2e 	bl	800070e <led_signal_setup>
  deadline.msec = 500;
 8002ab2:	4b35      	ldr	r3, [pc, #212]	; (8002b88 <main+0x3cc>)
 8002ab4:	22fa      	movs	r2, #250	; 0xfa
 8002ab6:	0052      	lsls	r2, r2, #1
 8002ab8:	609a      	str	r2, [r3, #8]
  deadline.sec = 0;
 8002aba:	4b33      	ldr	r3, [pc, #204]	; (8002b88 <main+0x3cc>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	60da      	str	r2, [r3, #12]

  deadline_timer_setup(&deadline_led_indicator, deadline);
 8002ac0:	4c31      	ldr	r4, [pc, #196]	; (8002b88 <main+0x3cc>)
 8002ac2:	4d3b      	ldr	r5, [pc, #236]	; (8002bb0 <main+0x3f4>)
 8002ac4:	466b      	mov	r3, sp
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	0023      	movs	r3, r4
 8002aca:	3308      	adds	r3, #8
 8002acc:	2210      	movs	r2, #16
 8002ace:	0019      	movs	r1, r3
 8002ad0:	f003 fbca 	bl	8006268 <memcpy>
 8002ad4:	6822      	ldr	r2, [r4, #0]
 8002ad6:	6863      	ldr	r3, [r4, #4]
 8002ad8:	0028      	movs	r0, r5
 8002ada:	f7ff fb01 	bl	80020e0 <deadline_timer_setup>

  led_signal_type_selector(&signal_led, LED_SIGNAL_SOLID);
 8002ade:	19bb      	adds	r3, r7, r6
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	f7fd fe58 	bl	8000798 <led_signal_type_selector>
     * MOTION_SWITCH_MODE_0	=	OFFFICE
     * MOTION_SWITCH_MODE_1	=	RESIDENTIAL
     * MOTION_SWITCH_MODE_2	=
     * */
    //timers config:
    switch(switch_selector.value)
 8002ae8:	2396      	movs	r3, #150	; 0x96
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	18fb      	adds	r3, r7, r3
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	2b03      	cmp	r3, #3
 8002af2:	d100      	bne.n	8002af6 <main+0x33a>
 8002af4:	e070      	b.n	8002bd8 <main+0x41c>
 8002af6:	d900      	bls.n	8002afa <main+0x33e>
 8002af8:	e080      	b.n	8002bfc <main+0x440>
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d028      	beq.n	8002b50 <main+0x394>
 8002afe:	d900      	bls.n	8002b02 <main+0x346>
 8002b00:	e07c      	b.n	8002bfc <main+0x440>
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d002      	beq.n	8002b0c <main+0x350>
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d011      	beq.n	8002b2e <main+0x372>
 8002b0a:	e077      	b.n	8002bfc <main+0x440>
    {
      case MOTION_SWITCH_MODE_0:
    	  timer_motion_light_1.msec = OFFICE_LAMP1_ON_TIME_MS;
 8002b0c:	4b29      	ldr	r3, [pc, #164]	; (8002bb4 <main+0x3f8>)
 8002b0e:	4a2a      	ldr	r2, [pc, #168]	; (8002bb8 <main+0x3fc>)
 8002b10:	609a      	str	r2, [r3, #8]
    	  timer_motion_light_2.msec = OFFICE_LAMP2_ON_TIME_MS;
 8002b12:	4b2a      	ldr	r3, [pc, #168]	; (8002bbc <main+0x400>)
 8002b14:	4a28      	ldr	r2, [pc, #160]	; (8002bb8 <main+0x3fc>)
 8002b16:	609a      	str	r2, [r3, #8]
    	  timer_motion_uv_safe.msec = OFFICE_LAMP_UV_SAFETY_TIME_MS;
 8002b18:	4b29      	ldr	r3, [pc, #164]	; (8002bc0 <main+0x404>)
 8002b1a:	22e1      	movs	r2, #225	; 0xe1
 8002b1c:	0092      	lsls	r2, r2, #2
 8002b1e:	609a      	str	r2, [r3, #8]
    	  timer_motion_uv.msec = OFFICE_LAMP_UV_ON_TIME_MS;
 8002b20:	4b28      	ldr	r3, [pc, #160]	; (8002bc4 <main+0x408>)
 8002b22:	4a29      	ldr	r2, [pc, #164]	; (8002bc8 <main+0x40c>)
 8002b24:	609a      	str	r2, [r3, #8]
    	  timer_motion_uv_timeout.msec = OFFICE_LAMP_UV_TIMEOUT_MS;
 8002b26:	4b29      	ldr	r3, [pc, #164]	; (8002bcc <main+0x410>)
 8002b28:	4a29      	ldr	r2, [pc, #164]	; (8002bd0 <main+0x414>)
 8002b2a:	609a      	str	r2, [r3, #8]
    	  break;
 8002b2c:	e068      	b.n	8002c00 <main+0x444>
      case MOTION_SWITCH_MODE_1:
    	  timer_motion_light_1.msec = RESIDENTIAL_LAMP1_ON_TIME_MS;
 8002b2e:	4b21      	ldr	r3, [pc, #132]	; (8002bb4 <main+0x3f8>)
 8002b30:	4a27      	ldr	r2, [pc, #156]	; (8002bd0 <main+0x414>)
 8002b32:	609a      	str	r2, [r3, #8]
		  timer_motion_light_2.msec = RESIDENTIAL_LAMP2_ON_TIME_MS;
 8002b34:	4b21      	ldr	r3, [pc, #132]	; (8002bbc <main+0x400>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	609a      	str	r2, [r3, #8]
		  timer_motion_uv_safe.msec = RESIDENTIAL_LAMP_UV_SAFETY_TIME_MS;
 8002b3a:	4b21      	ldr	r3, [pc, #132]	; (8002bc0 <main+0x404>)
 8002b3c:	22e1      	movs	r2, #225	; 0xe1
 8002b3e:	0092      	lsls	r2, r2, #2
 8002b40:	609a      	str	r2, [r3, #8]
		  timer_motion_uv.msec = RESIDENTIAL_LAMP_UV_ON_TIME_MS;
 8002b42:	4b20      	ldr	r3, [pc, #128]	; (8002bc4 <main+0x408>)
 8002b44:	4a22      	ldr	r2, [pc, #136]	; (8002bd0 <main+0x414>)
 8002b46:	609a      	str	r2, [r3, #8]
		  timer_motion_uv_timeout.msec = RESIDENTIAL_LAMP_UV_TIMEOUT_MS;
 8002b48:	4b20      	ldr	r3, [pc, #128]	; (8002bcc <main+0x410>)
 8002b4a:	4a22      	ldr	r2, [pc, #136]	; (8002bd4 <main+0x418>)
 8002b4c:	609a      	str	r2, [r3, #8]
    	  break;
 8002b4e:	e057      	b.n	8002c00 <main+0x444>
      case MOTION_SWITCH_MODE_2:
    	  timer_motion_light_1.msec = RESIDENTIAL_LAMP1_ON_TIME_MS;
 8002b50:	4b18      	ldr	r3, [pc, #96]	; (8002bb4 <main+0x3f8>)
 8002b52:	4a1f      	ldr	r2, [pc, #124]	; (8002bd0 <main+0x414>)
 8002b54:	609a      	str	r2, [r3, #8]
		  timer_motion_light_2.msec = RESIDENTIAL_LAMP2_ON_TIME_MS;
 8002b56:	4b19      	ldr	r3, [pc, #100]	; (8002bbc <main+0x400>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	609a      	str	r2, [r3, #8]
		  timer_motion_uv_safe.msec = RESIDENTIAL_LAMP_UV_SAFETY_TIME_MS;
 8002b5c:	4b18      	ldr	r3, [pc, #96]	; (8002bc0 <main+0x404>)
 8002b5e:	22e1      	movs	r2, #225	; 0xe1
 8002b60:	0092      	lsls	r2, r2, #2
 8002b62:	609a      	str	r2, [r3, #8]
		  timer_motion_uv.msec = RESIDENTIAL_LAMP_UV_ON_TIME_MS;
 8002b64:	4b17      	ldr	r3, [pc, #92]	; (8002bc4 <main+0x408>)
 8002b66:	4a1a      	ldr	r2, [pc, #104]	; (8002bd0 <main+0x414>)
 8002b68:	609a      	str	r2, [r3, #8]
		  timer_motion_uv_timeout.msec = RESIDENTIAL_LAMP_UV_TIMEOUT_MS;
 8002b6a:	4b18      	ldr	r3, [pc, #96]	; (8002bcc <main+0x410>)
 8002b6c:	4a19      	ldr	r2, [pc, #100]	; (8002bd4 <main+0x418>)
 8002b6e:	609a      	str	r2, [r3, #8]
    	  break;
 8002b70:	e046      	b.n	8002c00 <main+0x444>
 8002b72:	46c0      	nop			; (mov r8, r8)
 8002b74:	20000240 	.word	0x20000240
 8002b78:	200000e8 	.word	0x200000e8
 8002b7c:	50000800 	.word	0x50000800
 8002b80:	50000400 	.word	0x50000400
 8002b84:	20000088 	.word	0x20000088
 8002b88:	200000f0 	.word	0x200000f0
 8002b8c:	20000108 	.word	0x20000108
 8002b90:	20000170 	.word	0x20000170
 8002b94:	200001d8 	.word	0x200001d8
 8002b98:	ffff8000 	.word	0xffff8000
 8002b9c:	200002c0 	.word	0x200002c0
 8002ba0:	20000258 	.word	0x20000258
 8002ba4:	200002d8 	.word	0x200002d8
 8002ba8:	200002f0 	.word	0x200002f0
 8002bac:	20000308 	.word	0x20000308
 8002bb0:	20000328 	.word	0x20000328
 8002bb4:	200003f8 	.word	0x200003f8
 8002bb8:	0000ea60 	.word	0x0000ea60
 8002bbc:	20000480 	.word	0x20000480
 8002bc0:	20000588 	.word	0x20000588
 8002bc4:	20000508 	.word	0x20000508
 8002bc8:	0001d4c0 	.word	0x0001d4c0
 8002bcc:	20000608 	.word	0x20000608
 8002bd0:	00002710 	.word	0x00002710
 8002bd4:	00001388 	.word	0x00001388
      case MOTION_SWITCH_MODE_3:
    	  timer_motion_light_1.msec = RESIDENTIAL_LAMP1_ON_TIME_MS;
 8002bd8:	4be3      	ldr	r3, [pc, #908]	; (8002f68 <main+0x7ac>)
 8002bda:	4ae4      	ldr	r2, [pc, #912]	; (8002f6c <main+0x7b0>)
 8002bdc:	609a      	str	r2, [r3, #8]
		  timer_motion_light_2.msec = RESIDENTIAL_LAMP2_ON_TIME_MS;
 8002bde:	4be4      	ldr	r3, [pc, #912]	; (8002f70 <main+0x7b4>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	609a      	str	r2, [r3, #8]
		  timer_motion_uv_safe.msec = RESIDENTIAL_LAMP_UV_SAFETY_TIME_MS;
 8002be4:	4be3      	ldr	r3, [pc, #908]	; (8002f74 <main+0x7b8>)
 8002be6:	22e1      	movs	r2, #225	; 0xe1
 8002be8:	0092      	lsls	r2, r2, #2
 8002bea:	609a      	str	r2, [r3, #8]
		  timer_motion_uv.msec = RESIDENTIAL_LAMP_UV_ON_TIME_MS;
 8002bec:	4be2      	ldr	r3, [pc, #904]	; (8002f78 <main+0x7bc>)
 8002bee:	4adf      	ldr	r2, [pc, #892]	; (8002f6c <main+0x7b0>)
 8002bf0:	609a      	str	r2, [r3, #8]
		  timer_motion_uv_timeout.msec = RESIDENTIAL_LAMP_UV_TIMEOUT_MS;
 8002bf2:	4be2      	ldr	r3, [pc, #904]	; (8002f7c <main+0x7c0>)
 8002bf4:	4ae2      	ldr	r2, [pc, #904]	; (8002f80 <main+0x7c4>)
 8002bf6:	609a      	str	r2, [r3, #8]
    	  __NOP();
 8002bf8:	46c0      	nop			; (mov r8, r8)
    	  break;
 8002bfa:	e001      	b.n	8002c00 <main+0x444>
      default:
    	  //do nothing
    	  __NOP();
 8002bfc:	46c0      	nop			; (mov r8, r8)
    	  break;
 8002bfe:	46c0      	nop			; (mov r8, r8)
    }

  //Light 1
  deadline_timer_setup(&deadline_motion_light_1, timer_motion_light_1);
 8002c00:	4cd9      	ldr	r4, [pc, #868]	; (8002f68 <main+0x7ac>)
 8002c02:	4de0      	ldr	r5, [pc, #896]	; (8002f84 <main+0x7c8>)
 8002c04:	466b      	mov	r3, sp
 8002c06:	0018      	movs	r0, r3
 8002c08:	0023      	movs	r3, r4
 8002c0a:	3308      	adds	r3, #8
 8002c0c:	2210      	movs	r2, #16
 8002c0e:	0019      	movs	r1, r3
 8002c10:	f003 fb2a 	bl	8006268 <memcpy>
 8002c14:	6822      	ldr	r2, [r4, #0]
 8002c16:	6863      	ldr	r3, [r4, #4]
 8002c18:	0028      	movs	r0, r5
 8002c1a:	f7ff fa61 	bl	80020e0 <deadline_timer_setup>
//  deadline_timer_setup_shared_clock(&deadline_motion_light_1, &general_clock,
//		  	  	  	  	  	  	  	  	  	  timer_motion_light_1);
  light_1_state = MOTION_LIGHT_IDLE;
 8002c1e:	4bda      	ldr	r3, [pc, #872]	; (8002f88 <main+0x7cc>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	701a      	strb	r2, [r3, #0]
  //Light 2
  deadline_timer_setup(&deadline_motion_light_2, timer_motion_light_1);
 8002c24:	4cd0      	ldr	r4, [pc, #832]	; (8002f68 <main+0x7ac>)
 8002c26:	4dd9      	ldr	r5, [pc, #868]	; (8002f8c <main+0x7d0>)
 8002c28:	466b      	mov	r3, sp
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	0023      	movs	r3, r4
 8002c2e:	3308      	adds	r3, #8
 8002c30:	2210      	movs	r2, #16
 8002c32:	0019      	movs	r1, r3
 8002c34:	f003 fb18 	bl	8006268 <memcpy>
 8002c38:	6822      	ldr	r2, [r4, #0]
 8002c3a:	6863      	ldr	r3, [r4, #4]
 8002c3c:	0028      	movs	r0, r5
 8002c3e:	f7ff fa4f 	bl	80020e0 <deadline_timer_setup>
  light_2_state = MOTION_LIGHT_IDLE;
 8002c42:	4bd3      	ldr	r3, [pc, #844]	; (8002f90 <main+0x7d4>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	701a      	strb	r2, [r3, #0]
  //Light UV
  deadline_timer_setup(&deadline_motion_uv, timer_motion_uv);
 8002c48:	4ccb      	ldr	r4, [pc, #812]	; (8002f78 <main+0x7bc>)
 8002c4a:	4dd2      	ldr	r5, [pc, #840]	; (8002f94 <main+0x7d8>)
 8002c4c:	466b      	mov	r3, sp
 8002c4e:	0018      	movs	r0, r3
 8002c50:	0023      	movs	r3, r4
 8002c52:	3308      	adds	r3, #8
 8002c54:	2210      	movs	r2, #16
 8002c56:	0019      	movs	r1, r3
 8002c58:	f003 fb06 	bl	8006268 <memcpy>
 8002c5c:	6822      	ldr	r2, [r4, #0]
 8002c5e:	6863      	ldr	r3, [r4, #4]
 8002c60:	0028      	movs	r0, r5
 8002c62:	f7ff fa3d 	bl	80020e0 <deadline_timer_setup>
  //Light safe UV
  deadline_timer_setup(&deadline_motion_uv_safe, timer_motion_uv_safe);
 8002c66:	4cc3      	ldr	r4, [pc, #780]	; (8002f74 <main+0x7b8>)
 8002c68:	4dcb      	ldr	r5, [pc, #812]	; (8002f98 <main+0x7dc>)
 8002c6a:	466b      	mov	r3, sp
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	0023      	movs	r3, r4
 8002c70:	3308      	adds	r3, #8
 8002c72:	2210      	movs	r2, #16
 8002c74:	0019      	movs	r1, r3
 8002c76:	f003 faf7 	bl	8006268 <memcpy>
 8002c7a:	6822      	ldr	r2, [r4, #0]
 8002c7c:	6863      	ldr	r3, [r4, #4]
 8002c7e:	0028      	movs	r0, r5
 8002c80:	f7ff fa2e 	bl	80020e0 <deadline_timer_setup>
  //Light UV Timeout
  deadline_timer_setup(&deadline_motion_uv_timeout, timer_motion_uv_timeout);
 8002c84:	4cbd      	ldr	r4, [pc, #756]	; (8002f7c <main+0x7c0>)
 8002c86:	4dc5      	ldr	r5, [pc, #788]	; (8002f9c <main+0x7e0>)
 8002c88:	466b      	mov	r3, sp
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	0023      	movs	r3, r4
 8002c8e:	3308      	adds	r3, #8
 8002c90:	2210      	movs	r2, #16
 8002c92:	0019      	movs	r1, r3
 8002c94:	f003 fae8 	bl	8006268 <memcpy>
 8002c98:	6822      	ldr	r2, [r4, #0]
 8002c9a:	6863      	ldr	r3, [r4, #4]
 8002c9c:	0028      	movs	r0, r5
 8002c9e:	f7ff fa1f 	bl	80020e0 <deadline_timer_setup>
  //Light UV Wait Timeout
  deadline.msec = 5000;
 8002ca2:	4bbf      	ldr	r3, [pc, #764]	; (8002fa0 <main+0x7e4>)
 8002ca4:	4ab6      	ldr	r2, [pc, #728]	; (8002f80 <main+0x7c4>)
 8002ca6:	609a      	str	r2, [r3, #8]
  deadline_timer_setup(&deadline_uv_wait_timeout, deadline);
 8002ca8:	4cbd      	ldr	r4, [pc, #756]	; (8002fa0 <main+0x7e4>)
 8002caa:	4dbe      	ldr	r5, [pc, #760]	; (8002fa4 <main+0x7e8>)
 8002cac:	466b      	mov	r3, sp
 8002cae:	0018      	movs	r0, r3
 8002cb0:	0023      	movs	r3, r4
 8002cb2:	3308      	adds	r3, #8
 8002cb4:	2210      	movs	r2, #16
 8002cb6:	0019      	movs	r1, r3
 8002cb8:	f003 fad6 	bl	8006268 <memcpy>
 8002cbc:	6822      	ldr	r2, [r4, #0]
 8002cbe:	6863      	ldr	r3, [r4, #4]
 8002cc0:	0028      	movs	r0, r5
 8002cc2:	f7ff fa0d 	bl	80020e0 <deadline_timer_setup>
  motion_handler_t motion_sensor_hand;
  led_signal_handler_t led_signal_hand;
  nutone_relay_handler_t lights;
  nutone_relay_handler_t fan;

  if(switch_selector.value == MOTION_SWITCH_MODE_3)
 8002cc6:	2396      	movs	r3, #150	; 0x96
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	18fb      	adds	r3, r7, r3
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	2b03      	cmp	r3, #3
 8002cd0:	d16d      	bne.n	8002dae <main+0x5f2>
  {

	  lights.relay = &light_1;
 8002cd2:	4bb5      	ldr	r3, [pc, #724]	; (8002fa8 <main+0x7ec>)
 8002cd4:	259c      	movs	r5, #156	; 0x9c
 8002cd6:	006d      	lsls	r5, r5, #1
 8002cd8:	195b      	adds	r3, r3, r5
 8002cda:	19db      	adds	r3, r3, r7
 8002cdc:	22e8      	movs	r2, #232	; 0xe8
 8002cde:	18ba      	adds	r2, r7, r2
 8002ce0:	601a      	str	r2, [r3, #0]
	  lights.deadline_timer = &deadline_timer_light_1;
 8002ce2:	4bb1      	ldr	r3, [pc, #708]	; (8002fa8 <main+0x7ec>)
 8002ce4:	195b      	adds	r3, r3, r5
 8002ce6:	19db      	adds	r3, r3, r7
 8002ce8:	4ab0      	ldr	r2, [pc, #704]	; (8002fac <main+0x7f0>)
 8002cea:	605a      	str	r2, [r3, #4]
	  fan.relay = &light_2;
 8002cec:	4bb0      	ldr	r3, [pc, #704]	; (8002fb0 <main+0x7f4>)
 8002cee:	195b      	adds	r3, r3, r5
 8002cf0:	19db      	adds	r3, r3, r7
 8002cf2:	22c4      	movs	r2, #196	; 0xc4
 8002cf4:	18ba      	adds	r2, r7, r2
 8002cf6:	601a      	str	r2, [r3, #0]
	  fan.deadline_timer = &deadline_timer_light_2;
 8002cf8:	4bad      	ldr	r3, [pc, #692]	; (8002fb0 <main+0x7f4>)
 8002cfa:	195b      	adds	r3, r3, r5
 8002cfc:	19db      	adds	r3, r3, r7
 8002cfe:	4aad      	ldr	r2, [pc, #692]	; (8002fb4 <main+0x7f8>)
 8002d00:	605a      	str	r2, [r3, #4]

	  nutone_setup(&exhaust_fan, &lights, &fan, &ctrl_timer, &vyv_timeoff);
 8002d02:	4cad      	ldr	r4, [pc, #692]	; (8002fb8 <main+0x7fc>)
 8002d04:	003a      	movs	r2, r7
 8002d06:	2308      	movs	r3, #8
 8002d08:	18f9      	adds	r1, r7, r3
 8002d0a:	2638      	movs	r6, #56	; 0x38
 8002d0c:	19b8      	adds	r0, r7, r6
 8002d0e:	4bab      	ldr	r3, [pc, #684]	; (8002fbc <main+0x800>)
 8002d10:	9300      	str	r3, [sp, #0]
 8002d12:	0023      	movs	r3, r4
 8002d14:	f7fe ff06 	bl	8001b24 <nutone_setup>

	  button_white.button = &button_light_1;
 8002d18:	4ba9      	ldr	r3, [pc, #676]	; (8002fc0 <main+0x804>)
 8002d1a:	0029      	movs	r1, r5
 8002d1c:	185b      	adds	r3, r3, r1
 8002d1e:	19db      	adds	r3, r3, r7
 8002d20:	4aa8      	ldr	r2, [pc, #672]	; (8002fc4 <main+0x808>)
 8002d22:	601a      	str	r2, [r3, #0]
	  button_white.btn_timer = &deadline_buttons;
 8002d24:	4ba6      	ldr	r3, [pc, #664]	; (8002fc0 <main+0x804>)
 8002d26:	185b      	adds	r3, r3, r1
 8002d28:	19db      	adds	r3, r3, r7
 8002d2a:	4aa7      	ldr	r2, [pc, #668]	; (8002fc8 <main+0x80c>)
 8002d2c:	605a      	str	r2, [r3, #4]
	  button_fan.button = &button_light_2;
 8002d2e:	4ba7      	ldr	r3, [pc, #668]	; (8002fcc <main+0x810>)
 8002d30:	185b      	adds	r3, r3, r1
 8002d32:	19db      	adds	r3, r3, r7
 8002d34:	4aa6      	ldr	r2, [pc, #664]	; (8002fd0 <main+0x814>)
 8002d36:	601a      	str	r2, [r3, #0]
	  button_fan.btn_timer = &deadline_buttons;
 8002d38:	4ba4      	ldr	r3, [pc, #656]	; (8002fcc <main+0x810>)
 8002d3a:	185b      	adds	r3, r3, r1
 8002d3c:	19db      	adds	r3, r3, r7
 8002d3e:	4aa2      	ldr	r2, [pc, #648]	; (8002fc8 <main+0x80c>)
 8002d40:	605a      	str	r2, [r3, #4]
	  button_vyv.button = &button_uv;
 8002d42:	4ba4      	ldr	r3, [pc, #656]	; (8002fd4 <main+0x818>)
 8002d44:	185b      	adds	r3, r3, r1
 8002d46:	19db      	adds	r3, r3, r7
 8002d48:	4aa3      	ldr	r2, [pc, #652]	; (8002fd8 <main+0x81c>)
 8002d4a:	601a      	str	r2, [r3, #0]
	  button_vyv.btn_timer = &deadline_buttons;
 8002d4c:	4ba1      	ldr	r3, [pc, #644]	; (8002fd4 <main+0x818>)
 8002d4e:	185b      	adds	r3, r3, r1
 8002d50:	19db      	adds	r3, r3, r7
 8002d52:	4a9d      	ldr	r2, [pc, #628]	; (8002fc8 <main+0x80c>)
 8002d54:	605a      	str	r2, [r3, #4]
	  motion_sensor_hand.motion_sensor = &motion_sensor;
 8002d56:	4ba1      	ldr	r3, [pc, #644]	; (8002fdc <main+0x820>)
 8002d58:	185b      	adds	r3, r3, r1
 8002d5a:	19db      	adds	r3, r3, r7
 8002d5c:	4aa0      	ldr	r2, [pc, #640]	; (8002fe0 <main+0x824>)
 8002d5e:	601a      	str	r2, [r3, #0]

	  led_signal_hand.led_signal = &signal_led;
 8002d60:	4ba0      	ldr	r3, [pc, #640]	; (8002fe4 <main+0x828>)
 8002d62:	185b      	adds	r3, r3, r1
 8002d64:	19db      	adds	r3, r3, r7
 8002d66:	225c      	movs	r2, #92	; 0x5c
 8002d68:	18ba      	adds	r2, r7, r2
 8002d6a:	601a      	str	r2, [r3, #0]
	  led_signal_hand.led_signal_timer = &deadline_led_indicator;
 8002d6c:	4b9d      	ldr	r3, [pc, #628]	; (8002fe4 <main+0x828>)
 8002d6e:	185b      	adds	r3, r3, r1
 8002d70:	19db      	adds	r3, r3, r7
 8002d72:	4a9d      	ldr	r2, [pc, #628]	; (8002fe8 <main+0x82c>)
 8002d74:	605a      	str	r2, [r3, #4]

	  nutone_app_config(&nutone_app_hand, &exhaust_fan, &motion_sensor_hand,
 8002d76:	2330      	movs	r3, #48	; 0x30
 8002d78:	18fc      	adds	r4, r7, r3
 8002d7a:	2318      	movs	r3, #24
 8002d7c:	18fa      	adds	r2, r7, r3
 8002d7e:	19b9      	adds	r1, r7, r6
 8002d80:	489a      	ldr	r0, [pc, #616]	; (8002fec <main+0x830>)
 8002d82:	4b85      	ldr	r3, [pc, #532]	; (8002f98 <main+0x7dc>)
 8002d84:	9307      	str	r3, [sp, #28]
 8002d86:	4b85      	ldr	r3, [pc, #532]	; (8002f9c <main+0x7e0>)
 8002d88:	9306      	str	r3, [sp, #24]
 8002d8a:	4b82      	ldr	r3, [pc, #520]	; (8002f94 <main+0x7d8>)
 8002d8c:	9305      	str	r3, [sp, #20]
 8002d8e:	4b7d      	ldr	r3, [pc, #500]	; (8002f84 <main+0x7c8>)
 8002d90:	9304      	str	r3, [sp, #16]
 8002d92:	4b7e      	ldr	r3, [pc, #504]	; (8002f8c <main+0x7d0>)
 8002d94:	9303      	str	r3, [sp, #12]
 8002d96:	2310      	movs	r3, #16
 8002d98:	18fb      	adds	r3, r7, r3
 8002d9a:	9302      	str	r3, [sp, #8]
 8002d9c:	2320      	movs	r3, #32
 8002d9e:	18fb      	adds	r3, r7, r3
 8002da0:	9301      	str	r3, [sp, #4]
 8002da2:	2328      	movs	r3, #40	; 0x28
 8002da4:	18fb      	adds	r3, r7, r3
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	0023      	movs	r3, r4
 8002daa:	f7fd fa39 	bl	8000220 <nutone_app_config>


  //Start Timers
  //----------------------------------------------------------------------------
	//Start interrupts:
	HAL_TIM_Base_Start_IT(&htim1);
 8002dae:	4b90      	ldr	r3, [pc, #576]	; (8002ff0 <main+0x834>)
 8002db0:	0018      	movs	r0, r3
 8002db2:	f002 f8fb 	bl	8004fac <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim14);//SERIN communication timer
 8002db6:	4b8f      	ldr	r3, [pc, #572]	; (8002ff4 <main+0x838>)
 8002db8:	0018      	movs	r0, r3
 8002dba:	f002 f8f7 	bl	8004fac <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim16);//Used to generate a clock
 8002dbe:	4b8e      	ldr	r3, [pc, #568]	; (8002ff8 <main+0x83c>)
 8002dc0:	0018      	movs	r0, r3
 8002dc2:	f002 f8f3 	bl	8004fac <HAL_TIM_Base_Start_IT>
	//Direct Link communication timer
	HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	2100      	movs	r1, #0
 8002dca:	2016      	movs	r0, #22
 8002dcc:	f001 fa6a 	bl	80042a4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8002dd0:	2016      	movs	r0, #22
 8002dd2:	f001 fa7c 	bl	80042ce <HAL_NVIC_EnableIRQ>
	HAL_TIM_Base_Start_IT(&htim17);
 8002dd6:	4b89      	ldr	r3, [pc, #548]	; (8002ffc <main+0x840>)
 8002dd8:	0018      	movs	r0, r3
 8002dda:	f002 f8e7 	bl	8004fac <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 1);
 8002dde:	2201      	movs	r2, #1
 8002de0:	2100      	movs	r1, #0
 8002de2:	2007      	movs	r0, #7
 8002de4:	f001 fa5e 	bl	80042a4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002de8:	2007      	movs	r0, #7
 8002dea:	f001 fa70 	bl	80042ce <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 8002dee:	2200      	movs	r2, #0
 8002df0:	2103      	movs	r1, #3
 8002df2:	2006      	movs	r0, #6
 8002df4:	f001 fa56 	bl	80042a4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8002df8:	2006      	movs	r0, #6
 8002dfa:	f001 fa68 	bl	80042ce <HAL_NVIC_EnableIRQ>
#ifdef LIGHT_AS_ACTUATOR
  light_ask_off_pulse_fsm(&light_1);
  light_ask_off_pulse_fsm(&light_2);
  light_ask_off_pulse_fsm(&light_uv);
#else //LIGHT_AS_ACTUATOR
  relay_ask_off_pulse_fsm(&light_1);
 8002dfe:	23e8      	movs	r3, #232	; 0xe8
 8002e00:	18fb      	adds	r3, r7, r3
 8002e02:	0018      	movs	r0, r3
 8002e04:	f7fe fc7d 	bl	8001702 <relay_ask_off_pulse_fsm>
  relay_ask_off_pulse_fsm(&light_2);
 8002e08:	23c4      	movs	r3, #196	; 0xc4
 8002e0a:	18fb      	adds	r3, r7, r3
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f7fe fc78 	bl	8001702 <relay_ask_off_pulse_fsm>
  relay_ask_off_pulse_fsm(&light_uv);
 8002e12:	23a0      	movs	r3, #160	; 0xa0
 8002e14:	18fb      	adds	r3, r7, r3
 8002e16:	0018      	movs	r0, r3
 8002e18:	f7fe fc73 	bl	8001702 <relay_ask_off_pulse_fsm>
#endif //LIGHT_AS_ACTUATOR


  uv_state = MOTION_LIGHT_UV_IDLE;
 8002e1c:	4b78      	ldr	r3, [pc, #480]	; (8003000 <main+0x844>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	701a      	strb	r2, [r3, #0]
  abort_uv = MOTION_ABORT_FALSE;
 8002e22:	4b78      	ldr	r3, [pc, #480]	; (8003004 <main+0x848>)
 8002e24:	2201      	movs	r2, #1
 8002e26:	701a      	strb	r2, [r3, #0]
  //Light timeout UV

  //motion switch
  motion_sensed_light_1 = MOTION_ISR_ATTENDED;
 8002e28:	4b77      	ldr	r3, [pc, #476]	; (8003008 <main+0x84c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	701a      	strb	r2, [r3, #0]
  motion_sensed_light_2 = MOTION_ISR_ATTENDED;
 8002e2e:	4b77      	ldr	r3, [pc, #476]	; (800300c <main+0x850>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	701a      	strb	r2, [r3, #0]
  motion_sensed_uv = MOTION_ISR_ATTENDED;
 8002e34:	4b76      	ldr	r3, [pc, #472]	; (8003010 <main+0x854>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	701a      	strb	r2, [r3, #0]

  led_signal_stop(&signal_led);
 8002e3a:	235c      	movs	r3, #92	; 0x5c
 8002e3c:	18fb      	adds	r3, r7, r3
 8002e3e:	0018      	movs	r0, r3
 8002e40:	f7fd fd86 	bl	8000950 <led_signal_stop>
    /* USER CODE BEGIN 3 */
	/**************************************************************************/



	  switch(switch_selector.value)
 8002e44:	2396      	movs	r3, #150	; 0x96
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	18fb      	adds	r3, r7, r3
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	2b03      	cmp	r3, #3
 8002e4e:	d100      	bne.n	8002e52 <main+0x696>
 8002e50:	e160      	b.n	8003114 <main+0x958>
 8002e52:	d900      	bls.n	8002e56 <main+0x69a>
 8002e54:	e163      	b.n	800311e <main+0x962>
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d100      	bne.n	8002e5c <main+0x6a0>
 8002e5a:	e156      	b.n	800310a <main+0x94e>
 8002e5c:	d900      	bls.n	8002e60 <main+0x6a4>
 8002e5e:	e15e      	b.n	800311e <main+0x962>
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d003      	beq.n	8002e6c <main+0x6b0>
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d100      	bne.n	8002e6a <main+0x6ae>
 8002e68:	e0d8      	b.n	800301c <main+0x860>
 8002e6a:	e158      	b.n	800311e <main+0x962>
	  {
		  case MOTION_SWITCH_MODE_0:

			  events_detection_uv_waits(&motion_sensor, &deadline_buttons,
 8002e6c:	4c58      	ldr	r4, [pc, #352]	; (8002fd0 <main+0x814>)
 8002e6e:	4a55      	ldr	r2, [pc, #340]	; (8002fc4 <main+0x808>)
 8002e70:	4955      	ldr	r1, [pc, #340]	; (8002fc8 <main+0x80c>)
 8002e72:	485b      	ldr	r0, [pc, #364]	; (8002fe0 <main+0x824>)
 8002e74:	4b63      	ldr	r3, [pc, #396]	; (8003004 <main+0x848>)
 8002e76:	9304      	str	r3, [sp, #16]
 8002e78:	4b65      	ldr	r3, [pc, #404]	; (8003010 <main+0x854>)
 8002e7a:	9303      	str	r3, [sp, #12]
 8002e7c:	4b63      	ldr	r3, [pc, #396]	; (800300c <main+0x850>)
 8002e7e:	9302      	str	r3, [sp, #8]
 8002e80:	4b61      	ldr	r3, [pc, #388]	; (8003008 <main+0x84c>)
 8002e82:	9301      	str	r3, [sp, #4]
 8002e84:	4b54      	ldr	r3, [pc, #336]	; (8002fd8 <main+0x81c>)
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	0023      	movs	r3, r4
 8002e8a:	f000 f9c2 	bl	8003212 <events_detection_uv_waits>
								  &button_light_1, &button_light_2, &button_uv,
								  &motion_sensed_light_1, &motion_sensed_light_2,
								  &motion_sensed_uv,
								  &abort_uv);
			  motion_light_control_fsm(&light_1, &button_light_1, &motion_sensor,
 8002e8e:	4c3d      	ldr	r4, [pc, #244]	; (8002f84 <main+0x7c8>)
 8002e90:	4a53      	ldr	r2, [pc, #332]	; (8002fe0 <main+0x824>)
 8002e92:	494c      	ldr	r1, [pc, #304]	; (8002fc4 <main+0x808>)
 8002e94:	25e8      	movs	r5, #232	; 0xe8
 8002e96:	1978      	adds	r0, r7, r5
 8002e98:	4b5b      	ldr	r3, [pc, #364]	; (8003008 <main+0x84c>)
 8002e9a:	9301      	str	r3, [sp, #4]
 8002e9c:	4b3a      	ldr	r3, [pc, #232]	; (8002f88 <main+0x7cc>)
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	0023      	movs	r3, r4
 8002ea2:	f000 fa2d 	bl	8003300 <motion_light_control_fsm>
									&deadline_motion_light_1, &light_1_state,
									&motion_sensed_light_1);
			  motion_light_control_fsm(&light_2, &button_light_2, &motion_sensor,
 8002ea6:	4c39      	ldr	r4, [pc, #228]	; (8002f8c <main+0x7d0>)
 8002ea8:	4a4d      	ldr	r2, [pc, #308]	; (8002fe0 <main+0x824>)
 8002eaa:	4949      	ldr	r1, [pc, #292]	; (8002fd0 <main+0x814>)
 8002eac:	26c4      	movs	r6, #196	; 0xc4
 8002eae:	19b8      	adds	r0, r7, r6
 8002eb0:	4b56      	ldr	r3, [pc, #344]	; (800300c <main+0x850>)
 8002eb2:	9301      	str	r3, [sp, #4]
 8002eb4:	4b36      	ldr	r3, [pc, #216]	; (8002f90 <main+0x7d4>)
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	0023      	movs	r3, r4
 8002eba:	f000 fa21 	bl	8003300 <motion_light_control_fsm>

#ifdef LIGHT_AS_ACTUATOR
			  if((light_1.light_status == LIGHT_ON) ||
				 (light_2.light_status == LIGHT_ON))
#else	//LIGHT_AS_ACTUATOR
			  if((light_1.relay_status == RELAY_ON) ||
 8002ebe:	197b      	adds	r3, r7, r5
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d003      	beq.n	8002ece <main+0x712>
				 (light_2.relay_status == RELAY_ON))
 8002ec6:	19bb      	adds	r3, r7, r6
 8002ec8:	781b      	ldrb	r3, [r3, #0]
			  if((light_1.relay_status == RELAY_ON) ||
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d103      	bne.n	8002ed6 <main+0x71a>
#endif	//LIGHT_AS_ACTUATOR
			  {
				  wait = MOTION_UV_WAIT_TRUE;
 8002ece:	4b51      	ldr	r3, [pc, #324]	; (8003014 <main+0x858>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	701a      	strb	r2, [r3, #0]
 8002ed4:	e002      	b.n	8002edc <main+0x720>
			  }
			  else
			  {
				  wait = MOTION_UV_WAIT_FALSE;
 8002ed6:	4b4f      	ldr	r3, [pc, #316]	; (8003014 <main+0x858>)
 8002ed8:	2201      	movs	r2, #1
 8002eda:	701a      	strb	r2, [r3, #0]
			  }

			  motion_uv_ctrl_wait_fsm(&light_uv, &button_uv, &motion_sensor,
 8002edc:	4b4d      	ldr	r3, [pc, #308]	; (8003014 <main+0x858>)
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	4d2c      	ldr	r5, [pc, #176]	; (8002f94 <main+0x7d8>)
 8002ee2:	4c3f      	ldr	r4, [pc, #252]	; (8002fe0 <main+0x824>)
 8002ee4:	493c      	ldr	r1, [pc, #240]	; (8002fd8 <main+0x81c>)
 8002ee6:	26a0      	movs	r6, #160	; 0xa0
 8002ee8:	19b8      	adds	r0, r7, r6
 8002eea:	225c      	movs	r2, #92	; 0x5c
 8002eec:	18ba      	adds	r2, r7, r2
 8002eee:	9207      	str	r2, [sp, #28]
 8002ef0:	9306      	str	r3, [sp, #24]
 8002ef2:	4b44      	ldr	r3, [pc, #272]	; (8003004 <main+0x848>)
 8002ef4:	9305      	str	r3, [sp, #20]
 8002ef6:	4b46      	ldr	r3, [pc, #280]	; (8003010 <main+0x854>)
 8002ef8:	9304      	str	r3, [sp, #16]
 8002efa:	4b41      	ldr	r3, [pc, #260]	; (8003000 <main+0x844>)
 8002efc:	9303      	str	r3, [sp, #12]
 8002efe:	4b29      	ldr	r3, [pc, #164]	; (8002fa4 <main+0x7e8>)
 8002f00:	9302      	str	r3, [sp, #8]
 8002f02:	4b26      	ldr	r3, [pc, #152]	; (8002f9c <main+0x7e0>)
 8002f04:	9301      	str	r3, [sp, #4]
 8002f06:	4b24      	ldr	r3, [pc, #144]	; (8002f98 <main+0x7dc>)
 8002f08:	9300      	str	r3, [sp, #0]
 8002f0a:	002b      	movs	r3, r5
 8002f0c:	0022      	movs	r2, r4
 8002f0e:	f000 faad 	bl	800346c <motion_uv_ctrl_wait_fsm>
#ifdef LIGHT_AS_ACTUATOR
				discreate_actuator(&light_1, &deadline_timer_light_1);
				discreate_actuator(&light_2, &deadline_timer_light_2);
				discreate_actuator(&light_uv, &deadline_timer_uv);
#else //LIGHT_AS_ACTUATOR
			  output_fsm_ctrl(&light_1, &deadline_timer_light_1);
 8002f12:	4a26      	ldr	r2, [pc, #152]	; (8002fac <main+0x7f0>)
 8002f14:	23e8      	movs	r3, #232	; 0xe8
 8002f16:	18fb      	adds	r3, r7, r3
 8002f18:	0011      	movs	r1, r2
 8002f1a:	0018      	movs	r0, r3
 8002f1c:	f7ff f9fe 	bl	800231c <output_fsm_ctrl>
			  output_fsm_ctrl(&light_2, &deadline_timer_light_2);
 8002f20:	4a24      	ldr	r2, [pc, #144]	; (8002fb4 <main+0x7f8>)
 8002f22:	23c4      	movs	r3, #196	; 0xc4
 8002f24:	18fb      	adds	r3, r7, r3
 8002f26:	0011      	movs	r1, r2
 8002f28:	0018      	movs	r0, r3
 8002f2a:	f7ff f9f7 	bl	800231c <output_fsm_ctrl>
			  output_fsm_ctrl(&light_uv, &deadline_timer_uv);
 8002f2e:	4a3a      	ldr	r2, [pc, #232]	; (8003018 <main+0x85c>)
 8002f30:	19bb      	adds	r3, r7, r6
 8002f32:	0011      	movs	r1, r2
 8002f34:	0018      	movs	r0, r3
 8002f36:	f7ff f9f1 	bl	800231c <output_fsm_ctrl>
#endif //LIGHT_AS_ACTUATOR

			  //LED indicator
			  deadline_timer_check(&deadline_led_indicator, &indicator_timer_expired);
 8002f3a:	2453      	movs	r4, #83	; 0x53
 8002f3c:	193a      	adds	r2, r7, r4
 8002f3e:	4b2a      	ldr	r3, [pc, #168]	; (8002fe8 <main+0x82c>)
 8002f40:	0011      	movs	r1, r2
 8002f42:	0018      	movs	r0, r3
 8002f44:	f7ff f90e 	bl	8002164 <deadline_timer_check>

			  if(indicator_timer_expired == TIMER_EXPIRED_TRUE)
 8002f48:	193b      	adds	r3, r7, r4
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d000      	beq.n	8002f52 <main+0x796>
 8002f50:	e0e7      	b.n	8003122 <main+0x966>
			  {
				  led_signal_fsm(&signal_led);
 8002f52:	225c      	movs	r2, #92	; 0x5c
 8002f54:	18bb      	adds	r3, r7, r2
 8002f56:	0018      	movs	r0, r3
 8002f58:	f7fd fbec 	bl	8000734 <led_signal_fsm>
				  deadline_timer_set_initial_time(&deadline_led_indicator);
 8002f5c:	4b22      	ldr	r3, [pc, #136]	; (8002fe8 <main+0x82c>)
 8002f5e:	0018      	movs	r0, r3
 8002f60:	f7ff f937 	bl	80021d2 <deadline_timer_set_initial_time>
			  }


			  break;
 8002f64:	e0dd      	b.n	8003122 <main+0x966>
 8002f66:	46c0      	nop			; (mov r8, r8)
 8002f68:	200003f8 	.word	0x200003f8
 8002f6c:	00002710 	.word	0x00002710
 8002f70:	20000480 	.word	0x20000480
 8002f74:	20000588 	.word	0x20000588
 8002f78:	20000508 	.word	0x20000508
 8002f7c:	20000608 	.word	0x20000608
 8002f80:	00001388 	.word	0x00001388
 8002f84:	20000390 	.word	0x20000390
 8002f88:	20000410 	.word	0x20000410
 8002f8c:	20000418 	.word	0x20000418
 8002f90:	20000498 	.word	0x20000498
 8002f94:	200004a0 	.word	0x200004a0
 8002f98:	20000520 	.word	0x20000520
 8002f9c:	200005a0 	.word	0x200005a0
 8002fa0:	200000f0 	.word	0x200000f0
 8002fa4:	20000620 	.word	0x20000620
 8002fa8:	fffffed0 	.word	0xfffffed0
 8002fac:	20000108 	.word	0x20000108
 8002fb0:	fffffec8 	.word	0xfffffec8
 8002fb4:	20000170 	.word	0x20000170
 8002fb8:	20000690 	.word	0x20000690
 8002fbc:	200006f8 	.word	0x200006f8
 8002fc0:	fffffef0 	.word	0xfffffef0
 8002fc4:	200002d8 	.word	0x200002d8
 8002fc8:	20000258 	.word	0x20000258
 8002fcc:	fffffef8 	.word	0xfffffef8
 8002fd0:	200002f0 	.word	0x200002f0
 8002fd4:	fffffee8 	.word	0xfffffee8
 8002fd8:	20000308 	.word	0x20000308
 8002fdc:	fffffee0 	.word	0xfffffee0
 8002fe0:	20000088 	.word	0x20000088
 8002fe4:	fffffed8 	.word	0xfffffed8
 8002fe8:	20000328 	.word	0x20000328
 8002fec:	20000760 	.word	0x20000760
 8002ff0:	200007a0 	.word	0x200007a0
 8002ff4:	20000838 	.word	0x20000838
 8002ff8:	20000884 	.word	0x20000884
 8002ffc:	200008d0 	.word	0x200008d0
 8003000:	20000688 	.word	0x20000688
 8003004:	20000008 	.word	0x20000008
 8003008:	20000320 	.word	0x20000320
 800300c:	20000321 	.word	0x20000321
 8003010:	20000322 	.word	0x20000322
 8003014:	20000009 	.word	0x20000009
 8003018:	200001d8 	.word	0x200001d8

		  case MOTION_SWITCH_MODE_1:

			  events_detection_uv_waits(&motion_sensor, &deadline_buttons,
 800301c:	4c43      	ldr	r4, [pc, #268]	; (800312c <main+0x970>)
 800301e:	4a44      	ldr	r2, [pc, #272]	; (8003130 <main+0x974>)
 8003020:	4944      	ldr	r1, [pc, #272]	; (8003134 <main+0x978>)
 8003022:	4845      	ldr	r0, [pc, #276]	; (8003138 <main+0x97c>)
 8003024:	4b45      	ldr	r3, [pc, #276]	; (800313c <main+0x980>)
 8003026:	9304      	str	r3, [sp, #16]
 8003028:	4b45      	ldr	r3, [pc, #276]	; (8003140 <main+0x984>)
 800302a:	9303      	str	r3, [sp, #12]
 800302c:	4b45      	ldr	r3, [pc, #276]	; (8003144 <main+0x988>)
 800302e:	9302      	str	r3, [sp, #8]
 8003030:	4b45      	ldr	r3, [pc, #276]	; (8003148 <main+0x98c>)
 8003032:	9301      	str	r3, [sp, #4]
 8003034:	4b45      	ldr	r3, [pc, #276]	; (800314c <main+0x990>)
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	0023      	movs	r3, r4
 800303a:	f000 f8ea 	bl	8003212 <events_detection_uv_waits>
			  								  &button_light_1, &button_light_2, &button_uv,
			  								  &motion_sensed_light_1, &motion_sensed_light_2,
			  								  &motion_sensed_uv,
			  								  &abort_uv);

			  motion_light_control_fsm(&light_1, &button_light_1, &motion_sensor,
 800303e:	4c44      	ldr	r4, [pc, #272]	; (8003150 <main+0x994>)
 8003040:	4a3d      	ldr	r2, [pc, #244]	; (8003138 <main+0x97c>)
 8003042:	493b      	ldr	r1, [pc, #236]	; (8003130 <main+0x974>)
 8003044:	25e8      	movs	r5, #232	; 0xe8
 8003046:	1978      	adds	r0, r7, r5
 8003048:	4b3f      	ldr	r3, [pc, #252]	; (8003148 <main+0x98c>)
 800304a:	9301      	str	r3, [sp, #4]
 800304c:	4b41      	ldr	r3, [pc, #260]	; (8003154 <main+0x998>)
 800304e:	9300      	str	r3, [sp, #0]
 8003050:	0023      	movs	r3, r4
 8003052:	f000 f955 	bl	8003300 <motion_light_control_fsm>
									&deadline_motion_light_1, &light_1_state,
									&motion_sensed_light_1);

			  direct_light_control_fsm(&light_2, &button_light_2,
 8003056:	4b40      	ldr	r3, [pc, #256]	; (8003158 <main+0x99c>)
 8003058:	4a40      	ldr	r2, [pc, #256]	; (800315c <main+0x9a0>)
 800305a:	4934      	ldr	r1, [pc, #208]	; (800312c <main+0x970>)
 800305c:	24c4      	movs	r4, #196	; 0xc4
 800305e:	1938      	adds	r0, r7, r4
 8003060:	f000 fb14 	bl	800368c <direct_light_control_fsm>

#ifdef LIGHT_AS_ACTUATOR
			  if((light_1.light_status == LIGHT_ON) ||
				 (light_2.light_status == LIGHT_ON))
#else	//LIGHT_AS_ACTUATOR
			  if((light_1.relay_status == RELAY_ON) ||
 8003064:	197b      	adds	r3, r7, r5
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d003      	beq.n	8003074 <main+0x8b8>
				 (light_2.relay_status == RELAY_ON))
 800306c:	193b      	adds	r3, r7, r4
 800306e:	781b      	ldrb	r3, [r3, #0]
			  if((light_1.relay_status == RELAY_ON) ||
 8003070:	2b01      	cmp	r3, #1
 8003072:	d103      	bne.n	800307c <main+0x8c0>
#endif	//LIGHT_AS_ACTUATOR
			  {
				  wait = MOTION_UV_WAIT_TRUE;
 8003074:	4b3a      	ldr	r3, [pc, #232]	; (8003160 <main+0x9a4>)
 8003076:	2200      	movs	r2, #0
 8003078:	701a      	strb	r2, [r3, #0]
 800307a:	e002      	b.n	8003082 <main+0x8c6>
			  }
			  else
			  {
				  wait = MOTION_UV_WAIT_FALSE;
 800307c:	4b38      	ldr	r3, [pc, #224]	; (8003160 <main+0x9a4>)
 800307e:	2201      	movs	r2, #1
 8003080:	701a      	strb	r2, [r3, #0]
			  }

			  motion_uv_ctrl_wait_fsm(&light_uv, &button_uv, &motion_sensor,
 8003082:	4b37      	ldr	r3, [pc, #220]	; (8003160 <main+0x9a4>)
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	4d37      	ldr	r5, [pc, #220]	; (8003164 <main+0x9a8>)
 8003088:	4c2b      	ldr	r4, [pc, #172]	; (8003138 <main+0x97c>)
 800308a:	4930      	ldr	r1, [pc, #192]	; (800314c <main+0x990>)
 800308c:	26a0      	movs	r6, #160	; 0xa0
 800308e:	19b8      	adds	r0, r7, r6
 8003090:	225c      	movs	r2, #92	; 0x5c
 8003092:	18ba      	adds	r2, r7, r2
 8003094:	9207      	str	r2, [sp, #28]
 8003096:	9306      	str	r3, [sp, #24]
 8003098:	4b28      	ldr	r3, [pc, #160]	; (800313c <main+0x980>)
 800309a:	9305      	str	r3, [sp, #20]
 800309c:	4b28      	ldr	r3, [pc, #160]	; (8003140 <main+0x984>)
 800309e:	9304      	str	r3, [sp, #16]
 80030a0:	4b31      	ldr	r3, [pc, #196]	; (8003168 <main+0x9ac>)
 80030a2:	9303      	str	r3, [sp, #12]
 80030a4:	4b31      	ldr	r3, [pc, #196]	; (800316c <main+0x9b0>)
 80030a6:	9302      	str	r3, [sp, #8]
 80030a8:	4b31      	ldr	r3, [pc, #196]	; (8003170 <main+0x9b4>)
 80030aa:	9301      	str	r3, [sp, #4]
 80030ac:	4b31      	ldr	r3, [pc, #196]	; (8003174 <main+0x9b8>)
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	002b      	movs	r3, r5
 80030b2:	0022      	movs	r2, r4
 80030b4:	f000 f9da 	bl	800346c <motion_uv_ctrl_wait_fsm>
#ifdef LIGHT_AS_ACTUATOR
				discreate_actuator(&light_1, &deadline_timer_light_1);
				discreate_actuator(&light_2, &deadline_timer_light_2);
				discreate_actuator(&light_uv, &deadline_timer_uv);
#else //LIGHT_AS_ACTUATOR
			  output_fsm_ctrl(&light_1, &deadline_timer_light_1);
 80030b8:	4a2f      	ldr	r2, [pc, #188]	; (8003178 <main+0x9bc>)
 80030ba:	23e8      	movs	r3, #232	; 0xe8
 80030bc:	18fb      	adds	r3, r7, r3
 80030be:	0011      	movs	r1, r2
 80030c0:	0018      	movs	r0, r3
 80030c2:	f7ff f92b 	bl	800231c <output_fsm_ctrl>
			  output_fsm_ctrl(&light_2, &deadline_timer_light_2);
 80030c6:	4a2d      	ldr	r2, [pc, #180]	; (800317c <main+0x9c0>)
 80030c8:	23c4      	movs	r3, #196	; 0xc4
 80030ca:	18fb      	adds	r3, r7, r3
 80030cc:	0011      	movs	r1, r2
 80030ce:	0018      	movs	r0, r3
 80030d0:	f7ff f924 	bl	800231c <output_fsm_ctrl>
			  output_fsm_ctrl(&light_uv, &deadline_timer_uv);
 80030d4:	4a2a      	ldr	r2, [pc, #168]	; (8003180 <main+0x9c4>)
 80030d6:	19bb      	adds	r3, r7, r6
 80030d8:	0011      	movs	r1, r2
 80030da:	0018      	movs	r0, r3
 80030dc:	f7ff f91e 	bl	800231c <output_fsm_ctrl>
#endif //LIGHT_AS_ACTUATOR

			  //LED indicator
			  deadline_timer_check(&deadline_led_indicator, &indicator_timer_expired);
 80030e0:	2453      	movs	r4, #83	; 0x53
 80030e2:	193a      	adds	r2, r7, r4
 80030e4:	4b27      	ldr	r3, [pc, #156]	; (8003184 <main+0x9c8>)
 80030e6:	0011      	movs	r1, r2
 80030e8:	0018      	movs	r0, r3
 80030ea:	f7ff f83b 	bl	8002164 <deadline_timer_check>

			  if(indicator_timer_expired == TIMER_EXPIRED_TRUE)
 80030ee:	193b      	adds	r3, r7, r4
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d117      	bne.n	8003126 <main+0x96a>
			  {
				  led_signal_fsm(&signal_led);
 80030f6:	225c      	movs	r2, #92	; 0x5c
 80030f8:	18bb      	adds	r3, r7, r2
 80030fa:	0018      	movs	r0, r3
 80030fc:	f7fd fb1a 	bl	8000734 <led_signal_fsm>
				  deadline_timer_set_initial_time(&deadline_led_indicator);
 8003100:	4b20      	ldr	r3, [pc, #128]	; (8003184 <main+0x9c8>)
 8003102:	0018      	movs	r0, r3
 8003104:	f7ff f865 	bl	80021d2 <deadline_timer_set_initial_time>
			  }


			  break;
 8003108:	e00d      	b.n	8003126 <main+0x96a>
		  case MOTION_SWITCH_MODE_2:
			  //do nothing
			  signal_led.type = LED_SIGNAL_BLINK;
 800310a:	235c      	movs	r3, #92	; 0x5c
 800310c:	18fb      	adds	r3, r7, r3
 800310e:	2202      	movs	r2, #2
 8003110:	725a      	strb	r2, [r3, #9]

			  break;
 8003112:	e009      	b.n	8003128 <main+0x96c>
		  case MOTION_SWITCH_MODE_3:
			  nutone_app_process(&nutone_app_hand);
 8003114:	4b1c      	ldr	r3, [pc, #112]	; (8003188 <main+0x9cc>)
 8003116:	0018      	movs	r0, r3
 8003118:	f7fd f8c5 	bl	80002a6 <nutone_app_process>

			  break;
 800311c:	e004      	b.n	8003128 <main+0x96c>
		  default:
			  //do nothing
			  __NOP();
 800311e:	46c0      	nop			; (mov r8, r8)
			  break;
 8003120:	e002      	b.n	8003128 <main+0x96c>
			  break;
 8003122:	46c0      	nop			; (mov r8, r8)
 8003124:	e68e      	b.n	8002e44 <main+0x688>
			  break;
 8003126:	46c0      	nop			; (mov r8, r8)
	  switch(switch_selector.value)
 8003128:	e68c      	b.n	8002e44 <main+0x688>
 800312a:	46c0      	nop			; (mov r8, r8)
 800312c:	200002f0 	.word	0x200002f0
 8003130:	200002d8 	.word	0x200002d8
 8003134:	20000258 	.word	0x20000258
 8003138:	20000088 	.word	0x20000088
 800313c:	20000008 	.word	0x20000008
 8003140:	20000322 	.word	0x20000322
 8003144:	20000321 	.word	0x20000321
 8003148:	20000320 	.word	0x20000320
 800314c:	20000308 	.word	0x20000308
 8003150:	20000390 	.word	0x20000390
 8003154:	20000410 	.word	0x20000410
 8003158:	20000499 	.word	0x20000499
 800315c:	20000418 	.word	0x20000418
 8003160:	20000009 	.word	0x20000009
 8003164:	200004a0 	.word	0x200004a0
 8003168:	20000688 	.word	0x20000688
 800316c:	20000620 	.word	0x20000620
 8003170:	200005a0 	.word	0x200005a0
 8003174:	20000520 	.word	0x20000520
 8003178:	20000108 	.word	0x20000108
 800317c:	20000170 	.word	0x20000170
 8003180:	200001d8 	.word	0x200001d8
 8003184:	20000328 	.word	0x20000328
 8003188:	20000760 	.word	0x20000760

0800318c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800318c:	b590      	push	{r4, r7, lr}
 800318e:	b08d      	sub	sp, #52	; 0x34
 8003190:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003192:	2414      	movs	r4, #20
 8003194:	193b      	adds	r3, r7, r4
 8003196:	0018      	movs	r0, r3
 8003198:	231c      	movs	r3, #28
 800319a:	001a      	movs	r2, r3
 800319c:	2100      	movs	r1, #0
 800319e:	f003 f81d 	bl	80061dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031a2:	003b      	movs	r3, r7
 80031a4:	0018      	movs	r0, r3
 80031a6:	2314      	movs	r3, #20
 80031a8:	001a      	movs	r2, r3
 80031aa:	2100      	movs	r1, #0
 80031ac:	f003 f816 	bl	80061dc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80031b0:	193b      	adds	r3, r7, r4
 80031b2:	2202      	movs	r2, #2
 80031b4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80031b6:	193b      	adds	r3, r7, r4
 80031b8:	2280      	movs	r2, #128	; 0x80
 80031ba:	0052      	lsls	r2, r2, #1
 80031bc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80031be:	193b      	adds	r3, r7, r4
 80031c0:	2200      	movs	r2, #0
 80031c2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80031c4:	193b      	adds	r3, r7, r4
 80031c6:	2240      	movs	r2, #64	; 0x40
 80031c8:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031ca:	193b      	adds	r3, r7, r4
 80031cc:	0018      	movs	r0, r3
 80031ce:	f001 fb65 	bl	800489c <HAL_RCC_OscConfig>
 80031d2:	1e03      	subs	r3, r0, #0
 80031d4:	d001      	beq.n	80031da <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80031d6:	f000 fbed 	bl	80039b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031da:	003b      	movs	r3, r7
 80031dc:	2207      	movs	r2, #7
 80031de:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80031e0:	003b      	movs	r3, r7
 80031e2:	2200      	movs	r2, #0
 80031e4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80031e6:	003b      	movs	r3, r7
 80031e8:	2200      	movs	r2, #0
 80031ea:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80031ec:	003b      	movs	r3, r7
 80031ee:	2200      	movs	r2, #0
 80031f0:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80031f2:	003b      	movs	r3, r7
 80031f4:	2200      	movs	r2, #0
 80031f6:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80031f8:	003b      	movs	r3, r7
 80031fa:	2101      	movs	r1, #1
 80031fc:	0018      	movs	r0, r3
 80031fe:	f001 fd31 	bl	8004c64 <HAL_RCC_ClockConfig>
 8003202:	1e03      	subs	r3, r0, #0
 8003204:	d001      	beq.n	800320a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8003206:	f000 fbd5 	bl	80039b4 <Error_Handler>
  }
}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	46bd      	mov	sp, r7
 800320e:	b00d      	add	sp, #52	; 0x34
 8003210:	bd90      	pop	{r4, r7, pc}

08003212 <events_detection_uv_waits>:
							button_t *button_lamp_uv,
							motion_sensed_t *motion_light_1,
							motion_sensed_t *motion_light_2,
							motion_sensed_t *motion_uv,
							motion_light_uv_abort_t *abort_signal_uv)
{
 8003212:	b5b0      	push	{r4, r5, r7, lr}
 8003214:	b08a      	sub	sp, #40	; 0x28
 8003216:	af04      	add	r7, sp, #16
 8003218:	60f8      	str	r0, [r7, #12]
 800321a:	60b9      	str	r1, [r7, #8]
 800321c:	607a      	str	r2, [r7, #4]
 800321e:	603b      	str	r3, [r7, #0]
	button_isr_status_t button_isr_stat;
	button_edge_t check_edge;


	//Reading if there is a motion interrupt pending to solve
	pyd1598_read_wakeup_signal(motion, &motion_isr_status);
 8003220:	2417      	movs	r4, #23
 8003222:	193a      	adds	r2, r7, r4
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	0011      	movs	r1, r2
 8003228:	0018      	movs	r0, r3
 800322a:	f7fd feea 	bl	8001002 <pyd1598_read_wakeup_signal>
	//Activating flags
	if(motion_isr_status == PYD1598_MOTION_ISR_UNATTENDED)
 800322e:	193b      	adds	r3, r7, r4
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	2b02      	cmp	r3, #2
 8003234:	d10c      	bne.n	8003250 <events_detection_uv_waits+0x3e>
	{
		*motion_light_1 = MOTION_ISR_UNATTENDED;
 8003236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003238:	2202      	movs	r2, #2
 800323a:	701a      	strb	r2, [r3, #0]
		*motion_light_2 = MOTION_ISR_UNATTENDED;
 800323c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800323e:	2202      	movs	r2, #2
 8003240:	701a      	strb	r2, [r3, #0]
		*motion_uv = MOTION_ISR_UNATTENDED;
 8003242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003244:	2202      	movs	r2, #2
 8003246:	701a      	strb	r2, [r3, #0]
		motion->motion_sensed = PYD1598_MOTION_ISR_ATTENDED;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2258      	movs	r2, #88	; 0x58
 800324c:	2100      	movs	r1, #0
 800324e:	5499      	strb	r1, [r3, r2]
	}

	//Reading Buttons
	sense_button_event(deadline_events, button_lamp_1);
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	0011      	movs	r1, r2
 8003256:	0018      	movs	r0, r3
 8003258:	f000 f832 	bl	80032c0 <sense_button_event>
	sense_button_event(deadline_events, button_lamp_2);
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	0011      	movs	r1, r2
 8003262:	0018      	movs	r0, r3
 8003264:	f000 f82c 	bl	80032c0 <sense_button_event>
	sense_button_event(deadline_events, button_lamp_uv);
 8003268:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	0011      	movs	r1, r2
 800326e:	0018      	movs	r0, r3
 8003270:	f000 f826 	bl	80032c0 <sense_button_event>
		*abort_signal_uv = MOTION_ABORT_TRUE;
	}
#endif //ABORT_WITH_BUTTONS

	//Since a push button does not maintain its state, memory is needed.
	button_check_isr_request(*button_lamp_uv, &button_isr_stat, &check_edge);
 8003274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003276:	2215      	movs	r2, #21
 8003278:	18ba      	adds	r2, r7, r2
 800327a:	9203      	str	r2, [sp, #12]
 800327c:	2516      	movs	r5, #22
 800327e:	197a      	adds	r2, r7, r5
 8003280:	9202      	str	r2, [sp, #8]
 8003282:	466a      	mov	r2, sp
 8003284:	0011      	movs	r1, r2
 8003286:	001a      	movs	r2, r3
 8003288:	3210      	adds	r2, #16
 800328a:	ca11      	ldmia	r2!, {r0, r4}
 800328c:	c111      	stmia	r1!, {r0, r4}
 800328e:	6818      	ldr	r0, [r3, #0]
 8003290:	6859      	ldr	r1, [r3, #4]
 8003292:	689a      	ldr	r2, [r3, #8]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	f7fd fa1e 	bl	80006d6 <button_check_isr_request>
	if(button_isr_stat == BUTTON_ISR_UNATTENDED)
 800329a:	197b      	adds	r3, r7, r5
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d10a      	bne.n	80032b8 <events_detection_uv_waits+0xa6>
	{
		if(button_lamp_uv->push_status != BUTTON_PUSH_ON)
 80032a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a4:	789b      	ldrb	r3, [r3, #2]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d003      	beq.n	80032b2 <events_detection_uv_waits+0xa0>
		{
			button_lamp_uv->push_status = BUTTON_PUSH_ON;
 80032aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ac:	2201      	movs	r2, #1
 80032ae:	709a      	strb	r2, [r3, #2]
		else
		{
			button_lamp_uv->push_status = BUTTON_PUSH_OFF;
		}
	}
}
 80032b0:	e002      	b.n	80032b8 <events_detection_uv_waits+0xa6>
			button_lamp_uv->push_status = BUTTON_PUSH_OFF;
 80032b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032b4:	2200      	movs	r2, #0
 80032b6:	709a      	strb	r2, [r3, #2]
}
 80032b8:	46c0      	nop			; (mov r8, r8)
 80032ba:	46bd      	mov	sp, r7
 80032bc:	b006      	add	sp, #24
 80032be:	bdb0      	pop	{r4, r5, r7, pc}

080032c0 <sense_button_event>:
	}

}

void sense_button_event(deadline_timer_t *deadline_events, button_t *button)
{
 80032c0:	b590      	push	{r4, r7, lr}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]

	deadline_timer_expired_t timer_expired;
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	7b5b      	ldrb	r3, [r3, #13]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d112      	bne.n	80032f8 <sense_button_event+0x38>
	{
		//TODO: (medium) Check if a new timer should be configured
		deadline_timer_check(deadline_events, &timer_expired);
 80032d2:	240f      	movs	r4, #15
 80032d4:	193a      	adds	r2, r7, r4
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	0011      	movs	r1, r2
 80032da:	0018      	movs	r0, r3
 80032dc:	f7fe ff42 	bl	8002164 <deadline_timer_check>

		if(timer_expired == TIMER_EXPIRED_TRUE)
 80032e0:	193b      	adds	r3, r7, r4
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d107      	bne.n	80032f8 <sense_button_event+0x38>
		{
			button_debounce_fsm(button);
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	0018      	movs	r0, r3
 80032ec:	f7fd f940 	bl	8000570 <button_debounce_fsm>
			deadline_timer_set_initial_time(deadline_events);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	0018      	movs	r0, r3
 80032f4:	f7fe ff6d 	bl	80021d2 <deadline_timer_set_initial_time>
		}
	}


}
 80032f8:	46c0      	nop			; (mov r8, r8)
 80032fa:	46bd      	mov	sp, r7
 80032fc:	b005      	add	sp, #20
 80032fe:	bd90      	pop	{r4, r7, pc}

08003300 <motion_light_control_fsm>:
								pyd1598_sensor_t *motion_sensor,
								deadline_timer_t *deadline_timer,
								motion_light_state_t *fsm_state,
								motion_sensed_t *motion_sensed)
#endif	//LIGHT_AS_ACTUATOR
{
 8003300:	b5b0      	push	{r4, r5, r7, lr}
 8003302:	b08a      	sub	sp, #40	; 0x28
 8003304:	af04      	add	r7, sp, #16
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	607a      	str	r2, [r7, #4]
 800330c:	603b      	str	r3, [r7, #0]

	button_isr_status_t button_isr_status;
	button_edge_t edge = button->edge;
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	785a      	ldrb	r2, [r3, #1]
 8003312:	2116      	movs	r1, #22
 8003314:	187b      	adds	r3, r7, r1
 8003316:	701a      	strb	r2, [r3, #0]

	button_check_isr_request(*button, &button_isr_status, &edge);
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	187a      	adds	r2, r7, r1
 800331c:	9203      	str	r2, [sp, #12]
 800331e:	2517      	movs	r5, #23
 8003320:	197a      	adds	r2, r7, r5
 8003322:	9202      	str	r2, [sp, #8]
 8003324:	466a      	mov	r2, sp
 8003326:	0011      	movs	r1, r2
 8003328:	001a      	movs	r2, r3
 800332a:	3210      	adds	r2, #16
 800332c:	ca11      	ldmia	r2!, {r0, r4}
 800332e:	c111      	stmia	r1!, {r0, r4}
 8003330:	6818      	ldr	r0, [r3, #0]
 8003332:	6859      	ldr	r1, [r3, #4]
 8003334:	689a      	ldr	r2, [r3, #8]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	f7fd f9cd 	bl	80006d6 <button_check_isr_request>

	if( (button_isr_status == BUTTON_ISR_UNATTENDED) ||
 800333c:	197b      	adds	r3, r7, r5
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	2b02      	cmp	r3, #2
 8003342:	d003      	beq.n	800334c <motion_light_control_fsm+0x4c>
		(*motion_sensed == MOTION_ISR_UNATTENDED))
 8003344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003346:	781b      	ldrb	r3, [r3, #0]
	if( (button_isr_status == BUTTON_ISR_UNATTENDED) ||
 8003348:	2b02      	cmp	r3, #2
 800334a:	d121      	bne.n	8003390 <motion_light_control_fsm+0x90>
	{
		if(button_isr_status == BUTTON_ISR_UNATTENDED)
 800334c:	2217      	movs	r2, #23
 800334e:	18bb      	adds	r3, r7, r2
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	2b02      	cmp	r3, #2
 8003354:	d10e      	bne.n	8003374 <motion_light_control_fsm+0x74>
		{
			button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 8003356:	18bb      	adds	r3, r7, r2
 8003358:	2200      	movs	r2, #0
 800335a:	701a      	strb	r2, [r3, #0]

			if(edge == BUTTON_EDGE_NEGATIVE)
 800335c:	2316      	movs	r3, #22
 800335e:	18fb      	adds	r3, r7, r3
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d103      	bne.n	800336e <motion_light_control_fsm+0x6e>
			{
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
 8003366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003368:	2205      	movs	r2, #5
 800336a:	701a      	strb	r2, [r3, #0]
 800336c:	e002      	b.n	8003374 <motion_light_control_fsm+0x74>
			}
			else
			{
				*fsm_state = MOTION_LIGHT_CHECK_BUTTON;
 800336e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003370:	2201      	movs	r2, #1
 8003372:	701a      	strb	r2, [r3, #0]
			}
		}

		if( (*motion_sensed == MOTION_ISR_UNATTENDED) &&
 8003374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	2b02      	cmp	r3, #2
 800337a:	d109      	bne.n	8003390 <motion_light_control_fsm+0x90>
			(*fsm_state == MOTION_LIGHT_IDLE))
 800337c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800337e:	781b      	ldrb	r3, [r3, #0]
		if( (*motion_sensed == MOTION_ISR_UNATTENDED) &&
 8003380:	2b00      	cmp	r3, #0
 8003382:	d105      	bne.n	8003390 <motion_light_control_fsm+0x90>
		{
			*fsm_state = MOTION_LIGHT_CHECK_BUTTON;
 8003384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003386:	2201      	movs	r2, #1
 8003388:	701a      	strb	r2, [r3, #0]
			*motion_sensed = MOTION_ISR_ATTENDED;
 800338a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800338c:	2200      	movs	r2, #0
 800338e:	701a      	strb	r2, [r3, #0]
		}

	}

	switch(*fsm_state)
 8003390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	2b05      	cmp	r3, #5
 8003396:	d858      	bhi.n	800344a <motion_light_control_fsm+0x14a>
 8003398:	009a      	lsls	r2, r3, #2
 800339a:	4b33      	ldr	r3, [pc, #204]	; (8003468 <motion_light_control_fsm+0x168>)
 800339c:	18d3      	adds	r3, r2, r3
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	469f      	mov	pc, r3
	{
		case MOTION_LIGHT_IDLE:

			__NOP();//Do nothing
 80033a2:	46c0      	nop			; (mov r8, r8)

			break;
 80033a4:	e056      	b.n	8003454 <motion_light_control_fsm+0x154>
		case MOTION_LIGHT_CHECK_BUTTON:

			button_status_t button_status = BUTTON_OFF;
 80033a6:	2115      	movs	r1, #21
 80033a8:	187b      	adds	r3, r7, r1
 80033aa:	2200      	movs	r2, #0
 80033ac:	701a      	strb	r2, [r3, #0]
			button_get_status(button, &button_status);
 80033ae:	000c      	movs	r4, r1
 80033b0:	187a      	adds	r2, r7, r1
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	0011      	movs	r1, r2
 80033b6:	0018      	movs	r0, r3
 80033b8:	f7fd f968 	bl	800068c <button_get_status>

			if(button_status == BUTTON_ON)
 80033bc:	193b      	adds	r3, r7, r4
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d106      	bne.n	80033d2 <motion_light_control_fsm+0xd2>
			{
				*fsm_state = MOTION_LIGHT_TURN_ON_LIGHT;
 80033c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033c6:	2202      	movs	r2, #2
 80033c8:	701a      	strb	r2, [r3, #0]
				*motion_sensed = MOTION_ISR_ATTENDED;
 80033ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033cc:	2200      	movs	r2, #0
 80033ce:	701a      	strb	r2, [r3, #0]
				 //if an edge where detected an error occurred in the button
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
				*motion_sensed = MOTION_ISR_ATTENDED;
			}

			break;
 80033d0:	e040      	b.n	8003454 <motion_light_control_fsm+0x154>
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
 80033d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033d4:	2205      	movs	r2, #5
 80033d6:	701a      	strb	r2, [r3, #0]
				*motion_sensed = MOTION_ISR_ATTENDED;
 80033d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033da:	2200      	movs	r2, #0
 80033dc:	701a      	strb	r2, [r3, #0]
			break;
 80033de:	e039      	b.n	8003454 <motion_light_control_fsm+0x154>
		case MOTION_LIGHT_TURN_ON_LIGHT:

			//this is done in another fsm
			relay_ask_on_pulse_fsm(light);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	0018      	movs	r0, r3
 80033e4:	f7fe f9b4 	bl	8001750 <relay_ask_on_pulse_fsm>
			*fsm_state = MOTION_LIGHT_INIT_TIMER;
 80033e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ea:	2203      	movs	r2, #3
 80033ec:	701a      	strb	r2, [r3, #0]

			break;
 80033ee:	e031      	b.n	8003454 <motion_light_control_fsm+0x154>
		case MOTION_LIGHT_INIT_TIMER:
			//This updates the timer count
			deadline_timer_set_initial_time(deadline_timer);
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	0018      	movs	r0, r3
 80033f4:	f7fe feed 	bl	80021d2 <deadline_timer_set_initial_time>
			*fsm_state = MOTION_LIGHT_WAIT_EXPIRATION;
 80033f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033fa:	2204      	movs	r2, #4
 80033fc:	701a      	strb	r2, [r3, #0]

			break;
 80033fe:	e029      	b.n	8003454 <motion_light_control_fsm+0x154>
		case MOTION_LIGHT_WAIT_EXPIRATION:

			deadline_timer_expired_t deadline_expired;

			deadline_timer_check(deadline_timer, &deadline_expired);
 8003400:	2414      	movs	r4, #20
 8003402:	193a      	adds	r2, r7, r4
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	0011      	movs	r1, r2
 8003408:	0018      	movs	r0, r3
 800340a:	f7fe feab 	bl	8002164 <deadline_timer_check>

			if(deadline_expired == TIMER_EXPIRED_TRUE)
 800340e:	193b      	adds	r3, r7, r4
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d102      	bne.n	800341c <motion_light_control_fsm+0x11c>
			{
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
 8003416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003418:	2205      	movs	r2, #5
 800341a:	701a      	strb	r2, [r3, #0]
			}
			else
			{
			}

			if(*motion_sensed == MOTION_ISR_UNATTENDED)
 800341c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	2b02      	cmp	r3, #2
 8003422:	d116      	bne.n	8003452 <motion_light_control_fsm+0x152>
			{
				*motion_sensed = MOTION_ISR_ATTENDED;
 8003424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003426:	2200      	movs	r2, #0
 8003428:	701a      	strb	r2, [r3, #0]
				*fsm_state = MOTION_LIGHT_CHECK_BUTTON;
 800342a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800342c:	2201      	movs	r2, #1
 800342e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003430:	e00f      	b.n	8003452 <motion_light_control_fsm+0x152>
		case MOTION_LIGHT_TURN_OFF_LIGHT:

			deadline_timer_force_expiration(deadline_timer);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	0018      	movs	r0, r3
 8003436:	f7fe fe87 	bl	8002148 <deadline_timer_force_expiration>
			//this is done in another fsm
			relay_ask_off_pulse_fsm(light);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	0018      	movs	r0, r3
 800343e:	f7fe f960 	bl	8001702 <relay_ask_off_pulse_fsm>
			*fsm_state = MOTION_LIGHT_IDLE;
 8003442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003444:	2200      	movs	r2, #0
 8003446:	701a      	strb	r2, [r3, #0]
			break;
 8003448:	e004      	b.n	8003454 <motion_light_control_fsm+0x154>
		default:
			*fsm_state = MOTION_LIGHT_IDLE;
 800344a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800344c:	2200      	movs	r2, #0
 800344e:	701a      	strb	r2, [r3, #0]
			break;
 8003450:	e000      	b.n	8003454 <motion_light_control_fsm+0x154>
			break;
 8003452:	46c0      	nop			; (mov r8, r8)
	}

	button->edge_attended = button_isr_status;
 8003454:	2317      	movs	r3, #23
 8003456:	18fb      	adds	r3, r7, r3
 8003458:	781a      	ldrb	r2, [r3, #0]
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	70da      	strb	r2, [r3, #3]

}
 800345e:	46c0      	nop			; (mov r8, r8)
 8003460:	46bd      	mov	sp, r7
 8003462:	b006      	add	sp, #24
 8003464:	bdb0      	pop	{r4, r5, r7, pc}
 8003466:	46c0      	nop			; (mov r8, r8)
 8003468:	0800633c 	.word	0x0800633c

0800346c <motion_uv_ctrl_wait_fsm>:
									motion_sensed_t *motion_sensed,
									motion_light_uv_abort_t *uv_abort,
									motion_uv_wait_signal_t wait,
									led_signal_t *signal)
#endif	//LIGHT_AS_ACTUATOR
{
 800346c:	b5b0      	push	{r4, r5, r7, lr}
 800346e:	b09c      	sub	sp, #112	; 0x70
 8003470:	af16      	add	r7, sp, #88	; 0x58
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
 8003478:	603b      	str	r3, [r7, #0]
	button_isr_status_t button_isr_status;
	button_edge_t edge = button_uv->edge;
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	785a      	ldrb	r2, [r3, #1]
 800347e:	2116      	movs	r1, #22
 8003480:	187b      	adds	r3, r7, r1
 8003482:	701a      	strb	r2, [r3, #0]
	pyd1598_motion_isr_status_t motion_isr_status;
	deadline_timer_expired_t deadline_safe_expired;
	deadline_timer_expired_t deadline_timeout_expired;

	button_check_isr_request(*button_uv, &button_isr_status, &edge);
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	187a      	adds	r2, r7, r1
 8003488:	9203      	str	r2, [sp, #12]
 800348a:	2517      	movs	r5, #23
 800348c:	197a      	adds	r2, r7, r5
 800348e:	9202      	str	r2, [sp, #8]
 8003490:	466a      	mov	r2, sp
 8003492:	0011      	movs	r1, r2
 8003494:	001a      	movs	r2, r3
 8003496:	3210      	adds	r2, #16
 8003498:	ca11      	ldmia	r2!, {r0, r4}
 800349a:	c111      	stmia	r1!, {r0, r4}
 800349c:	6818      	ldr	r0, [r3, #0]
 800349e:	6859      	ldr	r1, [r3, #4]
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	f7fd f917 	bl	80006d6 <button_check_isr_request>
	pyd1598_check_isr_request(*motion_sensor, &motion_isr_status);
 80034a8:	687c      	ldr	r4, [r7, #4]
 80034aa:	2315      	movs	r3, #21
 80034ac:	18fb      	adds	r3, r7, r3
 80034ae:	9314      	str	r3, [sp, #80]	; 0x50
 80034b0:	466b      	mov	r3, sp
 80034b2:	0018      	movs	r0, r3
 80034b4:	0023      	movs	r3, r4
 80034b6:	3310      	adds	r3, #16
 80034b8:	2250      	movs	r2, #80	; 0x50
 80034ba:	0019      	movs	r1, r3
 80034bc:	f002 fed4 	bl	8006268 <memcpy>
 80034c0:	6820      	ldr	r0, [r4, #0]
 80034c2:	6861      	ldr	r1, [r4, #4]
 80034c4:	68a2      	ldr	r2, [r4, #8]
 80034c6:	68e3      	ldr	r3, [r4, #12]
 80034c8:	f7fd fd84 	bl	8000fd4 <pyd1598_check_isr_request>


	if(button_isr_status == BUTTON_ISR_UNATTENDED)
 80034cc:	197b      	adds	r3, r7, r5
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d10e      	bne.n	80034f2 <motion_uv_ctrl_wait_fsm+0x86>
	{

		//Change if abort is not required with a second push
		if(button_uv->push_status == BUTTON_PUSH_ON)
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	789b      	ldrb	r3, [r3, #2]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d103      	bne.n	80034e4 <motion_uv_ctrl_wait_fsm+0x78>
		{
			*fsm_state = MOTION_LIGHT_UV_INIT_TIMEOUT_TIMER;
 80034dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034de:	2201      	movs	r2, #1
 80034e0:	701a      	strb	r2, [r3, #0]
 80034e2:	e002      	b.n	80034ea <motion_uv_ctrl_wait_fsm+0x7e>
		}
		else
		{
			*fsm_state = MOTION_LIGHT_UV_ABORT;
 80034e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034e6:	220a      	movs	r2, #10
 80034e8:	701a      	strb	r2, [r3, #0]
		}

		button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 80034ea:	2317      	movs	r3, #23
 80034ec:	18fb      	adds	r3, r7, r3
 80034ee:	2200      	movs	r2, #0
 80034f0:	701a      	strb	r2, [r3, #0]
	}

	if(*uv_abort == MOTION_ABORT_TRUE)
 80034f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d105      	bne.n	8003506 <motion_uv_ctrl_wait_fsm+0x9a>
	{
		*fsm_state = MOTION_LIGHT_UV_ABORT;
 80034fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034fc:	220a      	movs	r2, #10
 80034fe:	701a      	strb	r2, [r3, #0]
		*uv_abort = MOTION_ABORT_FALSE;
 8003500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003502:	2201      	movs	r2, #1
 8003504:	701a      	strb	r2, [r3, #0]
	}


	switch(*fsm_state)
 8003506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	2b0a      	cmp	r3, #10
 800350c:	d900      	bls.n	8003510 <motion_uv_ctrl_wait_fsm+0xa4>
 800350e:	e0a9      	b.n	8003664 <motion_uv_ctrl_wait_fsm+0x1f8>
 8003510:	009a      	lsls	r2, r3, #2
 8003512:	4b5d      	ldr	r3, [pc, #372]	; (8003688 <motion_uv_ctrl_wait_fsm+0x21c>)
 8003514:	18d3      	adds	r3, r2, r3
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	469f      	mov	pc, r3
	{
		case MOTION_LIGHT_UV_IDLE:

			__NOP();//Do nothing
 800351a:	46c0      	nop			; (mov r8, r8)

			break;
 800351c:	e0ab      	b.n	8003676 <motion_uv_ctrl_wait_fsm+0x20a>
		case MOTION_LIGHT_UV_INIT_TIMEOUT_TIMER:
			//Initialize deadline_timeout
			deadline_timer_set_initial_time(deadline_timeout);
 800351e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003520:	0018      	movs	r0, r3
 8003522:	f7fe fe56 	bl	80021d2 <deadline_timer_set_initial_time>
			deadline_timer_set_initial_time(deadline_wait_timeout);
 8003526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003528:	0018      	movs	r0, r3
 800352a:	f7fe fe52 	bl	80021d2 <deadline_timer_set_initial_time>

			//Start LED indicator
			led_signal_start(signal);
 800352e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003530:	0018      	movs	r0, r3
 8003532:	f7fd fa01 	bl	8000938 <led_signal_start>
			signal->type = LED_SIGNAL_BLINK;
 8003536:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003538:	2202      	movs	r2, #2
 800353a:	725a      	strb	r2, [r3, #9]

			*fsm_state = MOTION_LIGHT_UV_WAIT_MOTION_TIMEOUT;
 800353c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800353e:	2203      	movs	r2, #3
 8003540:	701a      	strb	r2, [r3, #0]

			break;
 8003542:	e098      	b.n	8003676 <motion_uv_ctrl_wait_fsm+0x20a>
#ifndef TEST_TIMEOUT
		case MOTION_LIGHT_UV_WAIT_MOTION_TIMEOUT:

			if(*motion_sensed == MOTION_ISR_UNATTENDED)
 8003544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	2b02      	cmp	r3, #2
 800354a:	d102      	bne.n	8003552 <motion_uv_ctrl_wait_fsm+0xe6>
			{
				*motion_sensed = MOTION_ISR_ATTENDED;
 800354c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800354e:	2200      	movs	r2, #0
 8003550:	701a      	strb	r2, [r3, #0]
			}


			deadline_timer_check(deadline_timeout, &deadline_timeout_expired);
 8003552:	2413      	movs	r4, #19
 8003554:	193a      	adds	r2, r7, r4
 8003556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003558:	0011      	movs	r1, r2
 800355a:	0018      	movs	r0, r3
 800355c:	f7fe fe02 	bl	8002164 <deadline_timer_check>

			if(deadline_timeout_expired == TIMER_EXPIRED_TRUE)//This should be a long timer
 8003560:	193b      	adds	r3, r7, r4
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	2b01      	cmp	r3, #1
 8003566:	d000      	beq.n	800356a <motion_uv_ctrl_wait_fsm+0xfe>
 8003568:	e080      	b.n	800366c <motion_uv_ctrl_wait_fsm+0x200>
			{
				*motion_sensed = MOTION_ISR_ATTENDED;
 800356a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800356c:	2200      	movs	r2, #0
 800356e:	701a      	strb	r2, [r3, #0]
				*fsm_state = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 8003570:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003572:	2204      	movs	r2, #4
 8003574:	701a      	strb	r2, [r3, #0]
				signal->type = LED_SIGNAL_SOLID;
 8003576:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003578:	2201      	movs	r2, #1
 800357a:	725a      	strb	r2, [r3, #9]
			}



			break;
 800357c:	e076      	b.n	800366c <motion_uv_ctrl_wait_fsm+0x200>
			break;
#endif //TEST_TIMEOUT

		case MOTION_LIGHT_UV_INIT_SAFE_TIMER:
			//TODO: (high) add a timeout
			deadline_timer_set_initial_time(deadline_safe_timer);
 800357e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003580:	0018      	movs	r0, r3
 8003582:	f7fe fe26 	bl	80021d2 <deadline_timer_set_initial_time>

			*fsm_state = MOTION_LIGHT_UV_WAIT_SAFE_TIMER;
 8003586:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003588:	2205      	movs	r2, #5
 800358a:	701a      	strb	r2, [r3, #0]
			break;
 800358c:	e073      	b.n	8003676 <motion_uv_ctrl_wait_fsm+0x20a>

		case MOTION_LIGHT_UV_WAIT_SAFE_TIMER:

			deadline_timer_check(deadline_safe_timer, &deadline_safe_expired);
 800358e:	2414      	movs	r4, #20
 8003590:	193a      	adds	r2, r7, r4
 8003592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003594:	0011      	movs	r1, r2
 8003596:	0018      	movs	r0, r3
 8003598:	f7fe fde4 	bl	8002164 <deadline_timer_check>

			if(deadline_safe_expired == TIMER_EXPIRED_TRUE)//This should be a long timer
 800359c:	193b      	adds	r3, r7, r4
 800359e:	781b      	ldrb	r3, [r3, #0]
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d103      	bne.n	80035ac <motion_uv_ctrl_wait_fsm+0x140>
			{
				*fsm_state = MOTION_LIGHT_UV_TURN_ON_LIGHT;
 80035a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035a6:	2206      	movs	r2, #6
 80035a8:	701a      	strb	r2, [r3, #0]
					}
				}

			}

			break;
 80035aa:	e061      	b.n	8003670 <motion_uv_ctrl_wait_fsm+0x204>
				if(*motion_sensed == MOTION_ISR_UNATTENDED)
 80035ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d106      	bne.n	80035c2 <motion_uv_ctrl_wait_fsm+0x156>
					*motion_sensed = MOTION_ISR_ATTENDED;
 80035b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035b6:	2200      	movs	r2, #0
 80035b8:	701a      	strb	r2, [r3, #0]
					*fsm_state = MOTION_LIGHT_UV_ABORT;
 80035ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035bc:	220a      	movs	r2, #10
 80035be:	701a      	strb	r2, [r3, #0]
			break;
 80035c0:	e056      	b.n	8003670 <motion_uv_ctrl_wait_fsm+0x204>
					if(wait == MOTION_UV_WAIT_TRUE)
 80035c2:	2340      	movs	r3, #64	; 0x40
 80035c4:	18fb      	adds	r3, r7, r3
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d151      	bne.n	8003670 <motion_uv_ctrl_wait_fsm+0x204>
						*fsm_state = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 80035cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035ce:	2204      	movs	r2, #4
 80035d0:	701a      	strb	r2, [r3, #0]
			break;
 80035d2:	e04d      	b.n	8003670 <motion_uv_ctrl_wait_fsm+0x204>
		case MOTION_LIGHT_UV_TURN_ON_LIGHT:
			//this is done in another fsm
#ifdef LIGHT_AS_ACTUATOR
			light_ask_on_pulse_fsm(light_uv);
#else	//LIGHT_AS_ACTUATOR
			relay_ask_on_pulse_fsm(light_uv);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	0018      	movs	r0, r3
 80035d8:	f7fe f8ba 	bl	8001750 <relay_ask_on_pulse_fsm>
#endif	//LIGHT_AS_ACTUATOR
//			signal->type = LED_SIGNAL_SOLID;
			*fsm_state = MOTION_LIGHT_UV_INIT_TIMER;
 80035dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035de:	2207      	movs	r2, #7
 80035e0:	701a      	strb	r2, [r3, #0]

			break;
 80035e2:	e048      	b.n	8003676 <motion_uv_ctrl_wait_fsm+0x20a>
		case MOTION_LIGHT_UV_INIT_TIMER:
			deadline_timer_set_initial_time(deadline_timer);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	0018      	movs	r0, r3
 80035e8:	f7fe fdf3 	bl	80021d2 <deadline_timer_set_initial_time>
			*fsm_state = MOTION_LIGHT_UV_WAIT_EXPIRATION;
 80035ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035ee:	2208      	movs	r2, #8
 80035f0:	701a      	strb	r2, [r3, #0]
			break;
 80035f2:	e040      	b.n	8003676 <motion_uv_ctrl_wait_fsm+0x20a>
		case MOTION_LIGHT_UV_WAIT_EXPIRATION:
			deadline_timer_expired_t deadline_expired;
			deadline_timer_check(deadline_timer, &deadline_expired);
 80035f4:	2412      	movs	r4, #18
 80035f6:	193a      	adds	r2, r7, r4
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	0011      	movs	r1, r2
 80035fc:	0018      	movs	r0, r3
 80035fe:	f7fe fdb1 	bl	8002164 <deadline_timer_check>

			if(deadline_expired == TIMER_EXPIRED_TRUE)
 8003602:	193b      	adds	r3, r7, r4
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d102      	bne.n	8003610 <motion_uv_ctrl_wait_fsm+0x1a4>
			{
				*fsm_state = MOTION_LIGHT_UV_TURN_OFF_LIGHT;
 800360a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800360c:	2209      	movs	r2, #9
 800360e:	701a      	strb	r2, [r3, #0]
			else
			{
				//Do nothing
			}

			if(*motion_sensed == MOTION_ISR_UNATTENDED)
 8003610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	2b02      	cmp	r3, #2
 8003616:	d12d      	bne.n	8003674 <motion_uv_ctrl_wait_fsm+0x208>
			{
				*motion_sensed = MOTION_ISR_ATTENDED;
 8003618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800361a:	2200      	movs	r2, #0
 800361c:	701a      	strb	r2, [r3, #0]
				*fsm_state = MOTION_LIGHT_UV_ABORT;
 800361e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003620:	220a      	movs	r2, #10
 8003622:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003624:	e026      	b.n	8003674 <motion_uv_ctrl_wait_fsm+0x208>
		case MOTION_LIGHT_UV_ABORT:

			*fsm_state = MOTION_LIGHT_UV_TURN_OFF_LIGHT;
 8003626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003628:	2209      	movs	r2, #9
 800362a:	701a      	strb	r2, [r3, #0]
			break;
 800362c:	e023      	b.n	8003676 <motion_uv_ctrl_wait_fsm+0x20a>
		case MOTION_LIGHT_UV_TURN_OFF_LIGHT:
			//this is done in another fsm
			deadline_timer_force_expiration(deadline_timer);
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	0018      	movs	r0, r3
 8003632:	f7fe fd89 	bl	8002148 <deadline_timer_force_expiration>
			deadline_timer_force_expiration(deadline_timeout);
 8003636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003638:	0018      	movs	r0, r3
 800363a:	f7fe fd85 	bl	8002148 <deadline_timer_force_expiration>
			deadline_timer_force_expiration(deadline_wait_timeout);
 800363e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003640:	0018      	movs	r0, r3
 8003642:	f7fe fd81 	bl	8002148 <deadline_timer_force_expiration>
			button_uv->push_status = BUTTON_PUSH_OFF;
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	2200      	movs	r2, #0
 800364a:	709a      	strb	r2, [r3, #2]

			//Send signal to turn off UV lamp
#ifdef LIGHT_AS_ACTUATOR
			light_ask_off_pulse_fsm(light_uv);
#else	//LIGHT_AS_ACTUATOR
			relay_ask_off_pulse_fsm(light_uv);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	0018      	movs	r0, r3
 8003650:	f7fe f857 	bl	8001702 <relay_ask_off_pulse_fsm>
#endif	//LIGHT_AS_ACTUATOR

			//Send signal stop LED indicator
			led_signal_stop(signal);
 8003654:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003656:	0018      	movs	r0, r3
 8003658:	f7fd f97a 	bl	8000950 <led_signal_stop>


			*fsm_state = MOTION_LIGHT_UV_IDLE;
 800365c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800365e:	2200      	movs	r2, #0
 8003660:	701a      	strb	r2, [r3, #0]
			break;
 8003662:	e008      	b.n	8003676 <motion_uv_ctrl_wait_fsm+0x20a>
		default:
			*fsm_state = MOTION_LIGHT_UV_IDLE;
 8003664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003666:	2200      	movs	r2, #0
 8003668:	701a      	strb	r2, [r3, #0]
			break;
 800366a:	e004      	b.n	8003676 <motion_uv_ctrl_wait_fsm+0x20a>
			break;
 800366c:	46c0      	nop			; (mov r8, r8)
 800366e:	e002      	b.n	8003676 <motion_uv_ctrl_wait_fsm+0x20a>
			break;
 8003670:	46c0      	nop			; (mov r8, r8)
 8003672:	e000      	b.n	8003676 <motion_uv_ctrl_wait_fsm+0x20a>
			break;
 8003674:	46c0      	nop			; (mov r8, r8)
	}

	button_uv->edge_attended = button_isr_status;
 8003676:	2317      	movs	r3, #23
 8003678:	18fb      	adds	r3, r7, r3
 800367a:	781a      	ldrb	r2, [r3, #0]
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	70da      	strb	r2, [r3, #3]
}
 8003680:	46c0      	nop			; (mov r8, r8)
 8003682:	46bd      	mov	sp, r7
 8003684:	b006      	add	sp, #24
 8003686:	bdb0      	pop	{r4, r5, r7, pc}
 8003688:	08006354 	.word	0x08006354

0800368c <direct_light_control_fsm>:
void direct_light_control_fsm(relay_t *light,
								button_t *button,
								deadline_timer_t *deadline_timer,
								motion_light_no_motion_state_t *fsm_state)
#endif	//LIGHT_AS_ACTUATOR
{
 800368c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800368e:	b08b      	sub	sp, #44	; 0x2c
 8003690:	af04      	add	r7, sp, #16
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
 8003698:	603b      	str	r3, [r7, #0]

	button_isr_status_t button_isr_status;
	button_edge_t edge = button->edge;
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	785a      	ldrb	r2, [r3, #1]
 800369e:	2516      	movs	r5, #22
 80036a0:	197b      	adds	r3, r7, r5
 80036a2:	701a      	strb	r2, [r3, #0]
	button_status_t button_status = BUTTON_OFF;
 80036a4:	2315      	movs	r3, #21
 80036a6:	18fb      	adds	r3, r7, r3
 80036a8:	2200      	movs	r2, #0
 80036aa:	701a      	strb	r2, [r3, #0]

	button_check_isr_request(*button, &button_isr_status, &edge);
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	197a      	adds	r2, r7, r5
 80036b0:	9203      	str	r2, [sp, #12]
 80036b2:	2617      	movs	r6, #23
 80036b4:	19ba      	adds	r2, r7, r6
 80036b6:	9202      	str	r2, [sp, #8]
 80036b8:	466a      	mov	r2, sp
 80036ba:	0011      	movs	r1, r2
 80036bc:	001a      	movs	r2, r3
 80036be:	3210      	adds	r2, #16
 80036c0:	ca11      	ldmia	r2!, {r0, r4}
 80036c2:	c111      	stmia	r1!, {r0, r4}
 80036c4:	6818      	ldr	r0, [r3, #0]
 80036c6:	6859      	ldr	r1, [r3, #4]
 80036c8:	689a      	ldr	r2, [r3, #8]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	f7fd f803 	bl	80006d6 <button_check_isr_request>

	if( button_isr_status == BUTTON_ISR_UNATTENDED)
 80036d0:	19bb      	adds	r3, r7, r6
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d10d      	bne.n	80036f4 <direct_light_control_fsm+0x68>
	{
		button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 80036d8:	19bb      	adds	r3, r7, r6
 80036da:	2200      	movs	r2, #0
 80036dc:	701a      	strb	r2, [r3, #0]

		if(edge == BUTTON_EDGE_NEGATIVE)
 80036de:	197b      	adds	r3, r7, r5
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d103      	bne.n	80036ee <direct_light_control_fsm+0x62>
		{
			*fsm_state = NO_MOTION_LIGHT_TURN_OFF_LIGHT;
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	2203      	movs	r2, #3
 80036ea:	701a      	strb	r2, [r3, #0]
 80036ec:	e002      	b.n	80036f4 <direct_light_control_fsm+0x68>
		}
		else
		{
			*fsm_state =  NO_MOTION_LIGHT_TURN_ON_LIGHT;
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	2202      	movs	r2, #2
 80036f2:	701a      	strb	r2, [r3, #0]
		}
	}

	switch(*fsm_state)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	2b03      	cmp	r3, #3
 80036fa:	d021      	beq.n	8003740 <direct_light_control_fsm+0xb4>
 80036fc:	dc28      	bgt.n	8003750 <direct_light_control_fsm+0xc4>
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d007      	beq.n	8003712 <direct_light_control_fsm+0x86>
 8003702:	dc25      	bgt.n	8003750 <direct_light_control_fsm+0xc4>
 8003704:	2b00      	cmp	r3, #0
 8003706:	d002      	beq.n	800370e <direct_light_control_fsm+0x82>
 8003708:	2b01      	cmp	r3, #1
 800370a:	d00a      	beq.n	8003722 <direct_light_control_fsm+0x96>
 800370c:	e020      	b.n	8003750 <direct_light_control_fsm+0xc4>
	{
		case NO_MOTION_LIGHT_IDLE:

			__NOP();//Do nothing
 800370e:	46c0      	nop			; (mov r8, r8)

			break;
 8003710:	e023      	b.n	800375a <direct_light_control_fsm+0xce>

			//this is done in another fsm
#ifdef LIGHT_AS_ACTUATOR
			light_ask_on_pulse_fsm(light);
#else	//LIGHT_AS_ACTUATOR
			relay_ask_on_pulse_fsm(light);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	0018      	movs	r0, r3
 8003716:	f7fe f81b 	bl	8001750 <relay_ask_on_pulse_fsm>
#endif	//LIGHT_AS_ACTUATOR
			*fsm_state = NO_MOTION_LIGHT_CHECK_BUTTON;
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2201      	movs	r2, #1
 800371e:	701a      	strb	r2, [r3, #0]

			break;
 8003720:	e01b      	b.n	800375a <direct_light_control_fsm+0xce>
		case NO_MOTION_LIGHT_CHECK_BUTTON:
			//This updates the timer count
			button_get_status(button, &button_status);
 8003722:	2415      	movs	r4, #21
 8003724:	193a      	adds	r2, r7, r4
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	0011      	movs	r1, r2
 800372a:	0018      	movs	r0, r3
 800372c:	f7fc ffae 	bl	800068c <button_get_status>

			//TODO: (low) This step is just to ensure things are done
			if(button_status == BUTTON_OFF)
 8003730:	193b      	adds	r3, r7, r4
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d10f      	bne.n	8003758 <direct_light_control_fsm+0xcc>
			{
				*fsm_state = NO_MOTION_LIGHT_TURN_OFF_LIGHT;
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	2203      	movs	r2, #3
 800373c:	701a      	strb	r2, [r3, #0]
			}

			break;
 800373e:	e00b      	b.n	8003758 <direct_light_control_fsm+0xcc>
		case NO_MOTION_LIGHT_TURN_OFF_LIGHT:
			//this is done in another fsm
#ifdef LIGHT_AS_ACTUATOR
			light_ask_off_pulse_fsm(light);
#else	//LIGHT_AS_ACTUATOR
			relay_ask_off_pulse_fsm(light);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	0018      	movs	r0, r3
 8003744:	f7fd ffdd 	bl	8001702 <relay_ask_off_pulse_fsm>
#endif	//LIGHT_AS_ACTUATOR
			*fsm_state = NO_MOTION_LIGHT_IDLE;
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	2200      	movs	r2, #0
 800374c:	701a      	strb	r2, [r3, #0]
			break;
 800374e:	e004      	b.n	800375a <direct_light_control_fsm+0xce>
		default:
			*fsm_state = NO_MOTION_LIGHT_IDLE;
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	2200      	movs	r2, #0
 8003754:	701a      	strb	r2, [r3, #0]
			break;
 8003756:	e000      	b.n	800375a <direct_light_control_fsm+0xce>
			break;
 8003758:	46c0      	nop			; (mov r8, r8)
	}

	button->edge_attended = button_isr_status;
 800375a:	2317      	movs	r3, #23
 800375c:	18fb      	adds	r3, r7, r3
 800375e:	781a      	ldrb	r2, [r3, #0]
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	70da      	strb	r2, [r3, #3]

}
 8003764:	46c0      	nop			; (mov r8, r8)
 8003766:	46bd      	mov	sp, r7
 8003768:	b007      	add	sp, #28
 800376a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800376c <HAL_TIM_PeriodElapsedCallback>:

/**********************************ISR*****************************************/

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]

	if (htim == &htim17)
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	4b2a      	ldr	r3, [pc, #168]	; (8003820 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8003778:	429a      	cmp	r2, r3
 800377a:	d106      	bne.n	800378a <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		pyd1598_dl_readout_fsm(&motion_sensor.direct_link,
 800377c:	4b29      	ldr	r3, [pc, #164]	; (8003824 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800377e:	791a      	ldrb	r2, [r3, #4]
 8003780:	4b29      	ldr	r3, [pc, #164]	; (8003828 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8003782:	0011      	movs	r1, r2
 8003784:	0018      	movs	r0, r3
 8003786:	f7fd f9f3 	bl	8000b70 <pyd1598_dl_readout_fsm>
											motion_sensor.serin.config.op_mode);
	}
	if (htim == &htim14)
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	4b27      	ldr	r3, [pc, #156]	; (800382c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800378e:	429a      	cmp	r2, r3
 8003790:	d105      	bne.n	800379e <HAL_TIM_PeriodElapsedCallback+0x32>
	{
		pyd1598_serin_send_datagram_fsm(&motion_sensor.serin,
 8003792:	4b24      	ldr	r3, [pc, #144]	; (8003824 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8003794:	4823      	ldr	r0, [pc, #140]	; (8003824 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8003796:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003798:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800379a:	f7fd fb51 	bl	8000e40 <pyd1598_serin_send_datagram_fsm>
	if (htim == &htim1)
	{
//		increment_timer();
	}

	if (htim == &htim16)
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	4b23      	ldr	r3, [pc, #140]	; (8003830 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d137      	bne.n	8003816 <HAL_TIM_PeriodElapsedCallback+0xaa>
	{

		//TODO: (low)can I change this to the infinite while loop in the main?
		deadline_timer_count(&deadline_timer_light_1);
 80037a6:	4b23      	ldr	r3, [pc, #140]	; (8003834 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80037a8:	0018      	movs	r0, r3
 80037aa:	f7fe fd05 	bl	80021b8 <deadline_timer_count>
		deadline_timer_count(&deadline_timer_light_2);
 80037ae:	4b22      	ldr	r3, [pc, #136]	; (8003838 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80037b0:	0018      	movs	r0, r3
 80037b2:	f7fe fd01 	bl	80021b8 <deadline_timer_count>
		deadline_timer_count(&deadline_timer_uv);
 80037b6:	4b21      	ldr	r3, [pc, #132]	; (800383c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80037b8:	0018      	movs	r0, r3
 80037ba:	f7fe fcfd 	bl	80021b8 <deadline_timer_count>
		deadline_timer_count(&deadline_buttons);
 80037be:	4b20      	ldr	r3, [pc, #128]	; (8003840 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80037c0:	0018      	movs	r0, r3
 80037c2:	f7fe fcf9 	bl	80021b8 <deadline_timer_count>
		//
		deadline_timer_count(&deadline_motion_light_1);
 80037c6:	4b1f      	ldr	r3, [pc, #124]	; (8003844 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80037c8:	0018      	movs	r0, r3
 80037ca:	f7fe fcf5 	bl	80021b8 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_light_2);
 80037ce:	4b1e      	ldr	r3, [pc, #120]	; (8003848 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80037d0:	0018      	movs	r0, r3
 80037d2:	f7fe fcf1 	bl	80021b8 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_uv);
 80037d6:	4b1d      	ldr	r3, [pc, #116]	; (800384c <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80037d8:	0018      	movs	r0, r3
 80037da:	f7fe fced 	bl	80021b8 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_uv_safe);
 80037de:	4b1c      	ldr	r3, [pc, #112]	; (8003850 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80037e0:	0018      	movs	r0, r3
 80037e2:	f7fe fce9 	bl	80021b8 <deadline_timer_count>

		deadline_timer_count(&deadline_led_indicator);
 80037e6:	4b1b      	ldr	r3, [pc, #108]	; (8003854 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80037e8:	0018      	movs	r0, r3
 80037ea:	f7fe fce5 	bl	80021b8 <deadline_timer_count>

		deadline_timer_count(&deadline_motion_uv_timeout);
 80037ee:	4b1a      	ldr	r3, [pc, #104]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80037f0:	0018      	movs	r0, r3
 80037f2:	f7fe fce1 	bl	80021b8 <deadline_timer_count>
		deadline_timer_count(&deadline_uv_wait_timeout);
 80037f6:	4b19      	ldr	r3, [pc, #100]	; (800385c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80037f8:	0018      	movs	r0, r3
 80037fa:	f7fe fcdd 	bl	80021b8 <deadline_timer_count>

		deadline_timer_count(&ctrl_timer);
 80037fe:	4b18      	ldr	r3, [pc, #96]	; (8003860 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8003800:	0018      	movs	r0, r3
 8003802:	f7fe fcd9 	bl	80021b8 <deadline_timer_count>
		deadline_timer_count(&vyv_timeoff);
 8003806:	4b17      	ldr	r3, [pc, #92]	; (8003864 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003808:	0018      	movs	r0, r3
 800380a:	f7fe fcd5 	bl	80021b8 <deadline_timer_count>

		deadline_timer_increment(&general_clock);
 800380e:	4b16      	ldr	r3, [pc, #88]	; (8003868 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003810:	0018      	movs	r0, r3
 8003812:	f7fe fd1f 	bl	8002254 <deadline_timer_increment>

	}



}
 8003816:	46c0      	nop			; (mov r8, r8)
 8003818:	46bd      	mov	sp, r7
 800381a:	b002      	add	sp, #8
 800381c:	bd80      	pop	{r7, pc}
 800381e:	46c0      	nop			; (mov r8, r8)
 8003820:	200008d0 	.word	0x200008d0
 8003824:	20000088 	.word	0x20000088
 8003828:	200000a8 	.word	0x200000a8
 800382c:	20000838 	.word	0x20000838
 8003830:	20000884 	.word	0x20000884
 8003834:	20000108 	.word	0x20000108
 8003838:	20000170 	.word	0x20000170
 800383c:	200001d8 	.word	0x200001d8
 8003840:	20000258 	.word	0x20000258
 8003844:	20000390 	.word	0x20000390
 8003848:	20000418 	.word	0x20000418
 800384c:	200004a0 	.word	0x200004a0
 8003850:	20000520 	.word	0x20000520
 8003854:	20000328 	.word	0x20000328
 8003858:	200005a0 	.word	0x200005a0
 800385c:	20000620 	.word	0x20000620
 8003860:	20000690 	.word	0x20000690
 8003864:	200006f8 	.word	0x200006f8
 8003868:	20000240 	.word	0x20000240

0800386c <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	0002      	movs	r2, r0
 8003874:	1dbb      	adds	r3, r7, #6
 8003876:	801a      	strh	r2, [r3, #0]


	if(GPIO_Pin == motion_sensor.direct_link.hardware_inteface.pin)
 8003878:	4b24      	ldr	r3, [pc, #144]	; (800390c <HAL_GPIO_EXTI_Rising_Callback+0xa0>)
 800387a:	2248      	movs	r2, #72	; 0x48
 800387c:	5a9b      	ldrh	r3, [r3, r2]
 800387e:	1dba      	adds	r2, r7, #6
 8003880:	8812      	ldrh	r2, [r2, #0]
 8003882:	429a      	cmp	r2, r3
 8003884:	d107      	bne.n	8003896 <HAL_GPIO_EXTI_Rising_Callback+0x2a>
	{
//		pyd1598_direct_link_isr_init_set();
		motion_sensor.direct_link.start_fsm = true;
 8003886:	4b21      	ldr	r3, [pc, #132]	; (800390c <HAL_GPIO_EXTI_Rising_Callback+0xa0>)
 8003888:	2241      	movs	r2, #65	; 0x41
 800388a:	2101      	movs	r1, #1
 800388c:	5499      	strb	r1, [r3, r2]
		TIM17->CNT = 0;
 800388e:	4b20      	ldr	r3, [pc, #128]	; (8003910 <HAL_GPIO_EXTI_Rising_Callback+0xa4>)
 8003890:	2200      	movs	r2, #0
 8003892:	625a      	str	r2, [r3, #36]	; 0x24
 8003894:	e000      	b.n	8003898 <HAL_GPIO_EXTI_Rising_Callback+0x2c>
	}
	else
	{
		__NOP();
 8003896:	46c0      	nop			; (mov r8, r8)
	}

	if(GPIO_Pin == button_light_1.hardware_input.pin)
 8003898:	4b1e      	ldr	r3, [pc, #120]	; (8003914 <HAL_GPIO_EXTI_Rising_Callback+0xa8>)
 800389a:	891b      	ldrh	r3, [r3, #8]
 800389c:	1dba      	adds	r2, r7, #6
 800389e:	8812      	ldrh	r2, [r2, #0]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d10b      	bne.n	80038bc <HAL_GPIO_EXTI_Rising_Callback+0x50>
	{
		if(button_light_1.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 80038a4:	4b1b      	ldr	r3, [pc, #108]	; (8003914 <HAL_GPIO_EXTI_Rising_Callback+0xa8>)
 80038a6:	7b5b      	ldrb	r3, [r3, #13]
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d107      	bne.n	80038bc <HAL_GPIO_EXTI_Rising_Callback+0x50>
		{
			button_positive_edge_detected(&button_light_1);
 80038ac:	4b19      	ldr	r3, [pc, #100]	; (8003914 <HAL_GPIO_EXTI_Rising_Callback+0xa8>)
 80038ae:	0018      	movs	r0, r3
 80038b0:	f7fc fec6 	bl	8000640 <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 80038b4:	4b18      	ldr	r3, [pc, #96]	; (8003918 <HAL_GPIO_EXTI_Rising_Callback+0xac>)
 80038b6:	0018      	movs	r0, r3
 80038b8:	f7fe fc8b 	bl	80021d2 <deadline_timer_set_initial_time>
		}

	}
	if(GPIO_Pin == button_light_2.hardware_input.pin)
 80038bc:	4b17      	ldr	r3, [pc, #92]	; (800391c <HAL_GPIO_EXTI_Rising_Callback+0xb0>)
 80038be:	891b      	ldrh	r3, [r3, #8]
 80038c0:	1dba      	adds	r2, r7, #6
 80038c2:	8812      	ldrh	r2, [r2, #0]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d10b      	bne.n	80038e0 <HAL_GPIO_EXTI_Rising_Callback+0x74>
	{
		if(button_light_2.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 80038c8:	4b14      	ldr	r3, [pc, #80]	; (800391c <HAL_GPIO_EXTI_Rising_Callback+0xb0>)
 80038ca:	7b5b      	ldrb	r3, [r3, #13]
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d107      	bne.n	80038e0 <HAL_GPIO_EXTI_Rising_Callback+0x74>
		{
			button_positive_edge_detected(&button_light_2);
 80038d0:	4b12      	ldr	r3, [pc, #72]	; (800391c <HAL_GPIO_EXTI_Rising_Callback+0xb0>)
 80038d2:	0018      	movs	r0, r3
 80038d4:	f7fc feb4 	bl	8000640 <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 80038d8:	4b0f      	ldr	r3, [pc, #60]	; (8003918 <HAL_GPIO_EXTI_Rising_Callback+0xac>)
 80038da:	0018      	movs	r0, r3
 80038dc:	f7fe fc79 	bl	80021d2 <deadline_timer_set_initial_time>
		}
	}
	if(GPIO_Pin == button_uv.hardware_input.pin)
 80038e0:	4b0f      	ldr	r3, [pc, #60]	; (8003920 <HAL_GPIO_EXTI_Rising_Callback+0xb4>)
 80038e2:	891b      	ldrh	r3, [r3, #8]
 80038e4:	1dba      	adds	r2, r7, #6
 80038e6:	8812      	ldrh	r2, [r2, #0]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d10b      	bne.n	8003904 <HAL_GPIO_EXTI_Rising_Callback+0x98>
	{
		if(button_uv.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 80038ec:	4b0c      	ldr	r3, [pc, #48]	; (8003920 <HAL_GPIO_EXTI_Rising_Callback+0xb4>)
 80038ee:	7b5b      	ldrb	r3, [r3, #13]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d107      	bne.n	8003904 <HAL_GPIO_EXTI_Rising_Callback+0x98>
		{
			button_positive_edge_detected(&button_uv);
 80038f4:	4b0a      	ldr	r3, [pc, #40]	; (8003920 <HAL_GPIO_EXTI_Rising_Callback+0xb4>)
 80038f6:	0018      	movs	r0, r3
 80038f8:	f7fc fea2 	bl	8000640 <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 80038fc:	4b06      	ldr	r3, [pc, #24]	; (8003918 <HAL_GPIO_EXTI_Rising_Callback+0xac>)
 80038fe:	0018      	movs	r0, r3
 8003900:	f7fe fc67 	bl	80021d2 <deadline_timer_set_initial_time>
		}
	}
}
 8003904:	46c0      	nop			; (mov r8, r8)
 8003906:	46bd      	mov	sp, r7
 8003908:	b002      	add	sp, #8
 800390a:	bd80      	pop	{r7, pc}
 800390c:	20000088 	.word	0x20000088
 8003910:	40014800 	.word	0x40014800
 8003914:	200002d8 	.word	0x200002d8
 8003918:	20000258 	.word	0x20000258
 800391c:	200002f0 	.word	0x200002f0
 8003920:	20000308 	.word	0x20000308

08003924 <HAL_GPIO_EXTI_Falling_Callback>:


void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	0002      	movs	r2, r0
 800392c:	1dbb      	adds	r3, r7, #6
 800392e:	801a      	strh	r2, [r3, #0]


	if(GPIO_Pin == button_light_1.hardware_input.pin)
 8003930:	4b1c      	ldr	r3, [pc, #112]	; (80039a4 <HAL_GPIO_EXTI_Falling_Callback+0x80>)
 8003932:	891b      	ldrh	r3, [r3, #8]
 8003934:	1dba      	adds	r2, r7, #6
 8003936:	8812      	ldrh	r2, [r2, #0]
 8003938:	429a      	cmp	r2, r3
 800393a:	d10b      	bne.n	8003954 <HAL_GPIO_EXTI_Falling_Callback+0x30>
	{
		if(button_light_1.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 800393c:	4b19      	ldr	r3, [pc, #100]	; (80039a4 <HAL_GPIO_EXTI_Falling_Callback+0x80>)
 800393e:	7b5b      	ldrb	r3, [r3, #13]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d107      	bne.n	8003954 <HAL_GPIO_EXTI_Falling_Callback+0x30>
		{
			button_negative_edge_detected(&button_light_1);
 8003944:	4b17      	ldr	r3, [pc, #92]	; (80039a4 <HAL_GPIO_EXTI_Falling_Callback+0x80>)
 8003946:	0018      	movs	r0, r3
 8003948:	f7fc fe8d 	bl	8000666 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);
 800394c:	4b16      	ldr	r3, [pc, #88]	; (80039a8 <HAL_GPIO_EXTI_Falling_Callback+0x84>)
 800394e:	0018      	movs	r0, r3
 8003950:	f7fe fc3f 	bl	80021d2 <deadline_timer_set_initial_time>
		}
	}
	if(GPIO_Pin == button_light_2.hardware_input.pin)
 8003954:	4b15      	ldr	r3, [pc, #84]	; (80039ac <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 8003956:	891b      	ldrh	r3, [r3, #8]
 8003958:	1dba      	adds	r2, r7, #6
 800395a:	8812      	ldrh	r2, [r2, #0]
 800395c:	429a      	cmp	r2, r3
 800395e:	d10b      	bne.n	8003978 <HAL_GPIO_EXTI_Falling_Callback+0x54>
	{
		if(button_light_2.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8003960:	4b12      	ldr	r3, [pc, #72]	; (80039ac <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 8003962:	7b5b      	ldrb	r3, [r3, #13]
 8003964:	2b01      	cmp	r3, #1
 8003966:	d107      	bne.n	8003978 <HAL_GPIO_EXTI_Falling_Callback+0x54>
		{
			button_negative_edge_detected(&button_light_2);
 8003968:	4b10      	ldr	r3, [pc, #64]	; (80039ac <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 800396a:	0018      	movs	r0, r3
 800396c:	f7fc fe7b 	bl	8000666 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8003970:	4b0d      	ldr	r3, [pc, #52]	; (80039a8 <HAL_GPIO_EXTI_Falling_Callback+0x84>)
 8003972:	0018      	movs	r0, r3
 8003974:	f7fe fc2d 	bl	80021d2 <deadline_timer_set_initial_time>
		}
	}

	if(GPIO_Pin == button_uv.hardware_input.pin)
 8003978:	4b0d      	ldr	r3, [pc, #52]	; (80039b0 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 800397a:	891b      	ldrh	r3, [r3, #8]
 800397c:	1dba      	adds	r2, r7, #6
 800397e:	8812      	ldrh	r2, [r2, #0]
 8003980:	429a      	cmp	r2, r3
 8003982:	d10b      	bne.n	800399c <HAL_GPIO_EXTI_Falling_Callback+0x78>
	{
		if(button_uv.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8003984:	4b0a      	ldr	r3, [pc, #40]	; (80039b0 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 8003986:	7b5b      	ldrb	r3, [r3, #13]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d107      	bne.n	800399c <HAL_GPIO_EXTI_Falling_Callback+0x78>
		{
			button_negative_edge_detected(&button_uv);
 800398c:	4b08      	ldr	r3, [pc, #32]	; (80039b0 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 800398e:	0018      	movs	r0, r3
 8003990:	f7fc fe69 	bl	8000666 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8003994:	4b04      	ldr	r3, [pc, #16]	; (80039a8 <HAL_GPIO_EXTI_Falling_Callback+0x84>)
 8003996:	0018      	movs	r0, r3
 8003998:	f7fe fc1b 	bl	80021d2 <deadline_timer_set_initial_time>
		}
	}
}
 800399c:	46c0      	nop			; (mov r8, r8)
 800399e:	46bd      	mov	sp, r7
 80039a0:	b002      	add	sp, #8
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	200002d8 	.word	0x200002d8
 80039a8:	20000258 	.word	0x20000258
 80039ac:	200002f0 	.word	0x200002f0
 80039b0:	20000308 	.word	0x20000308

080039b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039b8:	b672      	cpsid	i
}
 80039ba:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80039bc:	e7fe      	b.n	80039bc <Error_Handler+0x8>
	...

080039c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039c6:	4b12      	ldr	r3, [pc, #72]	; (8003a10 <HAL_MspInit+0x50>)
 80039c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039ca:	4b11      	ldr	r3, [pc, #68]	; (8003a10 <HAL_MspInit+0x50>)
 80039cc:	2101      	movs	r1, #1
 80039ce:	430a      	orrs	r2, r1
 80039d0:	641a      	str	r2, [r3, #64]	; 0x40
 80039d2:	4b0f      	ldr	r3, [pc, #60]	; (8003a10 <HAL_MspInit+0x50>)
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	2201      	movs	r2, #1
 80039d8:	4013      	ands	r3, r2
 80039da:	607b      	str	r3, [r7, #4]
 80039dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039de:	4b0c      	ldr	r3, [pc, #48]	; (8003a10 <HAL_MspInit+0x50>)
 80039e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039e2:	4b0b      	ldr	r3, [pc, #44]	; (8003a10 <HAL_MspInit+0x50>)
 80039e4:	2180      	movs	r1, #128	; 0x80
 80039e6:	0549      	lsls	r1, r1, #21
 80039e8:	430a      	orrs	r2, r1
 80039ea:	63da      	str	r2, [r3, #60]	; 0x3c
 80039ec:	4b08      	ldr	r3, [pc, #32]	; (8003a10 <HAL_MspInit+0x50>)
 80039ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039f0:	2380      	movs	r3, #128	; 0x80
 80039f2:	055b      	lsls	r3, r3, #21
 80039f4:	4013      	ands	r3, r2
 80039f6:	603b      	str	r3, [r7, #0]
 80039f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 80039fa:	2008      	movs	r0, #8
 80039fc:	f000 fb74 	bl	80040e8 <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 8003a00:	2010      	movs	r0, #16
 8003a02:	f000 fb71 	bl	80040e8 <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	b002      	add	sp, #8
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	40021000 	.word	0x40021000

08003a14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a18:	e7fe      	b.n	8003a18 <NMI_Handler+0x4>

08003a1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a1e:	e7fe      	b.n	8003a1e <HardFault_Handler+0x4>

08003a20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003a24:	46c0      	nop			; (mov r8, r8)
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a2e:	46c0      	nop			; (mov r8, r8)
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a38:	f000 fb16 	bl	8004068 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a3c:	46c0      	nop			; (mov r8, r8)
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UV_IN_Pin);
 8003a46:	2004      	movs	r0, #4
 8003a48:	f000 fefe 	bl	8004848 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LAMP2_IN_Pin);
 8003a4c:	2008      	movs	r0, #8
 8003a4e:	f000 fefb 	bl	8004848 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8003a52:	46c0      	nop			; (mov r8, r8)
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIRLINK_Pin);
 8003a5c:	2080      	movs	r0, #128	; 0x80
 8003a5e:	f000 fef3 	bl	8004848 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LAMP1_IN_Pin);
 8003a62:	2380      	movs	r3, #128	; 0x80
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	0018      	movs	r0, r3
 8003a68:	f000 feee 	bl	8004848 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003a6c:	46c0      	nop			; (mov r8, r8)
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
	...

08003a74 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003a78:	4b03      	ldr	r3, [pc, #12]	; (8003a88 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	f001 fb9e 	bl	80051bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8003a80:	46c0      	nop			; (mov r8, r8)
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	46c0      	nop			; (mov r8, r8)
 8003a88:	200007a0 	.word	0x200007a0

08003a8c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003a90:	4b03      	ldr	r3, [pc, #12]	; (8003aa0 <TIM1_CC_IRQHandler+0x14>)
 8003a92:	0018      	movs	r0, r3
 8003a94:	f001 fb92 	bl	80051bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003a98:	46c0      	nop			; (mov r8, r8)
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	46c0      	nop			; (mov r8, r8)
 8003aa0:	200007a0 	.word	0x200007a0

08003aa4 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003aa8:	4b03      	ldr	r3, [pc, #12]	; (8003ab8 <TIM14_IRQHandler+0x14>)
 8003aaa:	0018      	movs	r0, r3
 8003aac:	f001 fb86 	bl	80051bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003ab0:	46c0      	nop			; (mov r8, r8)
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	46c0      	nop			; (mov r8, r8)
 8003ab8:	20000838 	.word	0x20000838

08003abc <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003ac0:	4b03      	ldr	r3, [pc, #12]	; (8003ad0 <TIM16_IRQHandler+0x14>)
 8003ac2:	0018      	movs	r0, r3
 8003ac4:	f001 fb7a 	bl	80051bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8003ac8:	46c0      	nop			; (mov r8, r8)
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	46c0      	nop			; (mov r8, r8)
 8003ad0:	20000884 	.word	0x20000884

08003ad4 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8003ad8:	4b03      	ldr	r3, [pc, #12]	; (8003ae8 <TIM17_IRQHandler+0x14>)
 8003ada:	0018      	movs	r0, r3
 8003adc:	f001 fb6e 	bl	80051bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8003ae0:	46c0      	nop			; (mov r8, r8)
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	46c0      	nop			; (mov r8, r8)
 8003ae8:	200008d0 	.word	0x200008d0

08003aec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b086      	sub	sp, #24
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003af4:	4a14      	ldr	r2, [pc, #80]	; (8003b48 <_sbrk+0x5c>)
 8003af6:	4b15      	ldr	r3, [pc, #84]	; (8003b4c <_sbrk+0x60>)
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b00:	4b13      	ldr	r3, [pc, #76]	; (8003b50 <_sbrk+0x64>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d102      	bne.n	8003b0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b08:	4b11      	ldr	r3, [pc, #68]	; (8003b50 <_sbrk+0x64>)
 8003b0a:	4a12      	ldr	r2, [pc, #72]	; (8003b54 <_sbrk+0x68>)
 8003b0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b0e:	4b10      	ldr	r3, [pc, #64]	; (8003b50 <_sbrk+0x64>)
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	18d3      	adds	r3, r2, r3
 8003b16:	693a      	ldr	r2, [r7, #16]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d207      	bcs.n	8003b2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b1c:	f002 fb78 	bl	8006210 <__errno>
 8003b20:	0003      	movs	r3, r0
 8003b22:	220c      	movs	r2, #12
 8003b24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b26:	2301      	movs	r3, #1
 8003b28:	425b      	negs	r3, r3
 8003b2a:	e009      	b.n	8003b40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b2c:	4b08      	ldr	r3, [pc, #32]	; (8003b50 <_sbrk+0x64>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b32:	4b07      	ldr	r3, [pc, #28]	; (8003b50 <_sbrk+0x64>)
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	18d2      	adds	r2, r2, r3
 8003b3a:	4b05      	ldr	r3, [pc, #20]	; (8003b50 <_sbrk+0x64>)
 8003b3c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
}
 8003b40:	0018      	movs	r0, r3
 8003b42:	46bd      	mov	sp, r7
 8003b44:	b006      	add	sp, #24
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	20001800 	.word	0x20001800
 8003b4c:	00000400 	.word	0x00000400
 8003b50:	2000079c 	.word	0x2000079c
 8003b54:	20000a68 	.word	0x20000a68

08003b58 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003b5c:	4b03      	ldr	r3, [pc, #12]	; (8003b6c <SystemInit+0x14>)
 8003b5e:	2280      	movs	r2, #128	; 0x80
 8003b60:	0512      	lsls	r2, r2, #20
 8003b62:	609a      	str	r2, [r3, #8]
#endif
}
 8003b64:	46c0      	nop			; (mov r8, r8)
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	46c0      	nop			; (mov r8, r8)
 8003b6c:	e000ed00 	.word	0xe000ed00

08003b70 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b088      	sub	sp, #32
 8003b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b76:	2310      	movs	r3, #16
 8003b78:	18fb      	adds	r3, r7, r3
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	2310      	movs	r3, #16
 8003b7e:	001a      	movs	r2, r3
 8003b80:	2100      	movs	r1, #0
 8003b82:	f002 fb2b 	bl	80061dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b86:	1d3b      	adds	r3, r7, #4
 8003b88:	0018      	movs	r0, r3
 8003b8a:	230c      	movs	r3, #12
 8003b8c:	001a      	movs	r2, r3
 8003b8e:	2100      	movs	r1, #0
 8003b90:	f002 fb24 	bl	80061dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003b94:	4b21      	ldr	r3, [pc, #132]	; (8003c1c <MX_TIM1_Init+0xac>)
 8003b96:	4a22      	ldr	r2, [pc, #136]	; (8003c20 <MX_TIM1_Init+0xb0>)
 8003b98:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 48-1;
 8003b9a:	4b20      	ldr	r3, [pc, #128]	; (8003c1c <MX_TIM1_Init+0xac>)
 8003b9c:	222f      	movs	r2, #47	; 0x2f
 8003b9e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ba0:	4b1e      	ldr	r3, [pc, #120]	; (8003c1c <MX_TIM1_Init+0xac>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8003ba6:	4b1d      	ldr	r3, [pc, #116]	; (8003c1c <MX_TIM1_Init+0xac>)
 8003ba8:	22fa      	movs	r2, #250	; 0xfa
 8003baa:	0092      	lsls	r2, r2, #2
 8003bac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bae:	4b1b      	ldr	r3, [pc, #108]	; (8003c1c <MX_TIM1_Init+0xac>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003bb4:	4b19      	ldr	r3, [pc, #100]	; (8003c1c <MX_TIM1_Init+0xac>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bba:	4b18      	ldr	r3, [pc, #96]	; (8003c1c <MX_TIM1_Init+0xac>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003bc0:	4b16      	ldr	r3, [pc, #88]	; (8003c1c <MX_TIM1_Init+0xac>)
 8003bc2:	0018      	movs	r0, r3
 8003bc4:	f001 f99a 	bl	8004efc <HAL_TIM_Base_Init>
 8003bc8:	1e03      	subs	r3, r0, #0
 8003bca:	d001      	beq.n	8003bd0 <MX_TIM1_Init+0x60>
  {
    Error_Handler();
 8003bcc:	f7ff fef2 	bl	80039b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bd0:	2110      	movs	r1, #16
 8003bd2:	187b      	adds	r3, r7, r1
 8003bd4:	2280      	movs	r2, #128	; 0x80
 8003bd6:	0152      	lsls	r2, r2, #5
 8003bd8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003bda:	187a      	adds	r2, r7, r1
 8003bdc:	4b0f      	ldr	r3, [pc, #60]	; (8003c1c <MX_TIM1_Init+0xac>)
 8003bde:	0011      	movs	r1, r2
 8003be0:	0018      	movs	r0, r3
 8003be2:	f001 fc4d 	bl	8005480 <HAL_TIM_ConfigClockSource>
 8003be6:	1e03      	subs	r3, r0, #0
 8003be8:	d001      	beq.n	8003bee <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8003bea:	f7ff fee3 	bl	80039b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8003bee:	1d3b      	adds	r3, r7, #4
 8003bf0:	2240      	movs	r2, #64	; 0x40
 8003bf2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003bf4:	1d3b      	adds	r3, r7, #4
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bfa:	1d3b      	adds	r3, r7, #4
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003c00:	1d3a      	adds	r2, r7, #4
 8003c02:	4b06      	ldr	r3, [pc, #24]	; (8003c1c <MX_TIM1_Init+0xac>)
 8003c04:	0011      	movs	r1, r2
 8003c06:	0018      	movs	r0, r3
 8003c08:	f002 f9b0 	bl	8005f6c <HAL_TIMEx_MasterConfigSynchronization>
 8003c0c:	1e03      	subs	r3, r0, #0
 8003c0e:	d001      	beq.n	8003c14 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8003c10:	f7ff fed0 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003c14:	46c0      	nop			; (mov r8, r8)
 8003c16:	46bd      	mov	sp, r7
 8003c18:	b008      	add	sp, #32
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	200007a0 	.word	0x200007a0
 8003c20:	40012c00 	.word	0x40012c00

08003c24 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b090      	sub	sp, #64	; 0x40
 8003c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8003c2a:	232c      	movs	r3, #44	; 0x2c
 8003c2c:	18fb      	adds	r3, r7, r3
 8003c2e:	0018      	movs	r0, r3
 8003c30:	2314      	movs	r3, #20
 8003c32:	001a      	movs	r2, r3
 8003c34:	2100      	movs	r1, #0
 8003c36:	f002 fad1 	bl	80061dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c3a:	2320      	movs	r3, #32
 8003c3c:	18fb      	adds	r3, r7, r3
 8003c3e:	0018      	movs	r0, r3
 8003c40:	230c      	movs	r3, #12
 8003c42:	001a      	movs	r2, r3
 8003c44:	2100      	movs	r1, #0
 8003c46:	f002 fac9 	bl	80061dc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003c4a:	1d3b      	adds	r3, r7, #4
 8003c4c:	0018      	movs	r0, r3
 8003c4e:	231c      	movs	r3, #28
 8003c50:	001a      	movs	r2, r3
 8003c52:	2100      	movs	r1, #0
 8003c54:	f002 fac2 	bl	80061dc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003c58:	4b33      	ldr	r3, [pc, #204]	; (8003d28 <MX_TIM3_Init+0x104>)
 8003c5a:	4a34      	ldr	r2, [pc, #208]	; (8003d2c <MX_TIM3_Init+0x108>)
 8003c5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47;
 8003c5e:	4b32      	ldr	r3, [pc, #200]	; (8003d28 <MX_TIM3_Init+0x104>)
 8003c60:	222f      	movs	r2, #47	; 0x2f
 8003c62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c64:	4b30      	ldr	r3, [pc, #192]	; (8003d28 <MX_TIM3_Init+0x104>)
 8003c66:	2200      	movs	r2, #0
 8003c68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003c6a:	4b2f      	ldr	r3, [pc, #188]	; (8003d28 <MX_TIM3_Init+0x104>)
 8003c6c:	4a30      	ldr	r2, [pc, #192]	; (8003d30 <MX_TIM3_Init+0x10c>)
 8003c6e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c70:	4b2d      	ldr	r3, [pc, #180]	; (8003d28 <MX_TIM3_Init+0x104>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c76:	4b2c      	ldr	r3, [pc, #176]	; (8003d28 <MX_TIM3_Init+0x104>)
 8003c78:	2200      	movs	r2, #0
 8003c7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003c7c:	4b2a      	ldr	r3, [pc, #168]	; (8003d28 <MX_TIM3_Init+0x104>)
 8003c7e:	0018      	movs	r0, r3
 8003c80:	f001 f93c 	bl	8004efc <HAL_TIM_Base_Init>
 8003c84:	1e03      	subs	r3, r0, #0
 8003c86:	d001      	beq.n	8003c8c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003c88:	f7ff fe94 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8003c8c:	4b26      	ldr	r3, [pc, #152]	; (8003d28 <MX_TIM3_Init+0x104>)
 8003c8e:	0018      	movs	r0, r3
 8003c90:	f001 f9da 	bl	8005048 <HAL_TIM_OC_Init>
 8003c94:	1e03      	subs	r3, r0, #0
 8003c96:	d001      	beq.n	8003c9c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8003c98:	f7ff fe8c 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 8003c9c:	4b22      	ldr	r3, [pc, #136]	; (8003d28 <MX_TIM3_Init+0x104>)
 8003c9e:	2108      	movs	r1, #8
 8003ca0:	0018      	movs	r0, r3
 8003ca2:	f001 fa31 	bl	8005108 <HAL_TIM_OnePulse_Init>
 8003ca6:	1e03      	subs	r3, r0, #0
 8003ca8:	d001      	beq.n	8003cae <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003caa:	f7ff fe83 	bl	80039b4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8003cae:	212c      	movs	r1, #44	; 0x2c
 8003cb0:	187b      	adds	r3, r7, r1
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8003cb6:	187b      	adds	r3, r7, r1
 8003cb8:	2210      	movs	r2, #16
 8003cba:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8003cbc:	187a      	adds	r2, r7, r1
 8003cbe:	4b1a      	ldr	r3, [pc, #104]	; (8003d28 <MX_TIM3_Init+0x104>)
 8003cc0:	0011      	movs	r1, r2
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	f001 fcb2 	bl	800562c <HAL_TIM_SlaveConfigSynchro>
 8003cc8:	1e03      	subs	r3, r0, #0
 8003cca:	d001      	beq.n	8003cd0 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8003ccc:	f7ff fe72 	bl	80039b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cd0:	2120      	movs	r1, #32
 8003cd2:	187b      	adds	r3, r7, r1
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cd8:	187b      	adds	r3, r7, r1
 8003cda:	2200      	movs	r2, #0
 8003cdc:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003cde:	187a      	adds	r2, r7, r1
 8003ce0:	4b11      	ldr	r3, [pc, #68]	; (8003d28 <MX_TIM3_Init+0x104>)
 8003ce2:	0011      	movs	r1, r2
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	f002 f941 	bl	8005f6c <HAL_TIMEx_MasterConfigSynchronization>
 8003cea:	1e03      	subs	r3, r0, #0
 8003cec:	d001      	beq.n	8003cf2 <MX_TIM3_Init+0xce>
  {
    Error_Handler();
 8003cee:	f7ff fe61 	bl	80039b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003cf2:	1d3b      	adds	r3, r7, #4
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 130;
 8003cf8:	1d3b      	adds	r3, r7, #4
 8003cfa:	2282      	movs	r2, #130	; 0x82
 8003cfc:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003cfe:	1d3b      	adds	r3, r7, #4
 8003d00:	2200      	movs	r2, #0
 8003d02:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d04:	1d3b      	adds	r3, r7, #4
 8003d06:	2200      	movs	r2, #0
 8003d08:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d0a:	1d39      	adds	r1, r7, #4
 8003d0c:	4b06      	ldr	r3, [pc, #24]	; (8003d28 <MX_TIM3_Init+0x104>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	0018      	movs	r0, r3
 8003d12:	f001 fb55 	bl	80053c0 <HAL_TIM_OC_ConfigChannel>
 8003d16:	1e03      	subs	r3, r0, #0
 8003d18:	d001      	beq.n	8003d1e <MX_TIM3_Init+0xfa>
  {
    Error_Handler();
 8003d1a:	f7ff fe4b 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003d1e:	46c0      	nop			; (mov r8, r8)
 8003d20:	46bd      	mov	sp, r7
 8003d22:	b010      	add	sp, #64	; 0x40
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	46c0      	nop			; (mov r8, r8)
 8003d28:	200007ec 	.word	0x200007ec
 8003d2c:	40000400 	.word	0x40000400
 8003d30:	0000ffff 	.word	0x0000ffff

08003d34 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003d38:	4b0e      	ldr	r3, [pc, #56]	; (8003d74 <MX_TIM14_Init+0x40>)
 8003d3a:	4a0f      	ldr	r2, [pc, #60]	; (8003d78 <MX_TIM14_Init+0x44>)
 8003d3c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 48-1;
 8003d3e:	4b0d      	ldr	r3, [pc, #52]	; (8003d74 <MX_TIM14_Init+0x40>)
 8003d40:	222f      	movs	r2, #47	; 0x2f
 8003d42:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d44:	4b0b      	ldr	r3, [pc, #44]	; (8003d74 <MX_TIM14_Init+0x40>)
 8003d46:	2200      	movs	r2, #0
 8003d48:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 145;
 8003d4a:	4b0a      	ldr	r3, [pc, #40]	; (8003d74 <MX_TIM14_Init+0x40>)
 8003d4c:	2291      	movs	r2, #145	; 0x91
 8003d4e:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d50:	4b08      	ldr	r3, [pc, #32]	; (8003d74 <MX_TIM14_Init+0x40>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d56:	4b07      	ldr	r3, [pc, #28]	; (8003d74 <MX_TIM14_Init+0x40>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003d5c:	4b05      	ldr	r3, [pc, #20]	; (8003d74 <MX_TIM14_Init+0x40>)
 8003d5e:	0018      	movs	r0, r3
 8003d60:	f001 f8cc 	bl	8004efc <HAL_TIM_Base_Init>
 8003d64:	1e03      	subs	r3, r0, #0
 8003d66:	d001      	beq.n	8003d6c <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8003d68:	f7ff fe24 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003d6c:	46c0      	nop			; (mov r8, r8)
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	46c0      	nop			; (mov r8, r8)
 8003d74:	20000838 	.word	0x20000838
 8003d78:	40002000 	.word	0x40002000

08003d7c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003d80:	4b10      	ldr	r3, [pc, #64]	; (8003dc4 <MX_TIM16_Init+0x48>)
 8003d82:	4a11      	ldr	r2, [pc, #68]	; (8003dc8 <MX_TIM16_Init+0x4c>)
 8003d84:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 48-1;
 8003d86:	4b0f      	ldr	r3, [pc, #60]	; (8003dc4 <MX_TIM16_Init+0x48>)
 8003d88:	222f      	movs	r2, #47	; 0x2f
 8003d8a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d8c:	4b0d      	ldr	r3, [pc, #52]	; (8003dc4 <MX_TIM16_Init+0x48>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000;
 8003d92:	4b0c      	ldr	r3, [pc, #48]	; (8003dc4 <MX_TIM16_Init+0x48>)
 8003d94:	22fa      	movs	r2, #250	; 0xfa
 8003d96:	0092      	lsls	r2, r2, #2
 8003d98:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d9a:	4b0a      	ldr	r3, [pc, #40]	; (8003dc4 <MX_TIM16_Init+0x48>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003da0:	4b08      	ldr	r3, [pc, #32]	; (8003dc4 <MX_TIM16_Init+0x48>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003da6:	4b07      	ldr	r3, [pc, #28]	; (8003dc4 <MX_TIM16_Init+0x48>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003dac:	4b05      	ldr	r3, [pc, #20]	; (8003dc4 <MX_TIM16_Init+0x48>)
 8003dae:	0018      	movs	r0, r3
 8003db0:	f001 f8a4 	bl	8004efc <HAL_TIM_Base_Init>
 8003db4:	1e03      	subs	r3, r0, #0
 8003db6:	d001      	beq.n	8003dbc <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8003db8:	f7ff fdfc 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003dbc:	46c0      	nop			; (mov r8, r8)
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	46c0      	nop			; (mov r8, r8)
 8003dc4:	20000884 	.word	0x20000884
 8003dc8:	40014400 	.word	0x40014400

08003dcc <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8003dd0:	4b0f      	ldr	r3, [pc, #60]	; (8003e10 <MX_TIM17_Init+0x44>)
 8003dd2:	4a10      	ldr	r2, [pc, #64]	; (8003e14 <MX_TIM17_Init+0x48>)
 8003dd4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 48-1;
 8003dd6:	4b0e      	ldr	r3, [pc, #56]	; (8003e10 <MX_TIM17_Init+0x44>)
 8003dd8:	222f      	movs	r2, #47	; 0x2f
 8003dda:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ddc:	4b0c      	ldr	r3, [pc, #48]	; (8003e10 <MX_TIM17_Init+0x44>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 130;
 8003de2:	4b0b      	ldr	r3, [pc, #44]	; (8003e10 <MX_TIM17_Init+0x44>)
 8003de4:	2282      	movs	r2, #130	; 0x82
 8003de6:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003de8:	4b09      	ldr	r3, [pc, #36]	; (8003e10 <MX_TIM17_Init+0x44>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8003dee:	4b08      	ldr	r3, [pc, #32]	; (8003e10 <MX_TIM17_Init+0x44>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003df4:	4b06      	ldr	r3, [pc, #24]	; (8003e10 <MX_TIM17_Init+0x44>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8003dfa:	4b05      	ldr	r3, [pc, #20]	; (8003e10 <MX_TIM17_Init+0x44>)
 8003dfc:	0018      	movs	r0, r3
 8003dfe:	f001 f87d 	bl	8004efc <HAL_TIM_Base_Init>
 8003e02:	1e03      	subs	r3, r0, #0
 8003e04:	d001      	beq.n	8003e0a <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8003e06:	f7ff fdd5 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8003e0a:	46c0      	nop			; (mov r8, r8)
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	200008d0 	.word	0x200008d0
 8003e14:	40014800 	.word	0x40014800

08003e18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b088      	sub	sp, #32
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a45      	ldr	r2, [pc, #276]	; (8003f3c <HAL_TIM_Base_MspInit+0x124>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d11e      	bne.n	8003e68 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e2a:	4b45      	ldr	r3, [pc, #276]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003e2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e2e:	4b44      	ldr	r3, [pc, #272]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003e30:	2180      	movs	r1, #128	; 0x80
 8003e32:	0109      	lsls	r1, r1, #4
 8003e34:	430a      	orrs	r2, r1
 8003e36:	641a      	str	r2, [r3, #64]	; 0x40
 8003e38:	4b41      	ldr	r3, [pc, #260]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003e3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e3c:	2380      	movs	r3, #128	; 0x80
 8003e3e:	011b      	lsls	r3, r3, #4
 8003e40:	4013      	ands	r3, r2
 8003e42:	61fb      	str	r3, [r7, #28]
 8003e44:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8003e46:	2200      	movs	r2, #0
 8003e48:	2100      	movs	r1, #0
 8003e4a:	200d      	movs	r0, #13
 8003e4c:	f000 fa2a 	bl	80042a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8003e50:	200d      	movs	r0, #13
 8003e52:	f000 fa3c 	bl	80042ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003e56:	2200      	movs	r2, #0
 8003e58:	2100      	movs	r1, #0
 8003e5a:	200e      	movs	r0, #14
 8003e5c:	f000 fa22 	bl	80042a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003e60:	200e      	movs	r0, #14
 8003e62:	f000 fa34 	bl	80042ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8003e66:	e064      	b.n	8003f32 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM3)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a35      	ldr	r2, [pc, #212]	; (8003f44 <HAL_TIM_Base_MspInit+0x12c>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d10c      	bne.n	8003e8c <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003e72:	4b33      	ldr	r3, [pc, #204]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003e74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e76:	4b32      	ldr	r3, [pc, #200]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003e78:	2102      	movs	r1, #2
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	63da      	str	r2, [r3, #60]	; 0x3c
 8003e7e:	4b30      	ldr	r3, [pc, #192]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e82:	2202      	movs	r2, #2
 8003e84:	4013      	ands	r3, r2
 8003e86:	61bb      	str	r3, [r7, #24]
 8003e88:	69bb      	ldr	r3, [r7, #24]
}
 8003e8a:	e052      	b.n	8003f32 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM14)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a2d      	ldr	r2, [pc, #180]	; (8003f48 <HAL_TIM_Base_MspInit+0x130>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d116      	bne.n	8003ec4 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003e96:	4b2a      	ldr	r3, [pc, #168]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003e98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e9a:	4b29      	ldr	r3, [pc, #164]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003e9c:	2180      	movs	r1, #128	; 0x80
 8003e9e:	0209      	lsls	r1, r1, #8
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	641a      	str	r2, [r3, #64]	; 0x40
 8003ea4:	4b26      	ldr	r3, [pc, #152]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003ea6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ea8:	2380      	movs	r3, #128	; 0x80
 8003eaa:	021b      	lsls	r3, r3, #8
 8003eac:	4013      	ands	r3, r2
 8003eae:	617b      	str	r3, [r7, #20]
 8003eb0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	2013      	movs	r0, #19
 8003eb8:	f000 f9f4 	bl	80042a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8003ebc:	2013      	movs	r0, #19
 8003ebe:	f000 fa06 	bl	80042ce <HAL_NVIC_EnableIRQ>
}
 8003ec2:	e036      	b.n	8003f32 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM16)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a20      	ldr	r2, [pc, #128]	; (8003f4c <HAL_TIM_Base_MspInit+0x134>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d116      	bne.n	8003efc <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003ece:	4b1c      	ldr	r3, [pc, #112]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003ed0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ed2:	4b1b      	ldr	r3, [pc, #108]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003ed4:	2180      	movs	r1, #128	; 0x80
 8003ed6:	0289      	lsls	r1, r1, #10
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	641a      	str	r2, [r3, #64]	; 0x40
 8003edc:	4b18      	ldr	r3, [pc, #96]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003ede:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ee0:	2380      	movs	r3, #128	; 0x80
 8003ee2:	029b      	lsls	r3, r3, #10
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	613b      	str	r3, [r7, #16]
 8003ee8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003eea:	2200      	movs	r2, #0
 8003eec:	2100      	movs	r1, #0
 8003eee:	2015      	movs	r0, #21
 8003ef0:	f000 f9d8 	bl	80042a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8003ef4:	2015      	movs	r0, #21
 8003ef6:	f000 f9ea 	bl	80042ce <HAL_NVIC_EnableIRQ>
}
 8003efa:	e01a      	b.n	8003f32 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM17)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a13      	ldr	r2, [pc, #76]	; (8003f50 <HAL_TIM_Base_MspInit+0x138>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d115      	bne.n	8003f32 <HAL_TIM_Base_MspInit+0x11a>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003f06:	4b0e      	ldr	r3, [pc, #56]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003f08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f0a:	4b0d      	ldr	r3, [pc, #52]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003f0c:	2180      	movs	r1, #128	; 0x80
 8003f0e:	02c9      	lsls	r1, r1, #11
 8003f10:	430a      	orrs	r2, r1
 8003f12:	641a      	str	r2, [r3, #64]	; 0x40
 8003f14:	4b0a      	ldr	r3, [pc, #40]	; (8003f40 <HAL_TIM_Base_MspInit+0x128>)
 8003f16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f18:	2380      	movs	r3, #128	; 0x80
 8003f1a:	02db      	lsls	r3, r3, #11
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	60fb      	str	r3, [r7, #12]
 8003f20:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8003f22:	2200      	movs	r2, #0
 8003f24:	2100      	movs	r1, #0
 8003f26:	2016      	movs	r0, #22
 8003f28:	f000 f9bc 	bl	80042a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8003f2c:	2016      	movs	r0, #22
 8003f2e:	f000 f9ce 	bl	80042ce <HAL_NVIC_EnableIRQ>
}
 8003f32:	46c0      	nop			; (mov r8, r8)
 8003f34:	46bd      	mov	sp, r7
 8003f36:	b008      	add	sp, #32
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	46c0      	nop			; (mov r8, r8)
 8003f3c:	40012c00 	.word	0x40012c00
 8003f40:	40021000 	.word	0x40021000
 8003f44:	40000400 	.word	0x40000400
 8003f48:	40002000 	.word	0x40002000
 8003f4c:	40014400 	.word	0x40014400
 8003f50:	40014800 	.word	0x40014800

08003f54 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003f54:	480d      	ldr	r0, [pc, #52]	; (8003f8c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003f56:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003f58:	f7ff fdfe 	bl	8003b58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003f5c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003f5e:	e003      	b.n	8003f68 <LoopCopyDataInit>

08003f60 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003f60:	4b0b      	ldr	r3, [pc, #44]	; (8003f90 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8003f62:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003f64:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003f66:	3104      	adds	r1, #4

08003f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003f68:	480a      	ldr	r0, [pc, #40]	; (8003f94 <LoopForever+0xa>)
  ldr r3, =_edata
 8003f6a:	4b0b      	ldr	r3, [pc, #44]	; (8003f98 <LoopForever+0xe>)
  adds r2, r0, r1
 8003f6c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003f6e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003f70:	d3f6      	bcc.n	8003f60 <CopyDataInit>
  ldr r2, =_sbss
 8003f72:	4a0a      	ldr	r2, [pc, #40]	; (8003f9c <LoopForever+0x12>)
  b LoopFillZerobss
 8003f74:	e002      	b.n	8003f7c <LoopFillZerobss>

08003f76 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003f76:	2300      	movs	r3, #0
  str  r3, [r2]
 8003f78:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f7a:	3204      	adds	r2, #4

08003f7c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8003f7c:	4b08      	ldr	r3, [pc, #32]	; (8003fa0 <LoopForever+0x16>)
  cmp r2, r3
 8003f7e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003f80:	d3f9      	bcc.n	8003f76 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8003f82:	f002 f94b 	bl	800621c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003f86:	f7fe fc19 	bl	80027bc <main>

08003f8a <LoopForever>:

LoopForever:
    b LoopForever
 8003f8a:	e7fe      	b.n	8003f8a <LoopForever>
  ldr   r0, =_estack
 8003f8c:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8003f90:	0800641c 	.word	0x0800641c
  ldr r0, =_sdata
 8003f94:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003f98:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8003f9c:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8003fa0:	20000a68 	.word	0x20000a68

08003fa4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003fa4:	e7fe      	b.n	8003fa4 <ADC1_IRQHandler>

08003fa6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b082      	sub	sp, #8
 8003faa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003fac:	1dfb      	adds	r3, r7, #7
 8003fae:	2200      	movs	r2, #0
 8003fb0:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003fb2:	2003      	movs	r0, #3
 8003fb4:	f000 f80e 	bl	8003fd4 <HAL_InitTick>
 8003fb8:	1e03      	subs	r3, r0, #0
 8003fba:	d003      	beq.n	8003fc4 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8003fbc:	1dfb      	adds	r3, r7, #7
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	701a      	strb	r2, [r3, #0]
 8003fc2:	e001      	b.n	8003fc8 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003fc4:	f7ff fcfc 	bl	80039c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003fc8:	1dfb      	adds	r3, r7, #7
 8003fca:	781b      	ldrb	r3, [r3, #0]
}
 8003fcc:	0018      	movs	r0, r3
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	b002      	add	sp, #8
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fd4:	b590      	push	{r4, r7, lr}
 8003fd6:	b085      	sub	sp, #20
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003fdc:	230f      	movs	r3, #15
 8003fde:	18fb      	adds	r3, r7, r3
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8003fe4:	4b1d      	ldr	r3, [pc, #116]	; (800405c <HAL_InitTick+0x88>)
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d02b      	beq.n	8004044 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8003fec:	4b1c      	ldr	r3, [pc, #112]	; (8004060 <HAL_InitTick+0x8c>)
 8003fee:	681c      	ldr	r4, [r3, #0]
 8003ff0:	4b1a      	ldr	r3, [pc, #104]	; (800405c <HAL_InitTick+0x88>)
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	0019      	movs	r1, r3
 8003ff6:	23fa      	movs	r3, #250	; 0xfa
 8003ff8:	0098      	lsls	r0, r3, #2
 8003ffa:	f7fc f885 	bl	8000108 <__udivsi3>
 8003ffe:	0003      	movs	r3, r0
 8004000:	0019      	movs	r1, r3
 8004002:	0020      	movs	r0, r4
 8004004:	f7fc f880 	bl	8000108 <__udivsi3>
 8004008:	0003      	movs	r3, r0
 800400a:	0018      	movs	r0, r3
 800400c:	f000 f97f 	bl	800430e <HAL_SYSTICK_Config>
 8004010:	1e03      	subs	r3, r0, #0
 8004012:	d112      	bne.n	800403a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2b03      	cmp	r3, #3
 8004018:	d80a      	bhi.n	8004030 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	2301      	movs	r3, #1
 800401e:	425b      	negs	r3, r3
 8004020:	2200      	movs	r2, #0
 8004022:	0018      	movs	r0, r3
 8004024:	f000 f93e 	bl	80042a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004028:	4b0e      	ldr	r3, [pc, #56]	; (8004064 <HAL_InitTick+0x90>)
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	601a      	str	r2, [r3, #0]
 800402e:	e00d      	b.n	800404c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8004030:	230f      	movs	r3, #15
 8004032:	18fb      	adds	r3, r7, r3
 8004034:	2201      	movs	r2, #1
 8004036:	701a      	strb	r2, [r3, #0]
 8004038:	e008      	b.n	800404c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800403a:	230f      	movs	r3, #15
 800403c:	18fb      	adds	r3, r7, r3
 800403e:	2201      	movs	r2, #1
 8004040:	701a      	strb	r2, [r3, #0]
 8004042:	e003      	b.n	800404c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004044:	230f      	movs	r3, #15
 8004046:	18fb      	adds	r3, r7, r3
 8004048:	2201      	movs	r2, #1
 800404a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800404c:	230f      	movs	r3, #15
 800404e:	18fb      	adds	r3, r7, r3
 8004050:	781b      	ldrb	r3, [r3, #0]
}
 8004052:	0018      	movs	r0, r3
 8004054:	46bd      	mov	sp, r7
 8004056:	b005      	add	sp, #20
 8004058:	bd90      	pop	{r4, r7, pc}
 800405a:	46c0      	nop			; (mov r8, r8)
 800405c:	20000014 	.word	0x20000014
 8004060:	2000000c 	.word	0x2000000c
 8004064:	20000010 	.word	0x20000010

08004068 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800406c:	4b05      	ldr	r3, [pc, #20]	; (8004084 <HAL_IncTick+0x1c>)
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	001a      	movs	r2, r3
 8004072:	4b05      	ldr	r3, [pc, #20]	; (8004088 <HAL_IncTick+0x20>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	18d2      	adds	r2, r2, r3
 8004078:	4b03      	ldr	r3, [pc, #12]	; (8004088 <HAL_IncTick+0x20>)
 800407a:	601a      	str	r2, [r3, #0]
}
 800407c:	46c0      	nop			; (mov r8, r8)
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	46c0      	nop			; (mov r8, r8)
 8004084:	20000014 	.word	0x20000014
 8004088:	2000091c 	.word	0x2000091c

0800408c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	af00      	add	r7, sp, #0
  return uwTick;
 8004090:	4b02      	ldr	r3, [pc, #8]	; (800409c <HAL_GetTick+0x10>)
 8004092:	681b      	ldr	r3, [r3, #0]
}
 8004094:	0018      	movs	r0, r3
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	46c0      	nop			; (mov r8, r8)
 800409c:	2000091c 	.word	0x2000091c

080040a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040a8:	f7ff fff0 	bl	800408c <HAL_GetTick>
 80040ac:	0003      	movs	r3, r0
 80040ae:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	3301      	adds	r3, #1
 80040b8:	d005      	beq.n	80040c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80040ba:	4b0a      	ldr	r3, [pc, #40]	; (80040e4 <HAL_Delay+0x44>)
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	001a      	movs	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	189b      	adds	r3, r3, r2
 80040c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80040c6:	46c0      	nop			; (mov r8, r8)
 80040c8:	f7ff ffe0 	bl	800408c <HAL_GetTick>
 80040cc:	0002      	movs	r2, r0
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	68fa      	ldr	r2, [r7, #12]
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d8f7      	bhi.n	80040c8 <HAL_Delay+0x28>
  {
  }
}
 80040d8:	46c0      	nop			; (mov r8, r8)
 80040da:	46c0      	nop			; (mov r8, r8)
 80040dc:	46bd      	mov	sp, r7
 80040de:	b004      	add	sp, #16
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	46c0      	nop			; (mov r8, r8)
 80040e4:	20000014 	.word	0x20000014

080040e8 <HAL_SYSCFG_EnableRemap>:
  *         @arg @ref SYSCFG_REMAP_PA11
  *         @arg @ref SYSCFG_REMAP_PA12
  * @retval None
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 80040f0:	4b04      	ldr	r3, [pc, #16]	; (8004104 <HAL_SYSCFG_EnableRemap+0x1c>)
 80040f2:	6819      	ldr	r1, [r3, #0]
 80040f4:	4b03      	ldr	r3, [pc, #12]	; (8004104 <HAL_SYSCFG_EnableRemap+0x1c>)
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	601a      	str	r2, [r3, #0]
}
 80040fc:	46c0      	nop			; (mov r8, r8)
 80040fe:	46bd      	mov	sp, r7
 8004100:	b002      	add	sp, #8
 8004102:	bd80      	pop	{r7, pc}
 8004104:	40010000 	.word	0x40010000

08004108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	0002      	movs	r2, r0
 8004110:	1dfb      	adds	r3, r7, #7
 8004112:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004114:	1dfb      	adds	r3, r7, #7
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	2b7f      	cmp	r3, #127	; 0x7f
 800411a:	d809      	bhi.n	8004130 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800411c:	1dfb      	adds	r3, r7, #7
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	001a      	movs	r2, r3
 8004122:	231f      	movs	r3, #31
 8004124:	401a      	ands	r2, r3
 8004126:	4b04      	ldr	r3, [pc, #16]	; (8004138 <__NVIC_EnableIRQ+0x30>)
 8004128:	2101      	movs	r1, #1
 800412a:	4091      	lsls	r1, r2
 800412c:	000a      	movs	r2, r1
 800412e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004130:	46c0      	nop			; (mov r8, r8)
 8004132:	46bd      	mov	sp, r7
 8004134:	b002      	add	sp, #8
 8004136:	bd80      	pop	{r7, pc}
 8004138:	e000e100 	.word	0xe000e100

0800413c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	0002      	movs	r2, r0
 8004144:	1dfb      	adds	r3, r7, #7
 8004146:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004148:	1dfb      	adds	r3, r7, #7
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	2b7f      	cmp	r3, #127	; 0x7f
 800414e:	d810      	bhi.n	8004172 <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004150:	1dfb      	adds	r3, r7, #7
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	001a      	movs	r2, r3
 8004156:	231f      	movs	r3, #31
 8004158:	4013      	ands	r3, r2
 800415a:	4908      	ldr	r1, [pc, #32]	; (800417c <__NVIC_DisableIRQ+0x40>)
 800415c:	2201      	movs	r2, #1
 800415e:	409a      	lsls	r2, r3
 8004160:	0013      	movs	r3, r2
 8004162:	2280      	movs	r2, #128	; 0x80
 8004164:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004166:	f3bf 8f4f 	dsb	sy
}
 800416a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 800416c:	f3bf 8f6f 	isb	sy
}
 8004170:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8004172:	46c0      	nop			; (mov r8, r8)
 8004174:	46bd      	mov	sp, r7
 8004176:	b002      	add	sp, #8
 8004178:	bd80      	pop	{r7, pc}
 800417a:	46c0      	nop			; (mov r8, r8)
 800417c:	e000e100 	.word	0xe000e100

08004180 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004180:	b590      	push	{r4, r7, lr}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	0002      	movs	r2, r0
 8004188:	6039      	str	r1, [r7, #0]
 800418a:	1dfb      	adds	r3, r7, #7
 800418c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800418e:	1dfb      	adds	r3, r7, #7
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	2b7f      	cmp	r3, #127	; 0x7f
 8004194:	d828      	bhi.n	80041e8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004196:	4a2f      	ldr	r2, [pc, #188]	; (8004254 <__NVIC_SetPriority+0xd4>)
 8004198:	1dfb      	adds	r3, r7, #7
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	b25b      	sxtb	r3, r3
 800419e:	089b      	lsrs	r3, r3, #2
 80041a0:	33c0      	adds	r3, #192	; 0xc0
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	589b      	ldr	r3, [r3, r2]
 80041a6:	1dfa      	adds	r2, r7, #7
 80041a8:	7812      	ldrb	r2, [r2, #0]
 80041aa:	0011      	movs	r1, r2
 80041ac:	2203      	movs	r2, #3
 80041ae:	400a      	ands	r2, r1
 80041b0:	00d2      	lsls	r2, r2, #3
 80041b2:	21ff      	movs	r1, #255	; 0xff
 80041b4:	4091      	lsls	r1, r2
 80041b6:	000a      	movs	r2, r1
 80041b8:	43d2      	mvns	r2, r2
 80041ba:	401a      	ands	r2, r3
 80041bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	019b      	lsls	r3, r3, #6
 80041c2:	22ff      	movs	r2, #255	; 0xff
 80041c4:	401a      	ands	r2, r3
 80041c6:	1dfb      	adds	r3, r7, #7
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	0018      	movs	r0, r3
 80041cc:	2303      	movs	r3, #3
 80041ce:	4003      	ands	r3, r0
 80041d0:	00db      	lsls	r3, r3, #3
 80041d2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80041d4:	481f      	ldr	r0, [pc, #124]	; (8004254 <__NVIC_SetPriority+0xd4>)
 80041d6:	1dfb      	adds	r3, r7, #7
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	b25b      	sxtb	r3, r3
 80041dc:	089b      	lsrs	r3, r3, #2
 80041de:	430a      	orrs	r2, r1
 80041e0:	33c0      	adds	r3, #192	; 0xc0
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80041e6:	e031      	b.n	800424c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80041e8:	4a1b      	ldr	r2, [pc, #108]	; (8004258 <__NVIC_SetPriority+0xd8>)
 80041ea:	1dfb      	adds	r3, r7, #7
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	0019      	movs	r1, r3
 80041f0:	230f      	movs	r3, #15
 80041f2:	400b      	ands	r3, r1
 80041f4:	3b08      	subs	r3, #8
 80041f6:	089b      	lsrs	r3, r3, #2
 80041f8:	3306      	adds	r3, #6
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	18d3      	adds	r3, r2, r3
 80041fe:	3304      	adds	r3, #4
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	1dfa      	adds	r2, r7, #7
 8004204:	7812      	ldrb	r2, [r2, #0]
 8004206:	0011      	movs	r1, r2
 8004208:	2203      	movs	r2, #3
 800420a:	400a      	ands	r2, r1
 800420c:	00d2      	lsls	r2, r2, #3
 800420e:	21ff      	movs	r1, #255	; 0xff
 8004210:	4091      	lsls	r1, r2
 8004212:	000a      	movs	r2, r1
 8004214:	43d2      	mvns	r2, r2
 8004216:	401a      	ands	r2, r3
 8004218:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	019b      	lsls	r3, r3, #6
 800421e:	22ff      	movs	r2, #255	; 0xff
 8004220:	401a      	ands	r2, r3
 8004222:	1dfb      	adds	r3, r7, #7
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	0018      	movs	r0, r3
 8004228:	2303      	movs	r3, #3
 800422a:	4003      	ands	r3, r0
 800422c:	00db      	lsls	r3, r3, #3
 800422e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004230:	4809      	ldr	r0, [pc, #36]	; (8004258 <__NVIC_SetPriority+0xd8>)
 8004232:	1dfb      	adds	r3, r7, #7
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	001c      	movs	r4, r3
 8004238:	230f      	movs	r3, #15
 800423a:	4023      	ands	r3, r4
 800423c:	3b08      	subs	r3, #8
 800423e:	089b      	lsrs	r3, r3, #2
 8004240:	430a      	orrs	r2, r1
 8004242:	3306      	adds	r3, #6
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	18c3      	adds	r3, r0, r3
 8004248:	3304      	adds	r3, #4
 800424a:	601a      	str	r2, [r3, #0]
}
 800424c:	46c0      	nop			; (mov r8, r8)
 800424e:	46bd      	mov	sp, r7
 8004250:	b003      	add	sp, #12
 8004252:	bd90      	pop	{r4, r7, pc}
 8004254:	e000e100 	.word	0xe000e100
 8004258:	e000ed00 	.word	0xe000ed00

0800425c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	1e5a      	subs	r2, r3, #1
 8004268:	2380      	movs	r3, #128	; 0x80
 800426a:	045b      	lsls	r3, r3, #17
 800426c:	429a      	cmp	r2, r3
 800426e:	d301      	bcc.n	8004274 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004270:	2301      	movs	r3, #1
 8004272:	e010      	b.n	8004296 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004274:	4b0a      	ldr	r3, [pc, #40]	; (80042a0 <SysTick_Config+0x44>)
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	3a01      	subs	r2, #1
 800427a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800427c:	2301      	movs	r3, #1
 800427e:	425b      	negs	r3, r3
 8004280:	2103      	movs	r1, #3
 8004282:	0018      	movs	r0, r3
 8004284:	f7ff ff7c 	bl	8004180 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004288:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <SysTick_Config+0x44>)
 800428a:	2200      	movs	r2, #0
 800428c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800428e:	4b04      	ldr	r3, [pc, #16]	; (80042a0 <SysTick_Config+0x44>)
 8004290:	2207      	movs	r2, #7
 8004292:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004294:	2300      	movs	r3, #0
}
 8004296:	0018      	movs	r0, r3
 8004298:	46bd      	mov	sp, r7
 800429a:	b002      	add	sp, #8
 800429c:	bd80      	pop	{r7, pc}
 800429e:	46c0      	nop			; (mov r8, r8)
 80042a0:	e000e010 	.word	0xe000e010

080042a4 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60b9      	str	r1, [r7, #8]
 80042ac:	607a      	str	r2, [r7, #4]
 80042ae:	210f      	movs	r1, #15
 80042b0:	187b      	adds	r3, r7, r1
 80042b2:	1c02      	adds	r2, r0, #0
 80042b4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80042b6:	68ba      	ldr	r2, [r7, #8]
 80042b8:	187b      	adds	r3, r7, r1
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	b25b      	sxtb	r3, r3
 80042be:	0011      	movs	r1, r2
 80042c0:	0018      	movs	r0, r3
 80042c2:	f7ff ff5d 	bl	8004180 <__NVIC_SetPriority>
}
 80042c6:	46c0      	nop			; (mov r8, r8)
 80042c8:	46bd      	mov	sp, r7
 80042ca:	b004      	add	sp, #16
 80042cc:	bd80      	pop	{r7, pc}

080042ce <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042ce:	b580      	push	{r7, lr}
 80042d0:	b082      	sub	sp, #8
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	0002      	movs	r2, r0
 80042d6:	1dfb      	adds	r3, r7, #7
 80042d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042da:	1dfb      	adds	r3, r7, #7
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	b25b      	sxtb	r3, r3
 80042e0:	0018      	movs	r0, r3
 80042e2:	f7ff ff11 	bl	8004108 <__NVIC_EnableIRQ>
}
 80042e6:	46c0      	nop			; (mov r8, r8)
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b002      	add	sp, #8
 80042ec:	bd80      	pop	{r7, pc}

080042ee <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b082      	sub	sp, #8
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	0002      	movs	r2, r0
 80042f6:	1dfb      	adds	r3, r7, #7
 80042f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80042fa:	1dfb      	adds	r3, r7, #7
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	b25b      	sxtb	r3, r3
 8004300:	0018      	movs	r0, r3
 8004302:	f7ff ff1b 	bl	800413c <__NVIC_DisableIRQ>
}
 8004306:	46c0      	nop			; (mov r8, r8)
 8004308:	46bd      	mov	sp, r7
 800430a:	b002      	add	sp, #8
 800430c:	bd80      	pop	{r7, pc}

0800430e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800430e:	b580      	push	{r7, lr}
 8004310:	b082      	sub	sp, #8
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	0018      	movs	r0, r3
 800431a:	f7ff ff9f 	bl	800425c <SysTick_Config>
 800431e:	0003      	movs	r3, r0
}
 8004320:	0018      	movs	r0, r3
 8004322:	46bd      	mov	sp, r7
 8004324:	b002      	add	sp, #8
 8004326:	bd80      	pop	{r7, pc}

08004328 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b086      	sub	sp, #24
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8004332:	2300      	movs	r3, #0
 8004334:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004336:	e14d      	b.n	80045d4 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2101      	movs	r1, #1
 800433e:	693a      	ldr	r2, [r7, #16]
 8004340:	4091      	lsls	r1, r2
 8004342:	000a      	movs	r2, r1
 8004344:	4013      	ands	r3, r2
 8004346:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d100      	bne.n	8004350 <HAL_GPIO_Init+0x28>
 800434e:	e13e      	b.n	80045ce <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	2b02      	cmp	r3, #2
 8004356:	d003      	beq.n	8004360 <HAL_GPIO_Init+0x38>
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	2b12      	cmp	r3, #18
 800435e:	d125      	bne.n	80043ac <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	08da      	lsrs	r2, r3, #3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	3208      	adds	r2, #8
 8004368:	0092      	lsls	r2, r2, #2
 800436a:	58d3      	ldr	r3, [r2, r3]
 800436c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	2207      	movs	r2, #7
 8004372:	4013      	ands	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	220f      	movs	r2, #15
 8004378:	409a      	lsls	r2, r3
 800437a:	0013      	movs	r3, r2
 800437c:	43da      	mvns	r2, r3
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	4013      	ands	r3, r2
 8004382:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	220f      	movs	r2, #15
 800438a:	401a      	ands	r2, r3
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	2107      	movs	r1, #7
 8004390:	400b      	ands	r3, r1
 8004392:	009b      	lsls	r3, r3, #2
 8004394:	409a      	lsls	r2, r3
 8004396:	0013      	movs	r3, r2
 8004398:	697a      	ldr	r2, [r7, #20]
 800439a:	4313      	orrs	r3, r2
 800439c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	08da      	lsrs	r2, r3, #3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	3208      	adds	r2, #8
 80043a6:	0092      	lsls	r2, r2, #2
 80043a8:	6979      	ldr	r1, [r7, #20]
 80043aa:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	2203      	movs	r2, #3
 80043b8:	409a      	lsls	r2, r3
 80043ba:	0013      	movs	r3, r2
 80043bc:	43da      	mvns	r2, r3
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	4013      	ands	r3, r2
 80043c2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	2203      	movs	r2, #3
 80043ca:	401a      	ands	r2, r3
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	409a      	lsls	r2, r3
 80043d2:	0013      	movs	r3, r2
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	697a      	ldr	r2, [r7, #20]
 80043de:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d00b      	beq.n	8004400 <HAL_GPIO_Init+0xd8>
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d007      	beq.n	8004400 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80043f4:	2b11      	cmp	r3, #17
 80043f6:	d003      	beq.n	8004400 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	2b12      	cmp	r3, #18
 80043fe:	d130      	bne.n	8004462 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	005b      	lsls	r3, r3, #1
 800440a:	2203      	movs	r2, #3
 800440c:	409a      	lsls	r2, r3
 800440e:	0013      	movs	r3, r2
 8004410:	43da      	mvns	r2, r3
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	4013      	ands	r3, r2
 8004416:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	68da      	ldr	r2, [r3, #12]
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	005b      	lsls	r3, r3, #1
 8004420:	409a      	lsls	r2, r3
 8004422:	0013      	movs	r3, r2
 8004424:	697a      	ldr	r2, [r7, #20]
 8004426:	4313      	orrs	r3, r2
 8004428:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	697a      	ldr	r2, [r7, #20]
 800442e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004436:	2201      	movs	r2, #1
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	409a      	lsls	r2, r3
 800443c:	0013      	movs	r3, r2
 800443e:	43da      	mvns	r2, r3
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	4013      	ands	r3, r2
 8004444:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	091b      	lsrs	r3, r3, #4
 800444c:	2201      	movs	r2, #1
 800444e:	401a      	ands	r2, r3
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	409a      	lsls	r2, r3
 8004454:	0013      	movs	r3, r2
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	4313      	orrs	r3, r2
 800445a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	697a      	ldr	r2, [r7, #20]
 8004460:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	2b03      	cmp	r3, #3
 8004468:	d017      	beq.n	800449a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	005b      	lsls	r3, r3, #1
 8004474:	2203      	movs	r2, #3
 8004476:	409a      	lsls	r2, r3
 8004478:	0013      	movs	r3, r2
 800447a:	43da      	mvns	r2, r3
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	4013      	ands	r3, r2
 8004480:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	689a      	ldr	r2, [r3, #8]
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	005b      	lsls	r3, r3, #1
 800448a:	409a      	lsls	r2, r3
 800448c:	0013      	movs	r3, r2
 800448e:	697a      	ldr	r2, [r7, #20]
 8004490:	4313      	orrs	r3, r2
 8004492:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	685a      	ldr	r2, [r3, #4]
 800449e:	2380      	movs	r3, #128	; 0x80
 80044a0:	055b      	lsls	r3, r3, #21
 80044a2:	4013      	ands	r3, r2
 80044a4:	d100      	bne.n	80044a8 <HAL_GPIO_Init+0x180>
 80044a6:	e092      	b.n	80045ce <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80044a8:	4a50      	ldr	r2, [pc, #320]	; (80045ec <HAL_GPIO_Init+0x2c4>)
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	089b      	lsrs	r3, r3, #2
 80044ae:	3318      	adds	r3, #24
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	589b      	ldr	r3, [r3, r2]
 80044b4:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	2203      	movs	r2, #3
 80044ba:	4013      	ands	r3, r2
 80044bc:	00db      	lsls	r3, r3, #3
 80044be:	220f      	movs	r2, #15
 80044c0:	409a      	lsls	r2, r3
 80044c2:	0013      	movs	r3, r2
 80044c4:	43da      	mvns	r2, r3
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	4013      	ands	r3, r2
 80044ca:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	23a0      	movs	r3, #160	; 0xa0
 80044d0:	05db      	lsls	r3, r3, #23
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d013      	beq.n	80044fe <HAL_GPIO_Init+0x1d6>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a45      	ldr	r2, [pc, #276]	; (80045f0 <HAL_GPIO_Init+0x2c8>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d00d      	beq.n	80044fa <HAL_GPIO_Init+0x1d2>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a44      	ldr	r2, [pc, #272]	; (80045f4 <HAL_GPIO_Init+0x2cc>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d007      	beq.n	80044f6 <HAL_GPIO_Init+0x1ce>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a43      	ldr	r2, [pc, #268]	; (80045f8 <HAL_GPIO_Init+0x2d0>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d101      	bne.n	80044f2 <HAL_GPIO_Init+0x1ca>
 80044ee:	2305      	movs	r3, #5
 80044f0:	e006      	b.n	8004500 <HAL_GPIO_Init+0x1d8>
 80044f2:	2306      	movs	r3, #6
 80044f4:	e004      	b.n	8004500 <HAL_GPIO_Init+0x1d8>
 80044f6:	2302      	movs	r3, #2
 80044f8:	e002      	b.n	8004500 <HAL_GPIO_Init+0x1d8>
 80044fa:	2301      	movs	r3, #1
 80044fc:	e000      	b.n	8004500 <HAL_GPIO_Init+0x1d8>
 80044fe:	2300      	movs	r3, #0
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	2103      	movs	r1, #3
 8004504:	400a      	ands	r2, r1
 8004506:	00d2      	lsls	r2, r2, #3
 8004508:	4093      	lsls	r3, r2
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	4313      	orrs	r3, r2
 800450e:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8004510:	4936      	ldr	r1, [pc, #216]	; (80045ec <HAL_GPIO_Init+0x2c4>)
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	089b      	lsrs	r3, r3, #2
 8004516:	3318      	adds	r3, #24
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 800451e:	4a33      	ldr	r2, [pc, #204]	; (80045ec <HAL_GPIO_Init+0x2c4>)
 8004520:	2380      	movs	r3, #128	; 0x80
 8004522:	58d3      	ldr	r3, [r2, r3]
 8004524:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	43da      	mvns	r2, r3
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	4013      	ands	r3, r2
 800452e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685a      	ldr	r2, [r3, #4]
 8004534:	2380      	movs	r3, #128	; 0x80
 8004536:	025b      	lsls	r3, r3, #9
 8004538:	4013      	ands	r3, r2
 800453a:	d003      	beq.n	8004544 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 800453c:	697a      	ldr	r2, [r7, #20]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	4313      	orrs	r3, r2
 8004542:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8004544:	4929      	ldr	r1, [pc, #164]	; (80045ec <HAL_GPIO_Init+0x2c4>)
 8004546:	2280      	movs	r2, #128	; 0x80
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 800454c:	4a27      	ldr	r2, [pc, #156]	; (80045ec <HAL_GPIO_Init+0x2c4>)
 800454e:	2384      	movs	r3, #132	; 0x84
 8004550:	58d3      	ldr	r3, [r2, r3]
 8004552:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	43da      	mvns	r2, r3
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	4013      	ands	r3, r2
 800455c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685a      	ldr	r2, [r3, #4]
 8004562:	2380      	movs	r3, #128	; 0x80
 8004564:	029b      	lsls	r3, r3, #10
 8004566:	4013      	ands	r3, r2
 8004568:	d003      	beq.n	8004572 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	4313      	orrs	r3, r2
 8004570:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8004572:	491e      	ldr	r1, [pc, #120]	; (80045ec <HAL_GPIO_Init+0x2c4>)
 8004574:	2284      	movs	r2, #132	; 0x84
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800457a:	4b1c      	ldr	r3, [pc, #112]	; (80045ec <HAL_GPIO_Init+0x2c4>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	43da      	mvns	r2, r3
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	4013      	ands	r3, r2
 8004588:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685a      	ldr	r2, [r3, #4]
 800458e:	2380      	movs	r3, #128	; 0x80
 8004590:	035b      	lsls	r3, r3, #13
 8004592:	4013      	ands	r3, r2
 8004594:	d003      	beq.n	800459e <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	4313      	orrs	r3, r2
 800459c:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800459e:	4b13      	ldr	r3, [pc, #76]	; (80045ec <HAL_GPIO_Init+0x2c4>)
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 80045a4:	4b11      	ldr	r3, [pc, #68]	; (80045ec <HAL_GPIO_Init+0x2c4>)
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	43da      	mvns	r2, r3
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	4013      	ands	r3, r2
 80045b2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685a      	ldr	r2, [r3, #4]
 80045b8:	2380      	movs	r3, #128	; 0x80
 80045ba:	039b      	lsls	r3, r3, #14
 80045bc:	4013      	ands	r3, r2
 80045be:	d003      	beq.n	80045c8 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 80045c0:	697a      	ldr	r2, [r7, #20]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80045c8:	4b08      	ldr	r3, [pc, #32]	; (80045ec <HAL_GPIO_Init+0x2c4>)
 80045ca:	697a      	ldr	r2, [r7, #20]
 80045cc:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	3301      	adds	r3, #1
 80045d2:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	40da      	lsrs	r2, r3
 80045dc:	1e13      	subs	r3, r2, #0
 80045de:	d000      	beq.n	80045e2 <HAL_GPIO_Init+0x2ba>
 80045e0:	e6aa      	b.n	8004338 <HAL_GPIO_Init+0x10>
  }
}
 80045e2:	46c0      	nop			; (mov r8, r8)
 80045e4:	46c0      	nop			; (mov r8, r8)
 80045e6:	46bd      	mov	sp, r7
 80045e8:	b006      	add	sp, #24
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	40021800 	.word	0x40021800
 80045f0:	50000400 	.word	0x50000400
 80045f4:	50000800 	.word	0x50000800
 80045f8:	50001400 	.word	0x50001400

080045fc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8004606:	2300      	movs	r3, #0
 8004608:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800460a:	e0b4      	b.n	8004776 <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800460c:	2201      	movs	r2, #1
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	409a      	lsls	r2, r3
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	4013      	ands	r3, r2
 8004616:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d100      	bne.n	8004620 <HAL_GPIO_DeInit+0x24>
 800461e:	e0a7      	b.n	8004770 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 8004620:	4a5a      	ldr	r2, [pc, #360]	; (800478c <HAL_GPIO_DeInit+0x190>)
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	089b      	lsrs	r3, r3, #2
 8004626:	3318      	adds	r3, #24
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	589b      	ldr	r3, [r3, r2]
 800462c:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	2203      	movs	r2, #3
 8004632:	4013      	ands	r3, r2
 8004634:	00db      	lsls	r3, r3, #3
 8004636:	220f      	movs	r2, #15
 8004638:	409a      	lsls	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	4013      	ands	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	23a0      	movs	r3, #160	; 0xa0
 8004644:	05db      	lsls	r3, r3, #23
 8004646:	429a      	cmp	r2, r3
 8004648:	d013      	beq.n	8004672 <HAL_GPIO_DeInit+0x76>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a50      	ldr	r2, [pc, #320]	; (8004790 <HAL_GPIO_DeInit+0x194>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d00d      	beq.n	800466e <HAL_GPIO_DeInit+0x72>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a4f      	ldr	r2, [pc, #316]	; (8004794 <HAL_GPIO_DeInit+0x198>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d007      	beq.n	800466a <HAL_GPIO_DeInit+0x6e>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a4e      	ldr	r2, [pc, #312]	; (8004798 <HAL_GPIO_DeInit+0x19c>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d101      	bne.n	8004666 <HAL_GPIO_DeInit+0x6a>
 8004662:	2305      	movs	r3, #5
 8004664:	e006      	b.n	8004674 <HAL_GPIO_DeInit+0x78>
 8004666:	2306      	movs	r3, #6
 8004668:	e004      	b.n	8004674 <HAL_GPIO_DeInit+0x78>
 800466a:	2302      	movs	r3, #2
 800466c:	e002      	b.n	8004674 <HAL_GPIO_DeInit+0x78>
 800466e:	2301      	movs	r3, #1
 8004670:	e000      	b.n	8004674 <HAL_GPIO_DeInit+0x78>
 8004672:	2300      	movs	r3, #0
 8004674:	697a      	ldr	r2, [r7, #20]
 8004676:	2103      	movs	r1, #3
 8004678:	400a      	ands	r2, r1
 800467a:	00d2      	lsls	r2, r2, #3
 800467c:	4093      	lsls	r3, r2
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	429a      	cmp	r2, r3
 8004682:	d136      	bne.n	80046f2 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004684:	4a41      	ldr	r2, [pc, #260]	; (800478c <HAL_GPIO_DeInit+0x190>)
 8004686:	2380      	movs	r3, #128	; 0x80
 8004688:	58d3      	ldr	r3, [r2, r3]
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	43d2      	mvns	r2, r2
 800468e:	493f      	ldr	r1, [pc, #252]	; (800478c <HAL_GPIO_DeInit+0x190>)
 8004690:	4013      	ands	r3, r2
 8004692:	2280      	movs	r2, #128	; 0x80
 8004694:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8004696:	4a3d      	ldr	r2, [pc, #244]	; (800478c <HAL_GPIO_DeInit+0x190>)
 8004698:	2384      	movs	r3, #132	; 0x84
 800469a:	58d3      	ldr	r3, [r2, r3]
 800469c:	693a      	ldr	r2, [r7, #16]
 800469e:	43d2      	mvns	r2, r2
 80046a0:	493a      	ldr	r1, [pc, #232]	; (800478c <HAL_GPIO_DeInit+0x190>)
 80046a2:	4013      	ands	r3, r2
 80046a4:	2284      	movs	r2, #132	; 0x84
 80046a6:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80046a8:	4b38      	ldr	r3, [pc, #224]	; (800478c <HAL_GPIO_DeInit+0x190>)
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	43d9      	mvns	r1, r3
 80046b0:	4b36      	ldr	r3, [pc, #216]	; (800478c <HAL_GPIO_DeInit+0x190>)
 80046b2:	400a      	ands	r2, r1
 80046b4:	601a      	str	r2, [r3, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80046b6:	4b35      	ldr	r3, [pc, #212]	; (800478c <HAL_GPIO_DeInit+0x190>)
 80046b8:	685a      	ldr	r2, [r3, #4]
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	43d9      	mvns	r1, r3
 80046be:	4b33      	ldr	r3, [pc, #204]	; (800478c <HAL_GPIO_DeInit+0x190>)
 80046c0:	400a      	ands	r2, r1
 80046c2:	605a      	str	r2, [r3, #4]

        tmp = (0x0FUL) << (8U * (position & 0x03U));
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	2203      	movs	r2, #3
 80046c8:	4013      	ands	r3, r2
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	220f      	movs	r2, #15
 80046ce:	409a      	lsls	r2, r3
 80046d0:	0013      	movs	r3, r2
 80046d2:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 80046d4:	4a2d      	ldr	r2, [pc, #180]	; (800478c <HAL_GPIO_DeInit+0x190>)
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	089b      	lsrs	r3, r3, #2
 80046da:	3318      	adds	r3, #24
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	589a      	ldr	r2, [r3, r2]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	43d9      	mvns	r1, r3
 80046e4:	4829      	ldr	r0, [pc, #164]	; (800478c <HAL_GPIO_DeInit+0x190>)
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	089b      	lsrs	r3, r3, #2
 80046ea:	400a      	ands	r2, r1
 80046ec:	3318      	adds	r3, #24
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	005b      	lsls	r3, r3, #1
 80046fa:	2103      	movs	r1, #3
 80046fc:	4099      	lsls	r1, r3
 80046fe:	000b      	movs	r3, r1
 8004700:	431a      	orrs	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	08da      	lsrs	r2, r3, #3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	3208      	adds	r2, #8
 800470e:	0092      	lsls	r2, r2, #2
 8004710:	58d3      	ldr	r3, [r2, r3]
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	2107      	movs	r1, #7
 8004716:	400a      	ands	r2, r1
 8004718:	0092      	lsls	r2, r2, #2
 800471a:	210f      	movs	r1, #15
 800471c:	4091      	lsls	r1, r2
 800471e:	000a      	movs	r2, r1
 8004720:	43d1      	mvns	r1, r2
 8004722:	697a      	ldr	r2, [r7, #20]
 8004724:	08d2      	lsrs	r2, r2, #3
 8004726:	4019      	ands	r1, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	3208      	adds	r2, #8
 800472c:	0092      	lsls	r2, r2, #2
 800472e:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	697a      	ldr	r2, [r7, #20]
 8004736:	0052      	lsls	r2, r2, #1
 8004738:	2103      	movs	r1, #3
 800473a:	4091      	lsls	r1, r2
 800473c:	000a      	movs	r2, r1
 800473e:	43d2      	mvns	r2, r2
 8004740:	401a      	ands	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	2101      	movs	r1, #1
 800474c:	697a      	ldr	r2, [r7, #20]
 800474e:	4091      	lsls	r1, r2
 8004750:	000a      	movs	r2, r1
 8004752:	43d2      	mvns	r2, r2
 8004754:	401a      	ands	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	697a      	ldr	r2, [r7, #20]
 8004760:	0052      	lsls	r2, r2, #1
 8004762:	2103      	movs	r1, #3
 8004764:	4091      	lsls	r1, r2
 8004766:	000a      	movs	r2, r1
 8004768:	43d2      	mvns	r2, r2
 800476a:	401a      	ands	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	3301      	adds	r3, #1
 8004774:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	40da      	lsrs	r2, r3
 800477c:	1e13      	subs	r3, r2, #0
 800477e:	d000      	beq.n	8004782 <HAL_GPIO_DeInit+0x186>
 8004780:	e744      	b.n	800460c <HAL_GPIO_DeInit+0x10>
  }
}
 8004782:	46c0      	nop			; (mov r8, r8)
 8004784:	46c0      	nop			; (mov r8, r8)
 8004786:	46bd      	mov	sp, r7
 8004788:	b006      	add	sp, #24
 800478a:	bd80      	pop	{r7, pc}
 800478c:	40021800 	.word	0x40021800
 8004790:	50000400 	.word	0x50000400
 8004794:	50000800 	.word	0x50000800
 8004798:	50001400 	.word	0x50001400

0800479c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	000a      	movs	r2, r1
 80047a6:	1cbb      	adds	r3, r7, #2
 80047a8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	1cba      	adds	r2, r7, #2
 80047b0:	8812      	ldrh	r2, [r2, #0]
 80047b2:	4013      	ands	r3, r2
 80047b4:	d004      	beq.n	80047c0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80047b6:	230f      	movs	r3, #15
 80047b8:	18fb      	adds	r3, r7, r3
 80047ba:	2201      	movs	r2, #1
 80047bc:	701a      	strb	r2, [r3, #0]
 80047be:	e003      	b.n	80047c8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80047c0:	230f      	movs	r3, #15
 80047c2:	18fb      	adds	r3, r7, r3
 80047c4:	2200      	movs	r2, #0
 80047c6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80047c8:	230f      	movs	r3, #15
 80047ca:	18fb      	adds	r3, r7, r3
 80047cc:	781b      	ldrb	r3, [r3, #0]
}
 80047ce:	0018      	movs	r0, r3
 80047d0:	46bd      	mov	sp, r7
 80047d2:	b004      	add	sp, #16
 80047d4:	bd80      	pop	{r7, pc}

080047d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047d6:	b580      	push	{r7, lr}
 80047d8:	b082      	sub	sp, #8
 80047da:	af00      	add	r7, sp, #0
 80047dc:	6078      	str	r0, [r7, #4]
 80047de:	0008      	movs	r0, r1
 80047e0:	0011      	movs	r1, r2
 80047e2:	1cbb      	adds	r3, r7, #2
 80047e4:	1c02      	adds	r2, r0, #0
 80047e6:	801a      	strh	r2, [r3, #0]
 80047e8:	1c7b      	adds	r3, r7, #1
 80047ea:	1c0a      	adds	r2, r1, #0
 80047ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80047ee:	1c7b      	adds	r3, r7, #1
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d004      	beq.n	8004800 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80047f6:	1cbb      	adds	r3, r7, #2
 80047f8:	881a      	ldrh	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80047fe:	e003      	b.n	8004808 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004800:	1cbb      	adds	r3, r7, #2
 8004802:	881a      	ldrh	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004808:	46c0      	nop			; (mov r8, r8)
 800480a:	46bd      	mov	sp, r7
 800480c:	b002      	add	sp, #8
 800480e:	bd80      	pop	{r7, pc}

08004810 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32C0 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	000a      	movs	r2, r1
 800481a:	1cbb      	adds	r3, r7, #2
 800481c:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004824:	1cbb      	adds	r3, r7, #2
 8004826:	881b      	ldrh	r3, [r3, #0]
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	4013      	ands	r3, r2
 800482c:	041a      	lsls	r2, r3, #16
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	43db      	mvns	r3, r3
 8004832:	1cb9      	adds	r1, r7, #2
 8004834:	8809      	ldrh	r1, [r1, #0]
 8004836:	400b      	ands	r3, r1
 8004838:	431a      	orrs	r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	619a      	str	r2, [r3, #24]
}
 800483e:	46c0      	nop			; (mov r8, r8)
 8004840:	46bd      	mov	sp, r7
 8004842:	b004      	add	sp, #16
 8004844:	bd80      	pop	{r7, pc}
	...

08004848 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	0002      	movs	r2, r0
 8004850:	1dbb      	adds	r3, r7, #6
 8004852:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8004854:	4b10      	ldr	r3, [pc, #64]	; (8004898 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	1dba      	adds	r2, r7, #6
 800485a:	8812      	ldrh	r2, [r2, #0]
 800485c:	4013      	ands	r3, r2
 800485e:	d008      	beq.n	8004872 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004860:	4b0d      	ldr	r3, [pc, #52]	; (8004898 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004862:	1dba      	adds	r2, r7, #6
 8004864:	8812      	ldrh	r2, [r2, #0]
 8004866:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004868:	1dbb      	adds	r3, r7, #6
 800486a:	881b      	ldrh	r3, [r3, #0]
 800486c:	0018      	movs	r0, r3
 800486e:	f7fe fffd 	bl	800386c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8004872:	4b09      	ldr	r3, [pc, #36]	; (8004898 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	1dba      	adds	r2, r7, #6
 8004878:	8812      	ldrh	r2, [r2, #0]
 800487a:	4013      	ands	r3, r2
 800487c:	d008      	beq.n	8004890 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800487e:	4b06      	ldr	r3, [pc, #24]	; (8004898 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004880:	1dba      	adds	r2, r7, #6
 8004882:	8812      	ldrh	r2, [r2, #0]
 8004884:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004886:	1dbb      	adds	r3, r7, #6
 8004888:	881b      	ldrh	r3, [r3, #0]
 800488a:	0018      	movs	r0, r3
 800488c:	f7ff f84a 	bl	8003924 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004890:	46c0      	nop			; (mov r8, r8)
 8004892:	46bd      	mov	sp, r7
 8004894:	b002      	add	sp, #8
 8004896:	bd80      	pop	{r7, pc}
 8004898:	40021800 	.word	0x40021800

0800489c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d101      	bne.n	80048ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e1d0      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2201      	movs	r2, #1
 80048b4:	4013      	ands	r3, r2
 80048b6:	d100      	bne.n	80048ba <HAL_RCC_OscConfig+0x1e>
 80048b8:	e069      	b.n	800498e <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048ba:	4bc8      	ldr	r3, [pc, #800]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	2238      	movs	r2, #56	; 0x38
 80048c0:	4013      	ands	r3, r2
 80048c2:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	2b08      	cmp	r3, #8
 80048c8:	d105      	bne.n	80048d6 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d15d      	bne.n	800498e <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e1bc      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685a      	ldr	r2, [r3, #4]
 80048da:	2380      	movs	r3, #128	; 0x80
 80048dc:	025b      	lsls	r3, r3, #9
 80048de:	429a      	cmp	r2, r3
 80048e0:	d107      	bne.n	80048f2 <HAL_RCC_OscConfig+0x56>
 80048e2:	4bbe      	ldr	r3, [pc, #760]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	4bbd      	ldr	r3, [pc, #756]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 80048e8:	2180      	movs	r1, #128	; 0x80
 80048ea:	0249      	lsls	r1, r1, #9
 80048ec:	430a      	orrs	r2, r1
 80048ee:	601a      	str	r2, [r3, #0]
 80048f0:	e020      	b.n	8004934 <HAL_RCC_OscConfig+0x98>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685a      	ldr	r2, [r3, #4]
 80048f6:	23a0      	movs	r3, #160	; 0xa0
 80048f8:	02db      	lsls	r3, r3, #11
 80048fa:	429a      	cmp	r2, r3
 80048fc:	d10e      	bne.n	800491c <HAL_RCC_OscConfig+0x80>
 80048fe:	4bb7      	ldr	r3, [pc, #732]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	4bb6      	ldr	r3, [pc, #728]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004904:	2180      	movs	r1, #128	; 0x80
 8004906:	02c9      	lsls	r1, r1, #11
 8004908:	430a      	orrs	r2, r1
 800490a:	601a      	str	r2, [r3, #0]
 800490c:	4bb3      	ldr	r3, [pc, #716]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	4bb2      	ldr	r3, [pc, #712]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004912:	2180      	movs	r1, #128	; 0x80
 8004914:	0249      	lsls	r1, r1, #9
 8004916:	430a      	orrs	r2, r1
 8004918:	601a      	str	r2, [r3, #0]
 800491a:	e00b      	b.n	8004934 <HAL_RCC_OscConfig+0x98>
 800491c:	4baf      	ldr	r3, [pc, #700]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	4bae      	ldr	r3, [pc, #696]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004922:	49af      	ldr	r1, [pc, #700]	; (8004be0 <HAL_RCC_OscConfig+0x344>)
 8004924:	400a      	ands	r2, r1
 8004926:	601a      	str	r2, [r3, #0]
 8004928:	4bac      	ldr	r3, [pc, #688]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	4bab      	ldr	r3, [pc, #684]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 800492e:	49ad      	ldr	r1, [pc, #692]	; (8004be4 <HAL_RCC_OscConfig+0x348>)
 8004930:	400a      	ands	r2, r1
 8004932:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d014      	beq.n	8004966 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800493c:	f7ff fba6 	bl	800408c <HAL_GetTick>
 8004940:	0003      	movs	r3, r0
 8004942:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004944:	e008      	b.n	8004958 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8004946:	f7ff fba1 	bl	800408c <HAL_GetTick>
 800494a:	0002      	movs	r2, r0
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	2b64      	cmp	r3, #100	; 0x64
 8004952:	d901      	bls.n	8004958 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e17b      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004958:	4ba0      	ldr	r3, [pc, #640]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	2380      	movs	r3, #128	; 0x80
 800495e:	029b      	lsls	r3, r3, #10
 8004960:	4013      	ands	r3, r2
 8004962:	d0f0      	beq.n	8004946 <HAL_RCC_OscConfig+0xaa>
 8004964:	e013      	b.n	800498e <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004966:	f7ff fb91 	bl	800408c <HAL_GetTick>
 800496a:	0003      	movs	r3, r0
 800496c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8004970:	f7ff fb8c 	bl	800408c <HAL_GetTick>
 8004974:	0002      	movs	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b64      	cmp	r3, #100	; 0x64
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e166      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004982:	4b96      	ldr	r3, [pc, #600]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	2380      	movs	r3, #128	; 0x80
 8004988:	029b      	lsls	r3, r3, #10
 800498a:	4013      	ands	r3, r2
 800498c:	d1f0      	bne.n	8004970 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2202      	movs	r2, #2
 8004994:	4013      	ands	r3, r2
 8004996:	d100      	bne.n	800499a <HAL_RCC_OscConfig+0xfe>
 8004998:	e086      	b.n	8004aa8 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800499a:	4b90      	ldr	r3, [pc, #576]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	2238      	movs	r2, #56	; 0x38
 80049a0:	4013      	ands	r3, r2
 80049a2:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d12f      	bne.n	8004a0a <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d101      	bne.n	80049b6 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e14c      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049b6:	4b89      	ldr	r3, [pc, #548]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	4a8b      	ldr	r2, [pc, #556]	; (8004be8 <HAL_RCC_OscConfig+0x34c>)
 80049bc:	4013      	ands	r3, r2
 80049be:	0019      	movs	r1, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	695b      	ldr	r3, [r3, #20]
 80049c4:	021a      	lsls	r2, r3, #8
 80049c6:	4b85      	ldr	r3, [pc, #532]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 80049c8:	430a      	orrs	r2, r1
 80049ca:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d112      	bne.n	80049f8 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80049d2:	4b82      	ldr	r3, [pc, #520]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a85      	ldr	r2, [pc, #532]	; (8004bec <HAL_RCC_OscConfig+0x350>)
 80049d8:	4013      	ands	r3, r2
 80049da:	0019      	movs	r1, r3
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	691a      	ldr	r2, [r3, #16]
 80049e0:	4b7e      	ldr	r3, [pc, #504]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 80049e2:	430a      	orrs	r2, r1
 80049e4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80049e6:	4b7d      	ldr	r3, [pc, #500]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	0adb      	lsrs	r3, r3, #11
 80049ec:	2207      	movs	r2, #7
 80049ee:	4013      	ands	r3, r2
 80049f0:	4a7f      	ldr	r2, [pc, #508]	; (8004bf0 <HAL_RCC_OscConfig+0x354>)
 80049f2:	40da      	lsrs	r2, r3
 80049f4:	4b7f      	ldr	r3, [pc, #508]	; (8004bf4 <HAL_RCC_OscConfig+0x358>)
 80049f6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80049f8:	4b7f      	ldr	r3, [pc, #508]	; (8004bf8 <HAL_RCC_OscConfig+0x35c>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	0018      	movs	r0, r3
 80049fe:	f7ff fae9 	bl	8003fd4 <HAL_InitTick>
 8004a02:	1e03      	subs	r3, r0, #0
 8004a04:	d050      	beq.n	8004aa8 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e122      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d030      	beq.n	8004a74 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004a12:	4b72      	ldr	r3, [pc, #456]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a75      	ldr	r2, [pc, #468]	; (8004bec <HAL_RCC_OscConfig+0x350>)
 8004a18:	4013      	ands	r3, r2
 8004a1a:	0019      	movs	r1, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	691a      	ldr	r2, [r3, #16]
 8004a20:	4b6e      	ldr	r3, [pc, #440]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004a22:	430a      	orrs	r2, r1
 8004a24:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8004a26:	4b6d      	ldr	r3, [pc, #436]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	4b6c      	ldr	r3, [pc, #432]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004a2c:	2180      	movs	r1, #128	; 0x80
 8004a2e:	0049      	lsls	r1, r1, #1
 8004a30:	430a      	orrs	r2, r1
 8004a32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a34:	f7ff fb2a 	bl	800408c <HAL_GetTick>
 8004a38:	0003      	movs	r3, r0
 8004a3a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a3c:	e008      	b.n	8004a50 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004a3e:	f7ff fb25 	bl	800408c <HAL_GetTick>
 8004a42:	0002      	movs	r2, r0
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d901      	bls.n	8004a50 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e0ff      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a50:	4b62      	ldr	r3, [pc, #392]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	2380      	movs	r3, #128	; 0x80
 8004a56:	00db      	lsls	r3, r3, #3
 8004a58:	4013      	ands	r3, r2
 8004a5a:	d0f0      	beq.n	8004a3e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a5c:	4b5f      	ldr	r3, [pc, #380]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	4a61      	ldr	r2, [pc, #388]	; (8004be8 <HAL_RCC_OscConfig+0x34c>)
 8004a62:	4013      	ands	r3, r2
 8004a64:	0019      	movs	r1, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	021a      	lsls	r2, r3, #8
 8004a6c:	4b5b      	ldr	r3, [pc, #364]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	605a      	str	r2, [r3, #4]
 8004a72:	e019      	b.n	8004aa8 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8004a74:	4b59      	ldr	r3, [pc, #356]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	4b58      	ldr	r3, [pc, #352]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004a7a:	4960      	ldr	r1, [pc, #384]	; (8004bfc <HAL_RCC_OscConfig+0x360>)
 8004a7c:	400a      	ands	r2, r1
 8004a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a80:	f7ff fb04 	bl	800408c <HAL_GetTick>
 8004a84:	0003      	movs	r3, r0
 8004a86:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a88:	e008      	b.n	8004a9c <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004a8a:	f7ff faff 	bl	800408c <HAL_GetTick>
 8004a8e:	0002      	movs	r2, r0
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	2b02      	cmp	r3, #2
 8004a96:	d901      	bls.n	8004a9c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e0d9      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a9c:	4b4f      	ldr	r3, [pc, #316]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	2380      	movs	r3, #128	; 0x80
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	d1f0      	bne.n	8004a8a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2208      	movs	r2, #8
 8004aae:	4013      	ands	r3, r2
 8004ab0:	d042      	beq.n	8004b38 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004ab2:	4b4a      	ldr	r3, [pc, #296]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	2238      	movs	r2, #56	; 0x38
 8004ab8:	4013      	ands	r3, r2
 8004aba:	2b18      	cmp	r3, #24
 8004abc:	d105      	bne.n	8004aca <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d138      	bne.n	8004b38 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e0c2      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d019      	beq.n	8004b06 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004ad2:	4b42      	ldr	r3, [pc, #264]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004ad4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004ad6:	4b41      	ldr	r3, [pc, #260]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004ad8:	2101      	movs	r1, #1
 8004ada:	430a      	orrs	r2, r1
 8004adc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ade:	f7ff fad5 	bl	800408c <HAL_GetTick>
 8004ae2:	0003      	movs	r3, r0
 8004ae4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8004ae6:	e008      	b.n	8004afa <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004ae8:	f7ff fad0 	bl	800408c <HAL_GetTick>
 8004aec:	0002      	movs	r2, r0
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	d901      	bls.n	8004afa <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	e0aa      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8004afa:	4b38      	ldr	r3, [pc, #224]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004afc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004afe:	2202      	movs	r2, #2
 8004b00:	4013      	ands	r3, r2
 8004b02:	d0f1      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x24c>
 8004b04:	e018      	b.n	8004b38 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004b06:	4b35      	ldr	r3, [pc, #212]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004b08:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004b0a:	4b34      	ldr	r3, [pc, #208]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004b0c:	2101      	movs	r1, #1
 8004b0e:	438a      	bics	r2, r1
 8004b10:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b12:	f7ff fabb 	bl	800408c <HAL_GetTick>
 8004b16:	0003      	movs	r3, r0
 8004b18:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8004b1a:	e008      	b.n	8004b2e <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004b1c:	f7ff fab6 	bl	800408c <HAL_GetTick>
 8004b20:	0002      	movs	r2, r0
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d901      	bls.n	8004b2e <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e090      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8004b2e:	4b2b      	ldr	r3, [pc, #172]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004b30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b32:	2202      	movs	r2, #2
 8004b34:	4013      	ands	r3, r2
 8004b36:	d1f1      	bne.n	8004b1c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2204      	movs	r2, #4
 8004b3e:	4013      	ands	r3, r2
 8004b40:	d100      	bne.n	8004b44 <HAL_RCC_OscConfig+0x2a8>
 8004b42:	e084      	b.n	8004c4e <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b44:	230f      	movs	r3, #15
 8004b46:	18fb      	adds	r3, r7, r3
 8004b48:	2200      	movs	r2, #0
 8004b4a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8004b4c:	4b23      	ldr	r3, [pc, #140]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	2238      	movs	r2, #56	; 0x38
 8004b52:	4013      	ands	r3, r2
 8004b54:	2b20      	cmp	r3, #32
 8004b56:	d106      	bne.n	8004b66 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d000      	beq.n	8004b62 <HAL_RCC_OscConfig+0x2c6>
 8004b60:	e075      	b.n	8004c4e <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e074      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d106      	bne.n	8004b7c <HAL_RCC_OscConfig+0x2e0>
 8004b6e:	4b1b      	ldr	r3, [pc, #108]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004b70:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004b72:	4b1a      	ldr	r3, [pc, #104]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004b74:	2101      	movs	r1, #1
 8004b76:	430a      	orrs	r2, r1
 8004b78:	65da      	str	r2, [r3, #92]	; 0x5c
 8004b7a:	e01c      	b.n	8004bb6 <HAL_RCC_OscConfig+0x31a>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	2b05      	cmp	r3, #5
 8004b82:	d10c      	bne.n	8004b9e <HAL_RCC_OscConfig+0x302>
 8004b84:	4b15      	ldr	r3, [pc, #84]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004b86:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004b88:	4b14      	ldr	r3, [pc, #80]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004b8a:	2104      	movs	r1, #4
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004b90:	4b12      	ldr	r3, [pc, #72]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004b92:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004b94:	4b11      	ldr	r3, [pc, #68]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004b96:	2101      	movs	r1, #1
 8004b98:	430a      	orrs	r2, r1
 8004b9a:	65da      	str	r2, [r3, #92]	; 0x5c
 8004b9c:	e00b      	b.n	8004bb6 <HAL_RCC_OscConfig+0x31a>
 8004b9e:	4b0f      	ldr	r3, [pc, #60]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004ba0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004ba2:	4b0e      	ldr	r3, [pc, #56]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004ba4:	2101      	movs	r1, #1
 8004ba6:	438a      	bics	r2, r1
 8004ba8:	65da      	str	r2, [r3, #92]	; 0x5c
 8004baa:	4b0c      	ldr	r3, [pc, #48]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004bac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004bae:	4b0b      	ldr	r3, [pc, #44]	; (8004bdc <HAL_RCC_OscConfig+0x340>)
 8004bb0:	2104      	movs	r1, #4
 8004bb2:	438a      	bics	r2, r1
 8004bb4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d028      	beq.n	8004c10 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bbe:	f7ff fa65 	bl	800408c <HAL_GetTick>
 8004bc2:	0003      	movs	r3, r0
 8004bc4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8004bc6:	e01d      	b.n	8004c04 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bc8:	f7ff fa60 	bl	800408c <HAL_GetTick>
 8004bcc:	0002      	movs	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	4a0b      	ldr	r2, [pc, #44]	; (8004c00 <HAL_RCC_OscConfig+0x364>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d915      	bls.n	8004c04 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8004bd8:	2303      	movs	r3, #3
 8004bda:	e039      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
 8004bdc:	40021000 	.word	0x40021000
 8004be0:	fffeffff 	.word	0xfffeffff
 8004be4:	fffbffff 	.word	0xfffbffff
 8004be8:	ffff80ff 	.word	0xffff80ff
 8004bec:	ffffc7ff 	.word	0xffffc7ff
 8004bf0:	02dc6c00 	.word	0x02dc6c00
 8004bf4:	2000000c 	.word	0x2000000c
 8004bf8:	20000010 	.word	0x20000010
 8004bfc:	fffffeff 	.word	0xfffffeff
 8004c00:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8004c04:	4b14      	ldr	r3, [pc, #80]	; (8004c58 <HAL_RCC_OscConfig+0x3bc>)
 8004c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c08:	2202      	movs	r2, #2
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	d0dc      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x32c>
 8004c0e:	e013      	b.n	8004c38 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c10:	f7ff fa3c 	bl	800408c <HAL_GetTick>
 8004c14:	0003      	movs	r3, r0
 8004c16:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8004c18:	e009      	b.n	8004c2e <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c1a:	f7ff fa37 	bl	800408c <HAL_GetTick>
 8004c1e:	0002      	movs	r2, r0
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	4a0d      	ldr	r2, [pc, #52]	; (8004c5c <HAL_RCC_OscConfig+0x3c0>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d901      	bls.n	8004c2e <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e010      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8004c2e:	4b0a      	ldr	r3, [pc, #40]	; (8004c58 <HAL_RCC_OscConfig+0x3bc>)
 8004c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c32:	2202      	movs	r2, #2
 8004c34:	4013      	ands	r3, r2
 8004c36:	d1f0      	bne.n	8004c1a <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004c38:	230f      	movs	r3, #15
 8004c3a:	18fb      	adds	r3, r7, r3
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d105      	bne.n	8004c4e <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004c42:	4b05      	ldr	r3, [pc, #20]	; (8004c58 <HAL_RCC_OscConfig+0x3bc>)
 8004c44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c46:	4b04      	ldr	r3, [pc, #16]	; (8004c58 <HAL_RCC_OscConfig+0x3bc>)
 8004c48:	4905      	ldr	r1, [pc, #20]	; (8004c60 <HAL_RCC_OscConfig+0x3c4>)
 8004c4a:	400a      	ands	r2, r1
 8004c4c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	0018      	movs	r0, r3
 8004c52:	46bd      	mov	sp, r7
 8004c54:	b006      	add	sp, #24
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	40021000 	.word	0x40021000
 8004c5c:	00001388 	.word	0x00001388
 8004c60:	efffffff 	.word	0xefffffff

08004c64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d101      	bne.n	8004c78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e0e9      	b.n	8004e4c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c78:	4b76      	ldr	r3, [pc, #472]	; (8004e54 <HAL_RCC_ClockConfig+0x1f0>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2207      	movs	r2, #7
 8004c7e:	4013      	ands	r3, r2
 8004c80:	683a      	ldr	r2, [r7, #0]
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d91e      	bls.n	8004cc4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c86:	4b73      	ldr	r3, [pc, #460]	; (8004e54 <HAL_RCC_ClockConfig+0x1f0>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	2207      	movs	r2, #7
 8004c8c:	4393      	bics	r3, r2
 8004c8e:	0019      	movs	r1, r3
 8004c90:	4b70      	ldr	r3, [pc, #448]	; (8004e54 <HAL_RCC_ClockConfig+0x1f0>)
 8004c92:	683a      	ldr	r2, [r7, #0]
 8004c94:	430a      	orrs	r2, r1
 8004c96:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004c98:	f7ff f9f8 	bl	800408c <HAL_GetTick>
 8004c9c:	0003      	movs	r3, r0
 8004c9e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ca0:	e009      	b.n	8004cb6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004ca2:	f7ff f9f3 	bl	800408c <HAL_GetTick>
 8004ca6:	0002      	movs	r2, r0
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	4a6a      	ldr	r2, [pc, #424]	; (8004e58 <HAL_RCC_ClockConfig+0x1f4>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d901      	bls.n	8004cb6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e0ca      	b.n	8004e4c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004cb6:	4b67      	ldr	r3, [pc, #412]	; (8004e54 <HAL_RCC_ClockConfig+0x1f0>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2207      	movs	r2, #7
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	683a      	ldr	r2, [r7, #0]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d1ee      	bne.n	8004ca2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2202      	movs	r2, #2
 8004cca:	4013      	ands	r3, r2
 8004ccc:	d017      	beq.n	8004cfe <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2204      	movs	r2, #4
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	d008      	beq.n	8004cea <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004cd8:	4b60      	ldr	r3, [pc, #384]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	4a60      	ldr	r2, [pc, #384]	; (8004e60 <HAL_RCC_ClockConfig+0x1fc>)
 8004cde:	401a      	ands	r2, r3
 8004ce0:	4b5e      	ldr	r3, [pc, #376]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004ce2:	21b0      	movs	r1, #176	; 0xb0
 8004ce4:	0109      	lsls	r1, r1, #4
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cea:	4b5c      	ldr	r3, [pc, #368]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	4a5d      	ldr	r2, [pc, #372]	; (8004e64 <HAL_RCC_ClockConfig+0x200>)
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	0019      	movs	r1, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	68da      	ldr	r2, [r3, #12]
 8004cf8:	4b58      	ldr	r3, [pc, #352]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	2201      	movs	r2, #1
 8004d04:	4013      	ands	r3, r2
 8004d06:	d055      	beq.n	8004db4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8004d08:	4b54      	ldr	r3, [pc, #336]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	221c      	movs	r2, #28
 8004d0e:	4393      	bics	r3, r2
 8004d10:	0019      	movs	r1, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	689a      	ldr	r2, [r3, #8]
 8004d16:	4b51      	ldr	r3, [pc, #324]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d107      	bne.n	8004d34 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d24:	4b4d      	ldr	r3, [pc, #308]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	2380      	movs	r3, #128	; 0x80
 8004d2a:	029b      	lsls	r3, r3, #10
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	d11f      	bne.n	8004d70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e08b      	b.n	8004e4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d107      	bne.n	8004d4c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d3c:	4b47      	ldr	r3, [pc, #284]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	2380      	movs	r3, #128	; 0x80
 8004d42:	00db      	lsls	r3, r3, #3
 8004d44:	4013      	ands	r3, r2
 8004d46:	d113      	bne.n	8004d70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e07f      	b.n	8004e4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d106      	bne.n	8004d62 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8004d54:	4b41      	ldr	r3, [pc, #260]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d58:	2202      	movs	r2, #2
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	d108      	bne.n	8004d70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e074      	b.n	8004e4c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8004d62:	4b3e      	ldr	r3, [pc, #248]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004d64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d66:	2202      	movs	r2, #2
 8004d68:	4013      	ands	r3, r2
 8004d6a:	d101      	bne.n	8004d70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e06d      	b.n	8004e4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d70:	4b3a      	ldr	r3, [pc, #232]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	2207      	movs	r2, #7
 8004d76:	4393      	bics	r3, r2
 8004d78:	0019      	movs	r1, r3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685a      	ldr	r2, [r3, #4]
 8004d7e:	4b37      	ldr	r3, [pc, #220]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004d80:	430a      	orrs	r2, r1
 8004d82:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d84:	f7ff f982 	bl	800408c <HAL_GetTick>
 8004d88:	0003      	movs	r3, r0
 8004d8a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d8c:	e009      	b.n	8004da2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004d8e:	f7ff f97d 	bl	800408c <HAL_GetTick>
 8004d92:	0002      	movs	r2, r0
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	4a2f      	ldr	r2, [pc, #188]	; (8004e58 <HAL_RCC_ClockConfig+0x1f4>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e054      	b.n	8004e4c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004da2:	4b2e      	ldr	r3, [pc, #184]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	2238      	movs	r2, #56	; 0x38
 8004da8:	401a      	ands	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	00db      	lsls	r3, r3, #3
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d1ec      	bne.n	8004d8e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004db4:	4b27      	ldr	r3, [pc, #156]	; (8004e54 <HAL_RCC_ClockConfig+0x1f0>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2207      	movs	r2, #7
 8004dba:	4013      	ands	r3, r2
 8004dbc:	683a      	ldr	r2, [r7, #0]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d21e      	bcs.n	8004e00 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dc2:	4b24      	ldr	r3, [pc, #144]	; (8004e54 <HAL_RCC_ClockConfig+0x1f0>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2207      	movs	r2, #7
 8004dc8:	4393      	bics	r3, r2
 8004dca:	0019      	movs	r1, r3
 8004dcc:	4b21      	ldr	r3, [pc, #132]	; (8004e54 <HAL_RCC_ClockConfig+0x1f0>)
 8004dce:	683a      	ldr	r2, [r7, #0]
 8004dd0:	430a      	orrs	r2, r1
 8004dd2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004dd4:	f7ff f95a 	bl	800408c <HAL_GetTick>
 8004dd8:	0003      	movs	r3, r0
 8004dda:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ddc:	e009      	b.n	8004df2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004dde:	f7ff f955 	bl	800408c <HAL_GetTick>
 8004de2:	0002      	movs	r2, r0
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	4a1b      	ldr	r2, [pc, #108]	; (8004e58 <HAL_RCC_ClockConfig+0x1f4>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e02c      	b.n	8004e4c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004df2:	4b18      	ldr	r3, [pc, #96]	; (8004e54 <HAL_RCC_ClockConfig+0x1f0>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2207      	movs	r2, #7
 8004df8:	4013      	ands	r3, r2
 8004dfa:	683a      	ldr	r2, [r7, #0]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d1ee      	bne.n	8004dde <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2204      	movs	r2, #4
 8004e06:	4013      	ands	r3, r2
 8004e08:	d009      	beq.n	8004e1e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004e0a:	4b14      	ldr	r3, [pc, #80]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	4a16      	ldr	r2, [pc, #88]	; (8004e68 <HAL_RCC_ClockConfig+0x204>)
 8004e10:	4013      	ands	r3, r2
 8004e12:	0019      	movs	r1, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	691a      	ldr	r2, [r3, #16]
 8004e18:	4b10      	ldr	r3, [pc, #64]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004e1a:	430a      	orrs	r2, r1
 8004e1c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004e1e:	f000 f82b 	bl	8004e78 <HAL_RCC_GetSysClockFreq>
 8004e22:	0001      	movs	r1, r0
 8004e24:	4b0d      	ldr	r3, [pc, #52]	; (8004e5c <HAL_RCC_ClockConfig+0x1f8>)
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	0a1b      	lsrs	r3, r3, #8
 8004e2a:	220f      	movs	r2, #15
 8004e2c:	401a      	ands	r2, r3
 8004e2e:	4b0f      	ldr	r3, [pc, #60]	; (8004e6c <HAL_RCC_ClockConfig+0x208>)
 8004e30:	0092      	lsls	r2, r2, #2
 8004e32:	58d3      	ldr	r3, [r2, r3]
 8004e34:	221f      	movs	r2, #31
 8004e36:	4013      	ands	r3, r2
 8004e38:	000a      	movs	r2, r1
 8004e3a:	40da      	lsrs	r2, r3
 8004e3c:	4b0c      	ldr	r3, [pc, #48]	; (8004e70 <HAL_RCC_ClockConfig+0x20c>)
 8004e3e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004e40:	4b0c      	ldr	r3, [pc, #48]	; (8004e74 <HAL_RCC_ClockConfig+0x210>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	0018      	movs	r0, r3
 8004e46:	f7ff f8c5 	bl	8003fd4 <HAL_InitTick>
 8004e4a:	0003      	movs	r3, r0
}
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	b004      	add	sp, #16
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	40022000 	.word	0x40022000
 8004e58:	00001388 	.word	0x00001388
 8004e5c:	40021000 	.word	0x40021000
 8004e60:	ffff84ff 	.word	0xffff84ff
 8004e64:	fffff0ff 	.word	0xfffff0ff
 8004e68:	ffff8fff 	.word	0xffff8fff
 8004e6c:	08006380 	.word	0x08006380
 8004e70:	2000000c 	.word	0x2000000c
 8004e74:	20000010 	.word	0x20000010

08004e78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e7e:	4b1c      	ldr	r3, [pc, #112]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0x78>)
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	2238      	movs	r2, #56	; 0x38
 8004e84:	4013      	ands	r3, r2
 8004e86:	d10f      	bne.n	8004ea8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004e88:	4b19      	ldr	r3, [pc, #100]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0x78>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	0adb      	lsrs	r3, r3, #11
 8004e8e:	2207      	movs	r2, #7
 8004e90:	4013      	ands	r3, r2
 8004e92:	2201      	movs	r2, #1
 8004e94:	409a      	lsls	r2, r3
 8004e96:	0013      	movs	r3, r2
 8004e98:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004e9a:	6839      	ldr	r1, [r7, #0]
 8004e9c:	4815      	ldr	r0, [pc, #84]	; (8004ef4 <HAL_RCC_GetSysClockFreq+0x7c>)
 8004e9e:	f7fb f933 	bl	8000108 <__udivsi3>
 8004ea2:	0003      	movs	r3, r0
 8004ea4:	607b      	str	r3, [r7, #4]
 8004ea6:	e01e      	b.n	8004ee6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004ea8:	4b11      	ldr	r3, [pc, #68]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0x78>)
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	2238      	movs	r2, #56	; 0x38
 8004eae:	4013      	ands	r3, r2
 8004eb0:	2b08      	cmp	r3, #8
 8004eb2:	d102      	bne.n	8004eba <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004eb4:	4b10      	ldr	r3, [pc, #64]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x80>)
 8004eb6:	607b      	str	r3, [r7, #4]
 8004eb8:	e015      	b.n	8004ee6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8004eba:	4b0d      	ldr	r3, [pc, #52]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0x78>)
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	2238      	movs	r2, #56	; 0x38
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	2b20      	cmp	r3, #32
 8004ec4:	d103      	bne.n	8004ece <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004ec6:	2380      	movs	r3, #128	; 0x80
 8004ec8:	021b      	lsls	r3, r3, #8
 8004eca:	607b      	str	r3, [r7, #4]
 8004ecc:	e00b      	b.n	8004ee6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004ece:	4b08      	ldr	r3, [pc, #32]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0x78>)
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	2238      	movs	r2, #56	; 0x38
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	2b18      	cmp	r3, #24
 8004ed8:	d103      	bne.n	8004ee2 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004eda:	23fa      	movs	r3, #250	; 0xfa
 8004edc:	01db      	lsls	r3, r3, #7
 8004ede:	607b      	str	r3, [r7, #4]
 8004ee0:	e001      	b.n	8004ee6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 8004ee6:	687b      	ldr	r3, [r7, #4]
}
 8004ee8:	0018      	movs	r0, r3
 8004eea:	46bd      	mov	sp, r7
 8004eec:	b002      	add	sp, #8
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	40021000 	.word	0x40021000
 8004ef4:	02dc6c00 	.word	0x02dc6c00
 8004ef8:	007a1200 	.word	0x007a1200

08004efc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d101      	bne.n	8004f0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e04a      	b.n	8004fa4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	223d      	movs	r2, #61	; 0x3d
 8004f12:	5c9b      	ldrb	r3, [r3, r2]
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d107      	bne.n	8004f2a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	223c      	movs	r2, #60	; 0x3c
 8004f1e:	2100      	movs	r1, #0
 8004f20:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	0018      	movs	r0, r3
 8004f26:	f7fe ff77 	bl	8003e18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	223d      	movs	r2, #61	; 0x3d
 8004f2e:	2102      	movs	r1, #2
 8004f30:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	3304      	adds	r3, #4
 8004f3a:	0019      	movs	r1, r3
 8004f3c:	0010      	movs	r0, r2
 8004f3e:	f000 fbdb 	bl	80056f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2248      	movs	r2, #72	; 0x48
 8004f46:	2101      	movs	r1, #1
 8004f48:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	223e      	movs	r2, #62	; 0x3e
 8004f4e:	2101      	movs	r1, #1
 8004f50:	5499      	strb	r1, [r3, r2]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	223f      	movs	r2, #63	; 0x3f
 8004f56:	2101      	movs	r1, #1
 8004f58:	5499      	strb	r1, [r3, r2]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2240      	movs	r2, #64	; 0x40
 8004f5e:	2101      	movs	r1, #1
 8004f60:	5499      	strb	r1, [r3, r2]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2241      	movs	r2, #65	; 0x41
 8004f66:	2101      	movs	r1, #1
 8004f68:	5499      	strb	r1, [r3, r2]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2242      	movs	r2, #66	; 0x42
 8004f6e:	2101      	movs	r1, #1
 8004f70:	5499      	strb	r1, [r3, r2]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2243      	movs	r2, #67	; 0x43
 8004f76:	2101      	movs	r1, #1
 8004f78:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2244      	movs	r2, #68	; 0x44
 8004f7e:	2101      	movs	r1, #1
 8004f80:	5499      	strb	r1, [r3, r2]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2245      	movs	r2, #69	; 0x45
 8004f86:	2101      	movs	r1, #1
 8004f88:	5499      	strb	r1, [r3, r2]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2246      	movs	r2, #70	; 0x46
 8004f8e:	2101      	movs	r1, #1
 8004f90:	5499      	strb	r1, [r3, r2]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2247      	movs	r2, #71	; 0x47
 8004f96:	2101      	movs	r1, #1
 8004f98:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	223d      	movs	r2, #61	; 0x3d
 8004f9e:	2101      	movs	r1, #1
 8004fa0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	0018      	movs	r0, r3
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	b002      	add	sp, #8
 8004faa:	bd80      	pop	{r7, pc}

08004fac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	223d      	movs	r2, #61	; 0x3d
 8004fb8:	5c9b      	ldrb	r3, [r3, r2]
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d001      	beq.n	8004fc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e037      	b.n	8005034 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	223d      	movs	r2, #61	; 0x3d
 8004fc8:	2102      	movs	r1, #2
 8004fca:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68da      	ldr	r2, [r3, #12]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	2101      	movs	r1, #1
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a16      	ldr	r2, [pc, #88]	; (800503c <HAL_TIM_Base_Start_IT+0x90>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d004      	beq.n	8004ff0 <HAL_TIM_Base_Start_IT+0x44>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a15      	ldr	r2, [pc, #84]	; (8005040 <HAL_TIM_Base_Start_IT+0x94>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d116      	bne.n	800501e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	4a13      	ldr	r2, [pc, #76]	; (8005044 <HAL_TIM_Base_Start_IT+0x98>)
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2b06      	cmp	r3, #6
 8005000:	d016      	beq.n	8005030 <HAL_TIM_Base_Start_IT+0x84>
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	2380      	movs	r3, #128	; 0x80
 8005006:	025b      	lsls	r3, r3, #9
 8005008:	429a      	cmp	r2, r3
 800500a:	d011      	beq.n	8005030 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2101      	movs	r1, #1
 8005018:	430a      	orrs	r2, r1
 800501a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800501c:	e008      	b.n	8005030 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2101      	movs	r1, #1
 800502a:	430a      	orrs	r2, r1
 800502c:	601a      	str	r2, [r3, #0]
 800502e:	e000      	b.n	8005032 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005030:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005032:	2300      	movs	r3, #0
}
 8005034:	0018      	movs	r0, r3
 8005036:	46bd      	mov	sp, r7
 8005038:	b004      	add	sp, #16
 800503a:	bd80      	pop	{r7, pc}
 800503c:	40012c00 	.word	0x40012c00
 8005040:	40000400 	.word	0x40000400
 8005044:	00010007 	.word	0x00010007

08005048 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e04a      	b.n	80050f0 <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	223d      	movs	r2, #61	; 0x3d
 800505e:	5c9b      	ldrb	r3, [r3, r2]
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d107      	bne.n	8005076 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	223c      	movs	r2, #60	; 0x3c
 800506a:	2100      	movs	r1, #0
 800506c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	0018      	movs	r0, r3
 8005072:	f000 f841 	bl	80050f8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	223d      	movs	r2, #61	; 0x3d
 800507a:	2102      	movs	r1, #2
 800507c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	3304      	adds	r3, #4
 8005086:	0019      	movs	r1, r3
 8005088:	0010      	movs	r0, r2
 800508a:	f000 fb35 	bl	80056f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2248      	movs	r2, #72	; 0x48
 8005092:	2101      	movs	r1, #1
 8005094:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	223e      	movs	r2, #62	; 0x3e
 800509a:	2101      	movs	r1, #1
 800509c:	5499      	strb	r1, [r3, r2]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	223f      	movs	r2, #63	; 0x3f
 80050a2:	2101      	movs	r1, #1
 80050a4:	5499      	strb	r1, [r3, r2]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2240      	movs	r2, #64	; 0x40
 80050aa:	2101      	movs	r1, #1
 80050ac:	5499      	strb	r1, [r3, r2]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2241      	movs	r2, #65	; 0x41
 80050b2:	2101      	movs	r1, #1
 80050b4:	5499      	strb	r1, [r3, r2]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2242      	movs	r2, #66	; 0x42
 80050ba:	2101      	movs	r1, #1
 80050bc:	5499      	strb	r1, [r3, r2]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2243      	movs	r2, #67	; 0x43
 80050c2:	2101      	movs	r1, #1
 80050c4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2244      	movs	r2, #68	; 0x44
 80050ca:	2101      	movs	r1, #1
 80050cc:	5499      	strb	r1, [r3, r2]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2245      	movs	r2, #69	; 0x45
 80050d2:	2101      	movs	r1, #1
 80050d4:	5499      	strb	r1, [r3, r2]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2246      	movs	r2, #70	; 0x46
 80050da:	2101      	movs	r1, #1
 80050dc:	5499      	strb	r1, [r3, r2]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2247      	movs	r2, #71	; 0x47
 80050e2:	2101      	movs	r1, #1
 80050e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	223d      	movs	r2, #61	; 0x3d
 80050ea:	2101      	movs	r1, #1
 80050ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	0018      	movs	r0, r3
 80050f2:	46bd      	mov	sp, r7
 80050f4:	b002      	add	sp, #8
 80050f6:	bd80      	pop	{r7, pc}

080050f8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b082      	sub	sp, #8
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005100:	46c0      	nop			; (mov r8, r8)
 8005102:	46bd      	mov	sp, r7
 8005104:	b002      	add	sp, #8
 8005106:	bd80      	pop	{r7, pc}

08005108 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d101      	bne.n	800511c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e042      	b.n	80051a2 <HAL_TIM_OnePulse_Init+0x9a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	223d      	movs	r2, #61	; 0x3d
 8005120:	5c9b      	ldrb	r3, [r3, r2]
 8005122:	b2db      	uxtb	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	d107      	bne.n	8005138 <HAL_TIM_OnePulse_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	223c      	movs	r2, #60	; 0x3c
 800512c:	2100      	movs	r1, #0
 800512e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	0018      	movs	r0, r3
 8005134:	f000 f839 	bl	80051aa <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	223d      	movs	r2, #61	; 0x3d
 800513c:	2102      	movs	r1, #2
 800513e:	5499      	strb	r1, [r3, r2]

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	3304      	adds	r3, #4
 8005148:	0019      	movs	r1, r3
 800514a:	0010      	movs	r0, r2
 800514c:	f000 fad4 	bl	80056f8 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2108      	movs	r1, #8
 800515c:	438a      	bics	r2, r1
 800515e:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	6819      	ldr	r1, [r3, #0]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	683a      	ldr	r2, [r7, #0]
 800516c:	430a      	orrs	r2, r1
 800516e:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2248      	movs	r2, #72	; 0x48
 8005174:	2101      	movs	r1, #1
 8005176:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	223e      	movs	r2, #62	; 0x3e
 800517c:	2101      	movs	r1, #1
 800517e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	223f      	movs	r2, #63	; 0x3f
 8005184:	2101      	movs	r1, #1
 8005186:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2244      	movs	r2, #68	; 0x44
 800518c:	2101      	movs	r1, #1
 800518e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2245      	movs	r2, #69	; 0x45
 8005194:	2101      	movs	r1, #1
 8005196:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	223d      	movs	r2, #61	; 0x3d
 800519c:	2101      	movs	r1, #1
 800519e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051a0:	2300      	movs	r3, #0
}
 80051a2:	0018      	movs	r0, r3
 80051a4:	46bd      	mov	sp, r7
 80051a6:	b002      	add	sp, #8
 80051a8:	bd80      	pop	{r7, pc}

080051aa <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80051aa:	b580      	push	{r7, lr}
 80051ac:	b082      	sub	sp, #8
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80051b2:	46c0      	nop			; (mov r8, r8)
 80051b4:	46bd      	mov	sp, r7
 80051b6:	b002      	add	sp, #8
 80051b8:	bd80      	pop	{r7, pc}
	...

080051bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	2202      	movs	r2, #2
 80051d8:	4013      	ands	r3, r2
 80051da:	d021      	beq.n	8005220 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2202      	movs	r2, #2
 80051e0:	4013      	ands	r3, r2
 80051e2:	d01d      	beq.n	8005220 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2203      	movs	r2, #3
 80051ea:	4252      	negs	r2, r2
 80051ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2201      	movs	r2, #1
 80051f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	699b      	ldr	r3, [r3, #24]
 80051fa:	2203      	movs	r2, #3
 80051fc:	4013      	ands	r3, r2
 80051fe:	d004      	beq.n	800520a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	0018      	movs	r0, r3
 8005204:	f000 fa60 	bl	80056c8 <HAL_TIM_IC_CaptureCallback>
 8005208:	e007      	b.n	800521a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	0018      	movs	r0, r3
 800520e:	f000 fa53 	bl	80056b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	0018      	movs	r0, r3
 8005216:	f000 fa5f 	bl	80056d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	2204      	movs	r2, #4
 8005224:	4013      	ands	r3, r2
 8005226:	d022      	beq.n	800526e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2204      	movs	r2, #4
 800522c:	4013      	ands	r3, r2
 800522e:	d01e      	beq.n	800526e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2205      	movs	r2, #5
 8005236:	4252      	negs	r2, r2
 8005238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2202      	movs	r2, #2
 800523e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	699a      	ldr	r2, [r3, #24]
 8005246:	23c0      	movs	r3, #192	; 0xc0
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	4013      	ands	r3, r2
 800524c:	d004      	beq.n	8005258 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	0018      	movs	r0, r3
 8005252:	f000 fa39 	bl	80056c8 <HAL_TIM_IC_CaptureCallback>
 8005256:	e007      	b.n	8005268 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	0018      	movs	r0, r3
 800525c:	f000 fa2c 	bl	80056b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	0018      	movs	r0, r3
 8005264:	f000 fa38 	bl	80056d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	2208      	movs	r2, #8
 8005272:	4013      	ands	r3, r2
 8005274:	d021      	beq.n	80052ba <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2208      	movs	r2, #8
 800527a:	4013      	ands	r3, r2
 800527c:	d01d      	beq.n	80052ba <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	2209      	movs	r2, #9
 8005284:	4252      	negs	r2, r2
 8005286:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2204      	movs	r2, #4
 800528c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	69db      	ldr	r3, [r3, #28]
 8005294:	2203      	movs	r2, #3
 8005296:	4013      	ands	r3, r2
 8005298:	d004      	beq.n	80052a4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	0018      	movs	r0, r3
 800529e:	f000 fa13 	bl	80056c8 <HAL_TIM_IC_CaptureCallback>
 80052a2:	e007      	b.n	80052b4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	0018      	movs	r0, r3
 80052a8:	f000 fa06 	bl	80056b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	0018      	movs	r0, r3
 80052b0:	f000 fa12 	bl	80056d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	2210      	movs	r2, #16
 80052be:	4013      	ands	r3, r2
 80052c0:	d022      	beq.n	8005308 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2210      	movs	r2, #16
 80052c6:	4013      	ands	r3, r2
 80052c8:	d01e      	beq.n	8005308 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2211      	movs	r2, #17
 80052d0:	4252      	negs	r2, r2
 80052d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2208      	movs	r2, #8
 80052d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	69da      	ldr	r2, [r3, #28]
 80052e0:	23c0      	movs	r3, #192	; 0xc0
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	4013      	ands	r3, r2
 80052e6:	d004      	beq.n	80052f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	0018      	movs	r0, r3
 80052ec:	f000 f9ec 	bl	80056c8 <HAL_TIM_IC_CaptureCallback>
 80052f0:	e007      	b.n	8005302 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	0018      	movs	r0, r3
 80052f6:	f000 f9df 	bl	80056b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	0018      	movs	r0, r3
 80052fe:	f000 f9eb 	bl	80056d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	2201      	movs	r2, #1
 800530c:	4013      	ands	r3, r2
 800530e:	d00c      	beq.n	800532a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2201      	movs	r2, #1
 8005314:	4013      	ands	r3, r2
 8005316:	d008      	beq.n	800532a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2202      	movs	r2, #2
 800531e:	4252      	negs	r2, r2
 8005320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	0018      	movs	r0, r3
 8005326:	f7fe fa21 	bl	800376c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	2280      	movs	r2, #128	; 0x80
 800532e:	4013      	ands	r3, r2
 8005330:	d00c      	beq.n	800534c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2280      	movs	r2, #128	; 0x80
 8005336:	4013      	ands	r3, r2
 8005338:	d008      	beq.n	800534c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2281      	movs	r2, #129	; 0x81
 8005340:	4252      	negs	r2, r2
 8005342:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	0018      	movs	r0, r3
 8005348:	f000 fe7a 	bl	8006040 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800534c:	68ba      	ldr	r2, [r7, #8]
 800534e:	2380      	movs	r3, #128	; 0x80
 8005350:	005b      	lsls	r3, r3, #1
 8005352:	4013      	ands	r3, r2
 8005354:	d00b      	beq.n	800536e <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2280      	movs	r2, #128	; 0x80
 800535a:	4013      	ands	r3, r2
 800535c:	d007      	beq.n	800536e <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a16      	ldr	r2, [pc, #88]	; (80053bc <HAL_TIM_IRQHandler+0x200>)
 8005364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	0018      	movs	r0, r3
 800536a:	f000 fe71 	bl	8006050 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	2240      	movs	r2, #64	; 0x40
 8005372:	4013      	ands	r3, r2
 8005374:	d00c      	beq.n	8005390 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2240      	movs	r2, #64	; 0x40
 800537a:	4013      	ands	r3, r2
 800537c:	d008      	beq.n	8005390 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2241      	movs	r2, #65	; 0x41
 8005384:	4252      	negs	r2, r2
 8005386:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	0018      	movs	r0, r3
 800538c:	f000 f9ac 	bl	80056e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	2220      	movs	r2, #32
 8005394:	4013      	ands	r3, r2
 8005396:	d00c      	beq.n	80053b2 <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2220      	movs	r2, #32
 800539c:	4013      	ands	r3, r2
 800539e:	d008      	beq.n	80053b2 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2221      	movs	r2, #33	; 0x21
 80053a6:	4252      	negs	r2, r2
 80053a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	0018      	movs	r0, r3
 80053ae:	f000 fe3f 	bl	8006030 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053b2:	46c0      	nop			; (mov r8, r8)
 80053b4:	46bd      	mov	sp, r7
 80053b6:	b004      	add	sp, #16
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	46c0      	nop			; (mov r8, r8)
 80053bc:	fffffeff 	.word	0xfffffeff

080053c0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b086      	sub	sp, #24
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053cc:	2317      	movs	r3, #23
 80053ce:	18fb      	adds	r3, r7, r3
 80053d0:	2200      	movs	r2, #0
 80053d2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	223c      	movs	r2, #60	; 0x3c
 80053d8:	5c9b      	ldrb	r3, [r3, r2]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d101      	bne.n	80053e2 <HAL_TIM_OC_ConfigChannel+0x22>
 80053de:	2302      	movs	r3, #2
 80053e0:	e048      	b.n	8005474 <HAL_TIM_OC_ConfigChannel+0xb4>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	223c      	movs	r2, #60	; 0x3c
 80053e6:	2101      	movs	r1, #1
 80053e8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2b14      	cmp	r3, #20
 80053ee:	d835      	bhi.n	800545c <HAL_TIM_OC_ConfigChannel+0x9c>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	009a      	lsls	r2, r3, #2
 80053f4:	4b21      	ldr	r3, [pc, #132]	; (800547c <HAL_TIM_OC_ConfigChannel+0xbc>)
 80053f6:	18d3      	adds	r3, r2, r3
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	0011      	movs	r1, r2
 8005404:	0018      	movs	r0, r3
 8005406:	f000 f9e3 	bl	80057d0 <TIM_OC1_SetConfig>
      break;
 800540a:	e02c      	b.n	8005466 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68ba      	ldr	r2, [r7, #8]
 8005412:	0011      	movs	r1, r2
 8005414:	0018      	movs	r0, r3
 8005416:	f000 fa5b 	bl	80058d0 <TIM_OC2_SetConfig>
      break;
 800541a:	e024      	b.n	8005466 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	0011      	movs	r1, r2
 8005424:	0018      	movs	r0, r3
 8005426:	f000 fad1 	bl	80059cc <TIM_OC3_SetConfig>
      break;
 800542a:	e01c      	b.n	8005466 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	0011      	movs	r1, r2
 8005434:	0018      	movs	r0, r3
 8005436:	f000 fb4b 	bl	8005ad0 <TIM_OC4_SetConfig>
      break;
 800543a:	e014      	b.n	8005466 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68ba      	ldr	r2, [r7, #8]
 8005442:	0011      	movs	r1, r2
 8005444:	0018      	movs	r0, r3
 8005446:	f000 fba7 	bl	8005b98 <TIM_OC5_SetConfig>
      break;
 800544a:	e00c      	b.n	8005466 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68ba      	ldr	r2, [r7, #8]
 8005452:	0011      	movs	r1, r2
 8005454:	0018      	movs	r0, r3
 8005456:	f000 fbf9 	bl	8005c4c <TIM_OC6_SetConfig>
      break;
 800545a:	e004      	b.n	8005466 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800545c:	2317      	movs	r3, #23
 800545e:	18fb      	adds	r3, r7, r3
 8005460:	2201      	movs	r2, #1
 8005462:	701a      	strb	r2, [r3, #0]
      break;
 8005464:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	223c      	movs	r2, #60	; 0x3c
 800546a:	2100      	movs	r1, #0
 800546c:	5499      	strb	r1, [r3, r2]

  return status;
 800546e:	2317      	movs	r3, #23
 8005470:	18fb      	adds	r3, r7, r3
 8005472:	781b      	ldrb	r3, [r3, #0]
}
 8005474:	0018      	movs	r0, r3
 8005476:	46bd      	mov	sp, r7
 8005478:	b006      	add	sp, #24
 800547a:	bd80      	pop	{r7, pc}
 800547c:	080063c0 	.word	0x080063c0

08005480 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800548a:	230f      	movs	r3, #15
 800548c:	18fb      	adds	r3, r7, r3
 800548e:	2200      	movs	r2, #0
 8005490:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	223c      	movs	r2, #60	; 0x3c
 8005496:	5c9b      	ldrb	r3, [r3, r2]
 8005498:	2b01      	cmp	r3, #1
 800549a:	d101      	bne.n	80054a0 <HAL_TIM_ConfigClockSource+0x20>
 800549c:	2302      	movs	r3, #2
 800549e:	e0bc      	b.n	800561a <HAL_TIM_ConfigClockSource+0x19a>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	223c      	movs	r2, #60	; 0x3c
 80054a4:	2101      	movs	r1, #1
 80054a6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	223d      	movs	r2, #61	; 0x3d
 80054ac:	2102      	movs	r1, #2
 80054ae:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	4a5a      	ldr	r2, [pc, #360]	; (8005624 <HAL_TIM_ConfigClockSource+0x1a4>)
 80054bc:	4013      	ands	r3, r2
 80054be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	4a59      	ldr	r2, [pc, #356]	; (8005628 <HAL_TIM_ConfigClockSource+0x1a8>)
 80054c4:	4013      	ands	r3, r2
 80054c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68ba      	ldr	r2, [r7, #8]
 80054ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2280      	movs	r2, #128	; 0x80
 80054d6:	0192      	lsls	r2, r2, #6
 80054d8:	4293      	cmp	r3, r2
 80054da:	d040      	beq.n	800555e <HAL_TIM_ConfigClockSource+0xde>
 80054dc:	2280      	movs	r2, #128	; 0x80
 80054de:	0192      	lsls	r2, r2, #6
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d900      	bls.n	80054e6 <HAL_TIM_ConfigClockSource+0x66>
 80054e4:	e088      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x178>
 80054e6:	2280      	movs	r2, #128	; 0x80
 80054e8:	0152      	lsls	r2, r2, #5
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d100      	bne.n	80054f0 <HAL_TIM_ConfigClockSource+0x70>
 80054ee:	e088      	b.n	8005602 <HAL_TIM_ConfigClockSource+0x182>
 80054f0:	2280      	movs	r2, #128	; 0x80
 80054f2:	0152      	lsls	r2, r2, #5
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d900      	bls.n	80054fa <HAL_TIM_ConfigClockSource+0x7a>
 80054f8:	e07e      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x178>
 80054fa:	2b70      	cmp	r3, #112	; 0x70
 80054fc:	d018      	beq.n	8005530 <HAL_TIM_ConfigClockSource+0xb0>
 80054fe:	d900      	bls.n	8005502 <HAL_TIM_ConfigClockSource+0x82>
 8005500:	e07a      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x178>
 8005502:	2b60      	cmp	r3, #96	; 0x60
 8005504:	d04f      	beq.n	80055a6 <HAL_TIM_ConfigClockSource+0x126>
 8005506:	d900      	bls.n	800550a <HAL_TIM_ConfigClockSource+0x8a>
 8005508:	e076      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x178>
 800550a:	2b50      	cmp	r3, #80	; 0x50
 800550c:	d03b      	beq.n	8005586 <HAL_TIM_ConfigClockSource+0x106>
 800550e:	d900      	bls.n	8005512 <HAL_TIM_ConfigClockSource+0x92>
 8005510:	e072      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x178>
 8005512:	2b40      	cmp	r3, #64	; 0x40
 8005514:	d057      	beq.n	80055c6 <HAL_TIM_ConfigClockSource+0x146>
 8005516:	d900      	bls.n	800551a <HAL_TIM_ConfigClockSource+0x9a>
 8005518:	e06e      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x178>
 800551a:	2b30      	cmp	r3, #48	; 0x30
 800551c:	d063      	beq.n	80055e6 <HAL_TIM_ConfigClockSource+0x166>
 800551e:	d86b      	bhi.n	80055f8 <HAL_TIM_ConfigClockSource+0x178>
 8005520:	2b20      	cmp	r3, #32
 8005522:	d060      	beq.n	80055e6 <HAL_TIM_ConfigClockSource+0x166>
 8005524:	d868      	bhi.n	80055f8 <HAL_TIM_ConfigClockSource+0x178>
 8005526:	2b00      	cmp	r3, #0
 8005528:	d05d      	beq.n	80055e6 <HAL_TIM_ConfigClockSource+0x166>
 800552a:	2b10      	cmp	r3, #16
 800552c:	d05b      	beq.n	80055e6 <HAL_TIM_ConfigClockSource+0x166>
 800552e:	e063      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005540:	f000 fcf4 	bl	8005f2c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	2277      	movs	r2, #119	; 0x77
 8005550:	4313      	orrs	r3, r2
 8005552:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	68ba      	ldr	r2, [r7, #8]
 800555a:	609a      	str	r2, [r3, #8]
      break;
 800555c:	e052      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800556e:	f000 fcdd 	bl	8005f2c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	689a      	ldr	r2, [r3, #8]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2180      	movs	r1, #128	; 0x80
 800557e:	01c9      	lsls	r1, r1, #7
 8005580:	430a      	orrs	r2, r1
 8005582:	609a      	str	r2, [r3, #8]
      break;
 8005584:	e03e      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005592:	001a      	movs	r2, r3
 8005594:	f000 fc4e 	bl	8005e34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2150      	movs	r1, #80	; 0x50
 800559e:	0018      	movs	r0, r3
 80055a0:	f000 fca8 	bl	8005ef4 <TIM_ITRx_SetConfig>
      break;
 80055a4:	e02e      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055b2:	001a      	movs	r2, r3
 80055b4:	f000 fc6c 	bl	8005e90 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2160      	movs	r1, #96	; 0x60
 80055be:	0018      	movs	r0, r3
 80055c0:	f000 fc98 	bl	8005ef4 <TIM_ITRx_SetConfig>
      break;
 80055c4:	e01e      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055d2:	001a      	movs	r2, r3
 80055d4:	f000 fc2e 	bl	8005e34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2140      	movs	r1, #64	; 0x40
 80055de:	0018      	movs	r0, r3
 80055e0:	f000 fc88 	bl	8005ef4 <TIM_ITRx_SetConfig>
      break;
 80055e4:	e00e      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	0019      	movs	r1, r3
 80055f0:	0010      	movs	r0, r2
 80055f2:	f000 fc7f 	bl	8005ef4 <TIM_ITRx_SetConfig>
      break;
 80055f6:	e005      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80055f8:	230f      	movs	r3, #15
 80055fa:	18fb      	adds	r3, r7, r3
 80055fc:	2201      	movs	r2, #1
 80055fe:	701a      	strb	r2, [r3, #0]
      break;
 8005600:	e000      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005602:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	223d      	movs	r2, #61	; 0x3d
 8005608:	2101      	movs	r1, #1
 800560a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	223c      	movs	r2, #60	; 0x3c
 8005610:	2100      	movs	r1, #0
 8005612:	5499      	strb	r1, [r3, r2]

  return status;
 8005614:	230f      	movs	r3, #15
 8005616:	18fb      	adds	r3, r7, r3
 8005618:	781b      	ldrb	r3, [r3, #0]
}
 800561a:	0018      	movs	r0, r3
 800561c:	46bd      	mov	sp, r7
 800561e:	b004      	add	sp, #16
 8005620:	bd80      	pop	{r7, pc}
 8005622:	46c0      	nop			; (mov r8, r8)
 8005624:	ffceff88 	.word	0xffceff88
 8005628:	ffff00ff 	.word	0xffff00ff

0800562c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	223c      	movs	r2, #60	; 0x3c
 800563a:	5c9b      	ldrb	r3, [r3, r2]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d101      	bne.n	8005644 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005640:	2302      	movs	r3, #2
 8005642:	e032      	b.n	80056aa <HAL_TIM_SlaveConfigSynchro+0x7e>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	223c      	movs	r2, #60	; 0x3c
 8005648:	2101      	movs	r1, #1
 800564a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	223d      	movs	r2, #61	; 0x3d
 8005650:	2102      	movs	r1, #2
 8005652:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005654:	683a      	ldr	r2, [r7, #0]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	0011      	movs	r1, r2
 800565a:	0018      	movs	r0, r3
 800565c:	f000 fb54 	bl	8005d08 <TIM_SlaveTimer_SetConfig>
 8005660:	1e03      	subs	r3, r0, #0
 8005662:	d009      	beq.n	8005678 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	223d      	movs	r2, #61	; 0x3d
 8005668:	2101      	movs	r1, #1
 800566a:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	223c      	movs	r2, #60	; 0x3c
 8005670:	2100      	movs	r1, #0
 8005672:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e018      	b.n	80056aa <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68da      	ldr	r2, [r3, #12]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2140      	movs	r1, #64	; 0x40
 8005684:	438a      	bics	r2, r1
 8005686:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68da      	ldr	r2, [r3, #12]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4908      	ldr	r1, [pc, #32]	; (80056b4 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8005694:	400a      	ands	r2, r1
 8005696:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	223d      	movs	r2, #61	; 0x3d
 800569c:	2101      	movs	r1, #1
 800569e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	223c      	movs	r2, #60	; 0x3c
 80056a4:	2100      	movs	r1, #0
 80056a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	0018      	movs	r0, r3
 80056ac:	46bd      	mov	sp, r7
 80056ae:	b002      	add	sp, #8
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	46c0      	nop			; (mov r8, r8)
 80056b4:	ffffbfff 	.word	0xffffbfff

080056b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056c0:	46c0      	nop			; (mov r8, r8)
 80056c2:	46bd      	mov	sp, r7
 80056c4:	b002      	add	sp, #8
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80056d0:	46c0      	nop			; (mov r8, r8)
 80056d2:	46bd      	mov	sp, r7
 80056d4:	b002      	add	sp, #8
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b082      	sub	sp, #8
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80056e0:	46c0      	nop			; (mov r8, r8)
 80056e2:	46bd      	mov	sp, r7
 80056e4:	b002      	add	sp, #8
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b082      	sub	sp, #8
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056f0:	46c0      	nop			; (mov r8, r8)
 80056f2:	46bd      	mov	sp, r7
 80056f4:	b002      	add	sp, #8
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a2b      	ldr	r2, [pc, #172]	; (80057b8 <TIM_Base_SetConfig+0xc0>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d003      	beq.n	8005718 <TIM_Base_SetConfig+0x20>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a2a      	ldr	r2, [pc, #168]	; (80057bc <TIM_Base_SetConfig+0xc4>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d108      	bne.n	800572a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2270      	movs	r2, #112	; 0x70
 800571c:	4393      	bics	r3, r2
 800571e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	4313      	orrs	r3, r2
 8005728:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a22      	ldr	r2, [pc, #136]	; (80057b8 <TIM_Base_SetConfig+0xc0>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d00f      	beq.n	8005752 <TIM_Base_SetConfig+0x5a>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	4a21      	ldr	r2, [pc, #132]	; (80057bc <TIM_Base_SetConfig+0xc4>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d00b      	beq.n	8005752 <TIM_Base_SetConfig+0x5a>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a20      	ldr	r2, [pc, #128]	; (80057c0 <TIM_Base_SetConfig+0xc8>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d007      	beq.n	8005752 <TIM_Base_SetConfig+0x5a>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a1f      	ldr	r2, [pc, #124]	; (80057c4 <TIM_Base_SetConfig+0xcc>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d003      	beq.n	8005752 <TIM_Base_SetConfig+0x5a>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a1e      	ldr	r2, [pc, #120]	; (80057c8 <TIM_Base_SetConfig+0xd0>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d108      	bne.n	8005764 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	4a1d      	ldr	r2, [pc, #116]	; (80057cc <TIM_Base_SetConfig+0xd4>)
 8005756:	4013      	ands	r3, r2
 8005758:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	4313      	orrs	r3, r2
 8005762:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2280      	movs	r2, #128	; 0x80
 8005768:	4393      	bics	r3, r2
 800576a:	001a      	movs	r2, r3
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	695b      	ldr	r3, [r3, #20]
 8005770:	4313      	orrs	r3, r2
 8005772:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68fa      	ldr	r2, [r7, #12]
 8005778:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	689a      	ldr	r2, [r3, #8]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a0a      	ldr	r2, [pc, #40]	; (80057b8 <TIM_Base_SetConfig+0xc0>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d007      	beq.n	80057a2 <TIM_Base_SetConfig+0xaa>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a0b      	ldr	r2, [pc, #44]	; (80057c4 <TIM_Base_SetConfig+0xcc>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d003      	beq.n	80057a2 <TIM_Base_SetConfig+0xaa>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a0a      	ldr	r2, [pc, #40]	; (80057c8 <TIM_Base_SetConfig+0xd0>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d103      	bne.n	80057aa <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	691a      	ldr	r2, [r3, #16]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2201      	movs	r2, #1
 80057ae:	615a      	str	r2, [r3, #20]
}
 80057b0:	46c0      	nop			; (mov r8, r8)
 80057b2:	46bd      	mov	sp, r7
 80057b4:	b004      	add	sp, #16
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	40012c00 	.word	0x40012c00
 80057bc:	40000400 	.word	0x40000400
 80057c0:	40002000 	.word	0x40002000
 80057c4:	40014400 	.word	0x40014400
 80057c8:	40014800 	.word	0x40014800
 80057cc:	fffffcff 	.word	0xfffffcff

080057d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6a1b      	ldr	r3, [r3, #32]
 80057e4:	2201      	movs	r2, #1
 80057e6:	4393      	bics	r3, r2
 80057e8:	001a      	movs	r2, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	699b      	ldr	r3, [r3, #24]
 80057f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	4a2e      	ldr	r2, [pc, #184]	; (80058b8 <TIM_OC1_SetConfig+0xe8>)
 80057fe:	4013      	ands	r3, r2
 8005800:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2203      	movs	r2, #3
 8005806:	4393      	bics	r3, r2
 8005808:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	4313      	orrs	r3, r2
 8005812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	2202      	movs	r2, #2
 8005818:	4393      	bics	r3, r2
 800581a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	697a      	ldr	r2, [r7, #20]
 8005822:	4313      	orrs	r3, r2
 8005824:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a24      	ldr	r2, [pc, #144]	; (80058bc <TIM_OC1_SetConfig+0xec>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d007      	beq.n	800583e <TIM_OC1_SetConfig+0x6e>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a23      	ldr	r2, [pc, #140]	; (80058c0 <TIM_OC1_SetConfig+0xf0>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d003      	beq.n	800583e <TIM_OC1_SetConfig+0x6e>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a22      	ldr	r2, [pc, #136]	; (80058c4 <TIM_OC1_SetConfig+0xf4>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d10c      	bne.n	8005858 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	2208      	movs	r2, #8
 8005842:	4393      	bics	r3, r2
 8005844:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	4313      	orrs	r3, r2
 800584e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	2204      	movs	r2, #4
 8005854:	4393      	bics	r3, r2
 8005856:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a18      	ldr	r2, [pc, #96]	; (80058bc <TIM_OC1_SetConfig+0xec>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d007      	beq.n	8005870 <TIM_OC1_SetConfig+0xa0>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a17      	ldr	r2, [pc, #92]	; (80058c0 <TIM_OC1_SetConfig+0xf0>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d003      	beq.n	8005870 <TIM_OC1_SetConfig+0xa0>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a16      	ldr	r2, [pc, #88]	; (80058c4 <TIM_OC1_SetConfig+0xf4>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d111      	bne.n	8005894 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	4a15      	ldr	r2, [pc, #84]	; (80058c8 <TIM_OC1_SetConfig+0xf8>)
 8005874:	4013      	ands	r3, r2
 8005876:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	4a14      	ldr	r2, [pc, #80]	; (80058cc <TIM_OC1_SetConfig+0xfc>)
 800587c:	4013      	ands	r3, r2
 800587e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	695b      	ldr	r3, [r3, #20]
 8005884:	693a      	ldr	r2, [r7, #16]
 8005886:	4313      	orrs	r3, r2
 8005888:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	699b      	ldr	r3, [r3, #24]
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	4313      	orrs	r3, r2
 8005892:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	68fa      	ldr	r2, [r7, #12]
 800589e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	685a      	ldr	r2, [r3, #4]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	697a      	ldr	r2, [r7, #20]
 80058ac:	621a      	str	r2, [r3, #32]
}
 80058ae:	46c0      	nop			; (mov r8, r8)
 80058b0:	46bd      	mov	sp, r7
 80058b2:	b006      	add	sp, #24
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	46c0      	nop			; (mov r8, r8)
 80058b8:	fffeff8f 	.word	0xfffeff8f
 80058bc:	40012c00 	.word	0x40012c00
 80058c0:	40014400 	.word	0x40014400
 80058c4:	40014800 	.word	0x40014800
 80058c8:	fffffeff 	.word	0xfffffeff
 80058cc:	fffffdff 	.word	0xfffffdff

080058d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a1b      	ldr	r3, [r3, #32]
 80058e4:	2210      	movs	r2, #16
 80058e6:	4393      	bics	r3, r2
 80058e8:	001a      	movs	r2, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	699b      	ldr	r3, [r3, #24]
 80058f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	4a2c      	ldr	r2, [pc, #176]	; (80059b0 <TIM_OC2_SetConfig+0xe0>)
 80058fe:	4013      	ands	r3, r2
 8005900:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	4a2b      	ldr	r2, [pc, #172]	; (80059b4 <TIM_OC2_SetConfig+0xe4>)
 8005906:	4013      	ands	r3, r2
 8005908:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	021b      	lsls	r3, r3, #8
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	4313      	orrs	r3, r2
 8005914:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	2220      	movs	r2, #32
 800591a:	4393      	bics	r3, r2
 800591c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	011b      	lsls	r3, r3, #4
 8005924:	697a      	ldr	r2, [r7, #20]
 8005926:	4313      	orrs	r3, r2
 8005928:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a22      	ldr	r2, [pc, #136]	; (80059b8 <TIM_OC2_SetConfig+0xe8>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d10d      	bne.n	800594e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	2280      	movs	r2, #128	; 0x80
 8005936:	4393      	bics	r3, r2
 8005938:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	011b      	lsls	r3, r3, #4
 8005940:	697a      	ldr	r2, [r7, #20]
 8005942:	4313      	orrs	r3, r2
 8005944:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	2240      	movs	r2, #64	; 0x40
 800594a:	4393      	bics	r3, r2
 800594c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a19      	ldr	r2, [pc, #100]	; (80059b8 <TIM_OC2_SetConfig+0xe8>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d007      	beq.n	8005966 <TIM_OC2_SetConfig+0x96>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a18      	ldr	r2, [pc, #96]	; (80059bc <TIM_OC2_SetConfig+0xec>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d003      	beq.n	8005966 <TIM_OC2_SetConfig+0x96>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4a17      	ldr	r2, [pc, #92]	; (80059c0 <TIM_OC2_SetConfig+0xf0>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d113      	bne.n	800598e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	4a16      	ldr	r2, [pc, #88]	; (80059c4 <TIM_OC2_SetConfig+0xf4>)
 800596a:	4013      	ands	r3, r2
 800596c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	4a15      	ldr	r2, [pc, #84]	; (80059c8 <TIM_OC2_SetConfig+0xf8>)
 8005972:	4013      	ands	r3, r2
 8005974:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	4313      	orrs	r3, r2
 8005980:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	699b      	ldr	r3, [r3, #24]
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	693a      	ldr	r2, [r7, #16]
 800598a:	4313      	orrs	r3, r2
 800598c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	685a      	ldr	r2, [r3, #4]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	621a      	str	r2, [r3, #32]
}
 80059a8:	46c0      	nop			; (mov r8, r8)
 80059aa:	46bd      	mov	sp, r7
 80059ac:	b006      	add	sp, #24
 80059ae:	bd80      	pop	{r7, pc}
 80059b0:	feff8fff 	.word	0xfeff8fff
 80059b4:	fffffcff 	.word	0xfffffcff
 80059b8:	40012c00 	.word	0x40012c00
 80059bc:	40014400 	.word	0x40014400
 80059c0:	40014800 	.word	0x40014800
 80059c4:	fffffbff 	.word	0xfffffbff
 80059c8:	fffff7ff 	.word	0xfffff7ff

080059cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b086      	sub	sp, #24
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a1b      	ldr	r3, [r3, #32]
 80059e0:	4a31      	ldr	r2, [pc, #196]	; (8005aa8 <TIM_OC3_SetConfig+0xdc>)
 80059e2:	401a      	ands	r2, r3
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	4a2d      	ldr	r2, [pc, #180]	; (8005aac <TIM_OC3_SetConfig+0xe0>)
 80059f8:	4013      	ands	r3, r2
 80059fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2203      	movs	r2, #3
 8005a00:	4393      	bics	r3, r2
 8005a02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	68fa      	ldr	r2, [r7, #12]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	4a27      	ldr	r2, [pc, #156]	; (8005ab0 <TIM_OC3_SetConfig+0xe4>)
 8005a12:	4013      	ands	r3, r2
 8005a14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	021b      	lsls	r3, r3, #8
 8005a1c:	697a      	ldr	r2, [r7, #20]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a23      	ldr	r2, [pc, #140]	; (8005ab4 <TIM_OC3_SetConfig+0xe8>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d10d      	bne.n	8005a46 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	4a22      	ldr	r2, [pc, #136]	; (8005ab8 <TIM_OC3_SetConfig+0xec>)
 8005a2e:	4013      	ands	r3, r2
 8005a30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	021b      	lsls	r3, r3, #8
 8005a38:	697a      	ldr	r2, [r7, #20]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	4a1e      	ldr	r2, [pc, #120]	; (8005abc <TIM_OC3_SetConfig+0xf0>)
 8005a42:	4013      	ands	r3, r2
 8005a44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a1a      	ldr	r2, [pc, #104]	; (8005ab4 <TIM_OC3_SetConfig+0xe8>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d007      	beq.n	8005a5e <TIM_OC3_SetConfig+0x92>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a1b      	ldr	r2, [pc, #108]	; (8005ac0 <TIM_OC3_SetConfig+0xf4>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d003      	beq.n	8005a5e <TIM_OC3_SetConfig+0x92>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a1a      	ldr	r2, [pc, #104]	; (8005ac4 <TIM_OC3_SetConfig+0xf8>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d113      	bne.n	8005a86 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	4a19      	ldr	r2, [pc, #100]	; (8005ac8 <TIM_OC3_SetConfig+0xfc>)
 8005a62:	4013      	ands	r3, r2
 8005a64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	4a18      	ldr	r2, [pc, #96]	; (8005acc <TIM_OC3_SetConfig+0x100>)
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	011b      	lsls	r3, r3, #4
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	699b      	ldr	r3, [r3, #24]
 8005a7e:	011b      	lsls	r3, r3, #4
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	693a      	ldr	r2, [r7, #16]
 8005a8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	697a      	ldr	r2, [r7, #20]
 8005a9e:	621a      	str	r2, [r3, #32]
}
 8005aa0:	46c0      	nop			; (mov r8, r8)
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	b006      	add	sp, #24
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	fffffeff 	.word	0xfffffeff
 8005aac:	fffeff8f 	.word	0xfffeff8f
 8005ab0:	fffffdff 	.word	0xfffffdff
 8005ab4:	40012c00 	.word	0x40012c00
 8005ab8:	fffff7ff 	.word	0xfffff7ff
 8005abc:	fffffbff 	.word	0xfffffbff
 8005ac0:	40014400 	.word	0x40014400
 8005ac4:	40014800 	.word	0x40014800
 8005ac8:	ffffefff 	.word	0xffffefff
 8005acc:	ffffdfff 	.word	0xffffdfff

08005ad0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b086      	sub	sp, #24
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a1b      	ldr	r3, [r3, #32]
 8005ade:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a1b      	ldr	r3, [r3, #32]
 8005ae4:	4a24      	ldr	r2, [pc, #144]	; (8005b78 <TIM_OC4_SetConfig+0xa8>)
 8005ae6:	401a      	ands	r2, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	69db      	ldr	r3, [r3, #28]
 8005af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	4a20      	ldr	r2, [pc, #128]	; (8005b7c <TIM_OC4_SetConfig+0xac>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	4a1f      	ldr	r2, [pc, #124]	; (8005b80 <TIM_OC4_SetConfig+0xb0>)
 8005b04:	4013      	ands	r3, r2
 8005b06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	021b      	lsls	r3, r3, #8
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	4a1b      	ldr	r2, [pc, #108]	; (8005b84 <TIM_OC4_SetConfig+0xb4>)
 8005b18:	4013      	ands	r3, r2
 8005b1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	031b      	lsls	r3, r3, #12
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a17      	ldr	r2, [pc, #92]	; (8005b88 <TIM_OC4_SetConfig+0xb8>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d007      	beq.n	8005b40 <TIM_OC4_SetConfig+0x70>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a16      	ldr	r2, [pc, #88]	; (8005b8c <TIM_OC4_SetConfig+0xbc>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d003      	beq.n	8005b40 <TIM_OC4_SetConfig+0x70>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a15      	ldr	r2, [pc, #84]	; (8005b90 <TIM_OC4_SetConfig+0xc0>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d109      	bne.n	8005b54 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	4a14      	ldr	r2, [pc, #80]	; (8005b94 <TIM_OC4_SetConfig+0xc4>)
 8005b44:	4013      	ands	r3, r2
 8005b46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	695b      	ldr	r3, [r3, #20]
 8005b4c:	019b      	lsls	r3, r3, #6
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	697a      	ldr	r2, [r7, #20]
 8005b58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68fa      	ldr	r2, [r7, #12]
 8005b5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	685a      	ldr	r2, [r3, #4]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	621a      	str	r2, [r3, #32]
}
 8005b6e:	46c0      	nop			; (mov r8, r8)
 8005b70:	46bd      	mov	sp, r7
 8005b72:	b006      	add	sp, #24
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	46c0      	nop			; (mov r8, r8)
 8005b78:	ffffefff 	.word	0xffffefff
 8005b7c:	feff8fff 	.word	0xfeff8fff
 8005b80:	fffffcff 	.word	0xfffffcff
 8005b84:	ffffdfff 	.word	0xffffdfff
 8005b88:	40012c00 	.word	0x40012c00
 8005b8c:	40014400 	.word	0x40014400
 8005b90:	40014800 	.word	0x40014800
 8005b94:	ffffbfff 	.word	0xffffbfff

08005b98 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b086      	sub	sp, #24
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a1b      	ldr	r3, [r3, #32]
 8005ba6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a1b      	ldr	r3, [r3, #32]
 8005bac:	4a21      	ldr	r2, [pc, #132]	; (8005c34 <TIM_OC5_SetConfig+0x9c>)
 8005bae:	401a      	ands	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	4a1d      	ldr	r2, [pc, #116]	; (8005c38 <TIM_OC5_SetConfig+0xa0>)
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	4a19      	ldr	r2, [pc, #100]	; (8005c3c <TIM_OC5_SetConfig+0xa4>)
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	041b      	lsls	r3, r3, #16
 8005be0:	693a      	ldr	r2, [r7, #16]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a15      	ldr	r2, [pc, #84]	; (8005c40 <TIM_OC5_SetConfig+0xa8>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d007      	beq.n	8005bfe <TIM_OC5_SetConfig+0x66>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a14      	ldr	r2, [pc, #80]	; (8005c44 <TIM_OC5_SetConfig+0xac>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d003      	beq.n	8005bfe <TIM_OC5_SetConfig+0x66>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a13      	ldr	r2, [pc, #76]	; (8005c48 <TIM_OC5_SetConfig+0xb0>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d109      	bne.n	8005c12 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	4a0c      	ldr	r2, [pc, #48]	; (8005c34 <TIM_OC5_SetConfig+0x9c>)
 8005c02:	4013      	ands	r3, r2
 8005c04:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	021b      	lsls	r3, r3, #8
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	697a      	ldr	r2, [r7, #20]
 8005c16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	621a      	str	r2, [r3, #32]
}
 8005c2c:	46c0      	nop			; (mov r8, r8)
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	b006      	add	sp, #24
 8005c32:	bd80      	pop	{r7, pc}
 8005c34:	fffeffff 	.word	0xfffeffff
 8005c38:	fffeff8f 	.word	0xfffeff8f
 8005c3c:	fffdffff 	.word	0xfffdffff
 8005c40:	40012c00 	.word	0x40012c00
 8005c44:	40014400 	.word	0x40014400
 8005c48:	40014800 	.word	0x40014800

08005c4c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b086      	sub	sp, #24
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a1b      	ldr	r3, [r3, #32]
 8005c60:	4a22      	ldr	r2, [pc, #136]	; (8005cec <TIM_OC6_SetConfig+0xa0>)
 8005c62:	401a      	ands	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	4a1e      	ldr	r2, [pc, #120]	; (8005cf0 <TIM_OC6_SetConfig+0xa4>)
 8005c78:	4013      	ands	r3, r2
 8005c7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	021b      	lsls	r3, r3, #8
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	4a1a      	ldr	r2, [pc, #104]	; (8005cf4 <TIM_OC6_SetConfig+0xa8>)
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	051b      	lsls	r3, r3, #20
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a16      	ldr	r2, [pc, #88]	; (8005cf8 <TIM_OC6_SetConfig+0xac>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d007      	beq.n	8005cb4 <TIM_OC6_SetConfig+0x68>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a15      	ldr	r2, [pc, #84]	; (8005cfc <TIM_OC6_SetConfig+0xb0>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d003      	beq.n	8005cb4 <TIM_OC6_SetConfig+0x68>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a14      	ldr	r2, [pc, #80]	; (8005d00 <TIM_OC6_SetConfig+0xb4>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d109      	bne.n	8005cc8 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	4a13      	ldr	r2, [pc, #76]	; (8005d04 <TIM_OC6_SetConfig+0xb8>)
 8005cb8:	4013      	ands	r3, r2
 8005cba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	695b      	ldr	r3, [r3, #20]
 8005cc0:	029b      	lsls	r3, r3, #10
 8005cc2:	697a      	ldr	r2, [r7, #20]
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	685a      	ldr	r2, [r3, #4]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	693a      	ldr	r2, [r7, #16]
 8005ce0:	621a      	str	r2, [r3, #32]
}
 8005ce2:	46c0      	nop			; (mov r8, r8)
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	b006      	add	sp, #24
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	46c0      	nop			; (mov r8, r8)
 8005cec:	ffefffff 	.word	0xffefffff
 8005cf0:	feff8fff 	.word	0xfeff8fff
 8005cf4:	ffdfffff 	.word	0xffdfffff
 8005cf8:	40012c00 	.word	0x40012c00
 8005cfc:	40014400 	.word	0x40014400
 8005d00:	40014800 	.word	0x40014800
 8005d04:	fffbffff 	.word	0xfffbffff

08005d08 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b086      	sub	sp, #24
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d12:	2317      	movs	r3, #23
 8005d14:	18fb      	adds	r3, r7, r3
 8005d16:	2200      	movs	r2, #0
 8005d18:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	4a41      	ldr	r2, [pc, #260]	; (8005e2c <TIM_SlaveTimer_SetConfig+0x124>)
 8005d26:	4013      	ands	r3, r2
 8005d28:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	4a3e      	ldr	r2, [pc, #248]	; (8005e30 <TIM_SlaveTimer_SetConfig+0x128>)
 8005d38:	4013      	ands	r3, r2
 8005d3a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	693a      	ldr	r2, [r7, #16]
 8005d4c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	2b70      	cmp	r3, #112	; 0x70
 8005d54:	d015      	beq.n	8005d82 <TIM_SlaveTimer_SetConfig+0x7a>
 8005d56:	d900      	bls.n	8005d5a <TIM_SlaveTimer_SetConfig+0x52>
 8005d58:	e05b      	b.n	8005e12 <TIM_SlaveTimer_SetConfig+0x10a>
 8005d5a:	2b60      	cmp	r3, #96	; 0x60
 8005d5c:	d04f      	beq.n	8005dfe <TIM_SlaveTimer_SetConfig+0xf6>
 8005d5e:	d858      	bhi.n	8005e12 <TIM_SlaveTimer_SetConfig+0x10a>
 8005d60:	2b50      	cmp	r3, #80	; 0x50
 8005d62:	d042      	beq.n	8005dea <TIM_SlaveTimer_SetConfig+0xe2>
 8005d64:	d855      	bhi.n	8005e12 <TIM_SlaveTimer_SetConfig+0x10a>
 8005d66:	2b40      	cmp	r3, #64	; 0x40
 8005d68:	d016      	beq.n	8005d98 <TIM_SlaveTimer_SetConfig+0x90>
 8005d6a:	d852      	bhi.n	8005e12 <TIM_SlaveTimer_SetConfig+0x10a>
 8005d6c:	2b30      	cmp	r3, #48	; 0x30
 8005d6e:	d055      	beq.n	8005e1c <TIM_SlaveTimer_SetConfig+0x114>
 8005d70:	d84f      	bhi.n	8005e12 <TIM_SlaveTimer_SetConfig+0x10a>
 8005d72:	2b20      	cmp	r3, #32
 8005d74:	d052      	beq.n	8005e1c <TIM_SlaveTimer_SetConfig+0x114>
 8005d76:	d84c      	bhi.n	8005e12 <TIM_SlaveTimer_SetConfig+0x10a>
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d04f      	beq.n	8005e1c <TIM_SlaveTimer_SetConfig+0x114>
 8005d7c:	2b10      	cmp	r3, #16
 8005d7e:	d04d      	beq.n	8005e1c <TIM_SlaveTimer_SetConfig+0x114>
 8005d80:	e047      	b.n	8005e12 <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005d92:	f000 f8cb 	bl	8005f2c <TIM_ETR_SetConfig>
      break;
 8005d96:	e042      	b.n	8005e1e <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2b05      	cmp	r3, #5
 8005d9e:	d101      	bne.n	8005da4 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e03f      	b.n	8005e24 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	6a1a      	ldr	r2, [r3, #32]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2101      	movs	r1, #1
 8005db8:	438a      	bics	r2, r1
 8005dba:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	699b      	ldr	r3, [r3, #24]
 8005dc2:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	22f0      	movs	r2, #240	; 0xf0
 8005dc8:	4393      	bics	r3, r2
 8005dca:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	691b      	ldr	r3, [r3, #16]
 8005dd0:	011b      	lsls	r3, r3, #4
 8005dd2:	68ba      	ldr	r2, [r7, #8]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68ba      	ldr	r2, [r7, #8]
 8005dde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	621a      	str	r2, [r3, #32]
      break;
 8005de8:	e019      	b.n	8005e1e <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005df6:	001a      	movs	r2, r3
 8005df8:	f000 f81c 	bl	8005e34 <TIM_TI1_ConfigInputStage>
      break;
 8005dfc:	e00f      	b.n	8005e1e <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e0a:	001a      	movs	r2, r3
 8005e0c:	f000 f840 	bl	8005e90 <TIM_TI2_ConfigInputStage>
      break;
 8005e10:	e005      	b.n	8005e1e <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005e12:	2317      	movs	r3, #23
 8005e14:	18fb      	adds	r3, r7, r3
 8005e16:	2201      	movs	r2, #1
 8005e18:	701a      	strb	r2, [r3, #0]
      break;
 8005e1a:	e000      	b.n	8005e1e <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8005e1c:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 8005e1e:	2317      	movs	r3, #23
 8005e20:	18fb      	adds	r3, r7, r3
 8005e22:	781b      	ldrb	r3, [r3, #0]
}
 8005e24:	0018      	movs	r0, r3
 8005e26:	46bd      	mov	sp, r7
 8005e28:	b006      	add	sp, #24
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	ffcfff8f 	.word	0xffcfff8f
 8005e30:	fffefff8 	.word	0xfffefff8

08005e34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b086      	sub	sp, #24
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6a1b      	ldr	r3, [r3, #32]
 8005e44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	4393      	bics	r3, r2
 8005e4e:	001a      	movs	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	22f0      	movs	r2, #240	; 0xf0
 8005e5e:	4393      	bics	r3, r2
 8005e60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	011b      	lsls	r3, r3, #4
 8005e66:	693a      	ldr	r2, [r7, #16]
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	220a      	movs	r2, #10
 8005e70:	4393      	bics	r3, r2
 8005e72:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e74:	697a      	ldr	r2, [r7, #20]
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	693a      	ldr	r2, [r7, #16]
 8005e80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	621a      	str	r2, [r3, #32]
}
 8005e88:	46c0      	nop			; (mov r8, r8)
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	b006      	add	sp, #24
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6a1b      	ldr	r3, [r3, #32]
 8005ea0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	6a1b      	ldr	r3, [r3, #32]
 8005ea6:	2210      	movs	r2, #16
 8005ea8:	4393      	bics	r3, r2
 8005eaa:	001a      	movs	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	699b      	ldr	r3, [r3, #24]
 8005eb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	4a0d      	ldr	r2, [pc, #52]	; (8005ef0 <TIM_TI2_ConfigInputStage+0x60>)
 8005eba:	4013      	ands	r3, r2
 8005ebc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	031b      	lsls	r3, r3, #12
 8005ec2:	693a      	ldr	r2, [r7, #16]
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	22a0      	movs	r2, #160	; 0xa0
 8005ecc:	4393      	bics	r3, r2
 8005ece:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	011b      	lsls	r3, r3, #4
 8005ed4:	697a      	ldr	r2, [r7, #20]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	697a      	ldr	r2, [r7, #20]
 8005ee4:	621a      	str	r2, [r3, #32]
}
 8005ee6:	46c0      	nop			; (mov r8, r8)
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	b006      	add	sp, #24
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	46c0      	nop			; (mov r8, r8)
 8005ef0:	ffff0fff 	.word	0xffff0fff

08005ef4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b084      	sub	sp, #16
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	4a08      	ldr	r2, [pc, #32]	; (8005f28 <TIM_ITRx_SetConfig+0x34>)
 8005f08:	4013      	ands	r3, r2
 8005f0a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f0c:	683a      	ldr	r2, [r7, #0]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	2207      	movs	r2, #7
 8005f14:	4313      	orrs	r3, r2
 8005f16:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	609a      	str	r2, [r3, #8]
}
 8005f1e:	46c0      	nop			; (mov r8, r8)
 8005f20:	46bd      	mov	sp, r7
 8005f22:	b004      	add	sp, #16
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	46c0      	nop			; (mov r8, r8)
 8005f28:	ffcfff8f 	.word	0xffcfff8f

08005f2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b086      	sub	sp, #24
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	607a      	str	r2, [r7, #4]
 8005f38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	4a09      	ldr	r2, [pc, #36]	; (8005f68 <TIM_ETR_SetConfig+0x3c>)
 8005f44:	4013      	ands	r3, r2
 8005f46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	021a      	lsls	r2, r3, #8
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	431a      	orrs	r2, r3
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	697a      	ldr	r2, [r7, #20]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	609a      	str	r2, [r3, #8]
}
 8005f60:	46c0      	nop			; (mov r8, r8)
 8005f62:	46bd      	mov	sp, r7
 8005f64:	b006      	add	sp, #24
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	ffff00ff 	.word	0xffff00ff

08005f6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	223c      	movs	r2, #60	; 0x3c
 8005f7a:	5c9b      	ldrb	r3, [r3, r2]
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d101      	bne.n	8005f84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f80:	2302      	movs	r3, #2
 8005f82:	e04a      	b.n	800601a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	223c      	movs	r2, #60	; 0x3c
 8005f88:	2101      	movs	r1, #1
 8005f8a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	223d      	movs	r2, #61	; 0x3d
 8005f90:	2102      	movs	r1, #2
 8005f92:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a1e      	ldr	r2, [pc, #120]	; (8006024 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d108      	bne.n	8005fc0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	4a1d      	ldr	r2, [pc, #116]	; (8006028 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2270      	movs	r2, #112	; 0x70
 8005fc4:	4393      	bics	r3, r2
 8005fc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a11      	ldr	r2, [pc, #68]	; (8006024 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d004      	beq.n	8005fee <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a10      	ldr	r2, [pc, #64]	; (800602c <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d10c      	bne.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	2280      	movs	r2, #128	; 0x80
 8005ff2:	4393      	bics	r3, r2
 8005ff4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	68ba      	ldr	r2, [r7, #8]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68ba      	ldr	r2, [r7, #8]
 8006006:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	223d      	movs	r2, #61	; 0x3d
 800600c:	2101      	movs	r1, #1
 800600e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	223c      	movs	r2, #60	; 0x3c
 8006014:	2100      	movs	r1, #0
 8006016:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006018:	2300      	movs	r3, #0
}
 800601a:	0018      	movs	r0, r3
 800601c:	46bd      	mov	sp, r7
 800601e:	b004      	add	sp, #16
 8006020:	bd80      	pop	{r7, pc}
 8006022:	46c0      	nop			; (mov r8, r8)
 8006024:	40012c00 	.word	0x40012c00
 8006028:	ff0fffff 	.word	0xff0fffff
 800602c:	40000400 	.word	0x40000400

08006030 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b082      	sub	sp, #8
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006038:	46c0      	nop			; (mov r8, r8)
 800603a:	46bd      	mov	sp, r7
 800603c:	b002      	add	sp, #8
 800603e:	bd80      	pop	{r7, pc}

08006040 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b082      	sub	sp, #8
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006048:	46c0      	nop			; (mov r8, r8)
 800604a:	46bd      	mov	sp, r7
 800604c:	b002      	add	sp, #8
 800604e:	bd80      	pop	{r7, pc}

08006050 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b082      	sub	sp, #8
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006058:	46c0      	nop			; (mov r8, r8)
 800605a:	46bd      	mov	sp, r7
 800605c:	b002      	add	sp, #8
 800605e:	bd80      	pop	{r7, pc}

08006060 <malloc>:
 8006060:	b510      	push	{r4, lr}
 8006062:	4b03      	ldr	r3, [pc, #12]	; (8006070 <malloc+0x10>)
 8006064:	0001      	movs	r1, r0
 8006066:	6818      	ldr	r0, [r3, #0]
 8006068:	f000 f826 	bl	80060b8 <_malloc_r>
 800606c:	bd10      	pop	{r4, pc}
 800606e:	46c0      	nop			; (mov r8, r8)
 8006070:	20000064 	.word	0x20000064

08006074 <sbrk_aligned>:
 8006074:	b570      	push	{r4, r5, r6, lr}
 8006076:	4e0f      	ldr	r6, [pc, #60]	; (80060b4 <sbrk_aligned+0x40>)
 8006078:	000d      	movs	r5, r1
 800607a:	6831      	ldr	r1, [r6, #0]
 800607c:	0004      	movs	r4, r0
 800607e:	2900      	cmp	r1, #0
 8006080:	d102      	bne.n	8006088 <sbrk_aligned+0x14>
 8006082:	f000 f8b3 	bl	80061ec <_sbrk_r>
 8006086:	6030      	str	r0, [r6, #0]
 8006088:	0029      	movs	r1, r5
 800608a:	0020      	movs	r0, r4
 800608c:	f000 f8ae 	bl	80061ec <_sbrk_r>
 8006090:	1c43      	adds	r3, r0, #1
 8006092:	d00a      	beq.n	80060aa <sbrk_aligned+0x36>
 8006094:	2303      	movs	r3, #3
 8006096:	1cc5      	adds	r5, r0, #3
 8006098:	439d      	bics	r5, r3
 800609a:	42a8      	cmp	r0, r5
 800609c:	d007      	beq.n	80060ae <sbrk_aligned+0x3a>
 800609e:	1a29      	subs	r1, r5, r0
 80060a0:	0020      	movs	r0, r4
 80060a2:	f000 f8a3 	bl	80061ec <_sbrk_r>
 80060a6:	3001      	adds	r0, #1
 80060a8:	d101      	bne.n	80060ae <sbrk_aligned+0x3a>
 80060aa:	2501      	movs	r5, #1
 80060ac:	426d      	negs	r5, r5
 80060ae:	0028      	movs	r0, r5
 80060b0:	bd70      	pop	{r4, r5, r6, pc}
 80060b2:	46c0      	nop			; (mov r8, r8)
 80060b4:	20000924 	.word	0x20000924

080060b8 <_malloc_r>:
 80060b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060ba:	2203      	movs	r2, #3
 80060bc:	1ccb      	adds	r3, r1, #3
 80060be:	4393      	bics	r3, r2
 80060c0:	3308      	adds	r3, #8
 80060c2:	0006      	movs	r6, r0
 80060c4:	001f      	movs	r7, r3
 80060c6:	2b0c      	cmp	r3, #12
 80060c8:	d238      	bcs.n	800613c <_malloc_r+0x84>
 80060ca:	270c      	movs	r7, #12
 80060cc:	42b9      	cmp	r1, r7
 80060ce:	d837      	bhi.n	8006140 <_malloc_r+0x88>
 80060d0:	0030      	movs	r0, r6
 80060d2:	f000 f873 	bl	80061bc <__malloc_lock>
 80060d6:	4b38      	ldr	r3, [pc, #224]	; (80061b8 <_malloc_r+0x100>)
 80060d8:	9300      	str	r3, [sp, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	001c      	movs	r4, r3
 80060de:	2c00      	cmp	r4, #0
 80060e0:	d133      	bne.n	800614a <_malloc_r+0x92>
 80060e2:	0039      	movs	r1, r7
 80060e4:	0030      	movs	r0, r6
 80060e6:	f7ff ffc5 	bl	8006074 <sbrk_aligned>
 80060ea:	0004      	movs	r4, r0
 80060ec:	1c43      	adds	r3, r0, #1
 80060ee:	d15e      	bne.n	80061ae <_malloc_r+0xf6>
 80060f0:	9b00      	ldr	r3, [sp, #0]
 80060f2:	681c      	ldr	r4, [r3, #0]
 80060f4:	0025      	movs	r5, r4
 80060f6:	2d00      	cmp	r5, #0
 80060f8:	d14e      	bne.n	8006198 <_malloc_r+0xe0>
 80060fa:	2c00      	cmp	r4, #0
 80060fc:	d051      	beq.n	80061a2 <_malloc_r+0xea>
 80060fe:	6823      	ldr	r3, [r4, #0]
 8006100:	0029      	movs	r1, r5
 8006102:	18e3      	adds	r3, r4, r3
 8006104:	0030      	movs	r0, r6
 8006106:	9301      	str	r3, [sp, #4]
 8006108:	f000 f870 	bl	80061ec <_sbrk_r>
 800610c:	9b01      	ldr	r3, [sp, #4]
 800610e:	4283      	cmp	r3, r0
 8006110:	d147      	bne.n	80061a2 <_malloc_r+0xea>
 8006112:	6823      	ldr	r3, [r4, #0]
 8006114:	0030      	movs	r0, r6
 8006116:	1aff      	subs	r7, r7, r3
 8006118:	0039      	movs	r1, r7
 800611a:	f7ff ffab 	bl	8006074 <sbrk_aligned>
 800611e:	3001      	adds	r0, #1
 8006120:	d03f      	beq.n	80061a2 <_malloc_r+0xea>
 8006122:	6823      	ldr	r3, [r4, #0]
 8006124:	19db      	adds	r3, r3, r7
 8006126:	6023      	str	r3, [r4, #0]
 8006128:	9b00      	ldr	r3, [sp, #0]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d040      	beq.n	80061b2 <_malloc_r+0xfa>
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	42a2      	cmp	r2, r4
 8006134:	d133      	bne.n	800619e <_malloc_r+0xe6>
 8006136:	2200      	movs	r2, #0
 8006138:	605a      	str	r2, [r3, #4]
 800613a:	e014      	b.n	8006166 <_malloc_r+0xae>
 800613c:	2b00      	cmp	r3, #0
 800613e:	dac5      	bge.n	80060cc <_malloc_r+0x14>
 8006140:	230c      	movs	r3, #12
 8006142:	2500      	movs	r5, #0
 8006144:	6033      	str	r3, [r6, #0]
 8006146:	0028      	movs	r0, r5
 8006148:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800614a:	6821      	ldr	r1, [r4, #0]
 800614c:	1bc9      	subs	r1, r1, r7
 800614e:	d420      	bmi.n	8006192 <_malloc_r+0xda>
 8006150:	290b      	cmp	r1, #11
 8006152:	d918      	bls.n	8006186 <_malloc_r+0xce>
 8006154:	19e2      	adds	r2, r4, r7
 8006156:	6027      	str	r7, [r4, #0]
 8006158:	42a3      	cmp	r3, r4
 800615a:	d112      	bne.n	8006182 <_malloc_r+0xca>
 800615c:	9b00      	ldr	r3, [sp, #0]
 800615e:	601a      	str	r2, [r3, #0]
 8006160:	6863      	ldr	r3, [r4, #4]
 8006162:	6011      	str	r1, [r2, #0]
 8006164:	6053      	str	r3, [r2, #4]
 8006166:	0030      	movs	r0, r6
 8006168:	0025      	movs	r5, r4
 800616a:	f000 f82f 	bl	80061cc <__malloc_unlock>
 800616e:	2207      	movs	r2, #7
 8006170:	350b      	adds	r5, #11
 8006172:	1d23      	adds	r3, r4, #4
 8006174:	4395      	bics	r5, r2
 8006176:	1aea      	subs	r2, r5, r3
 8006178:	429d      	cmp	r5, r3
 800617a:	d0e4      	beq.n	8006146 <_malloc_r+0x8e>
 800617c:	1b5b      	subs	r3, r3, r5
 800617e:	50a3      	str	r3, [r4, r2]
 8006180:	e7e1      	b.n	8006146 <_malloc_r+0x8e>
 8006182:	605a      	str	r2, [r3, #4]
 8006184:	e7ec      	b.n	8006160 <_malloc_r+0xa8>
 8006186:	6862      	ldr	r2, [r4, #4]
 8006188:	42a3      	cmp	r3, r4
 800618a:	d1d5      	bne.n	8006138 <_malloc_r+0x80>
 800618c:	9b00      	ldr	r3, [sp, #0]
 800618e:	601a      	str	r2, [r3, #0]
 8006190:	e7e9      	b.n	8006166 <_malloc_r+0xae>
 8006192:	0023      	movs	r3, r4
 8006194:	6864      	ldr	r4, [r4, #4]
 8006196:	e7a2      	b.n	80060de <_malloc_r+0x26>
 8006198:	002c      	movs	r4, r5
 800619a:	686d      	ldr	r5, [r5, #4]
 800619c:	e7ab      	b.n	80060f6 <_malloc_r+0x3e>
 800619e:	0013      	movs	r3, r2
 80061a0:	e7c4      	b.n	800612c <_malloc_r+0x74>
 80061a2:	230c      	movs	r3, #12
 80061a4:	0030      	movs	r0, r6
 80061a6:	6033      	str	r3, [r6, #0]
 80061a8:	f000 f810 	bl	80061cc <__malloc_unlock>
 80061ac:	e7cb      	b.n	8006146 <_malloc_r+0x8e>
 80061ae:	6027      	str	r7, [r4, #0]
 80061b0:	e7d9      	b.n	8006166 <_malloc_r+0xae>
 80061b2:	605b      	str	r3, [r3, #4]
 80061b4:	deff      	udf	#255	; 0xff
 80061b6:	46c0      	nop			; (mov r8, r8)
 80061b8:	20000920 	.word	0x20000920

080061bc <__malloc_lock>:
 80061bc:	b510      	push	{r4, lr}
 80061be:	4802      	ldr	r0, [pc, #8]	; (80061c8 <__malloc_lock+0xc>)
 80061c0:	f000 f850 	bl	8006264 <__retarget_lock_acquire_recursive>
 80061c4:	bd10      	pop	{r4, pc}
 80061c6:	46c0      	nop			; (mov r8, r8)
 80061c8:	20000a64 	.word	0x20000a64

080061cc <__malloc_unlock>:
 80061cc:	b510      	push	{r4, lr}
 80061ce:	4802      	ldr	r0, [pc, #8]	; (80061d8 <__malloc_unlock+0xc>)
 80061d0:	f000 f849 	bl	8006266 <__retarget_lock_release_recursive>
 80061d4:	bd10      	pop	{r4, pc}
 80061d6:	46c0      	nop			; (mov r8, r8)
 80061d8:	20000a64 	.word	0x20000a64

080061dc <memset>:
 80061dc:	0003      	movs	r3, r0
 80061de:	1882      	adds	r2, r0, r2
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d100      	bne.n	80061e6 <memset+0xa>
 80061e4:	4770      	bx	lr
 80061e6:	7019      	strb	r1, [r3, #0]
 80061e8:	3301      	adds	r3, #1
 80061ea:	e7f9      	b.n	80061e0 <memset+0x4>

080061ec <_sbrk_r>:
 80061ec:	2300      	movs	r3, #0
 80061ee:	b570      	push	{r4, r5, r6, lr}
 80061f0:	4d06      	ldr	r5, [pc, #24]	; (800620c <_sbrk_r+0x20>)
 80061f2:	0004      	movs	r4, r0
 80061f4:	0008      	movs	r0, r1
 80061f6:	602b      	str	r3, [r5, #0]
 80061f8:	f7fd fc78 	bl	8003aec <_sbrk>
 80061fc:	1c43      	adds	r3, r0, #1
 80061fe:	d103      	bne.n	8006208 <_sbrk_r+0x1c>
 8006200:	682b      	ldr	r3, [r5, #0]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d000      	beq.n	8006208 <_sbrk_r+0x1c>
 8006206:	6023      	str	r3, [r4, #0]
 8006208:	bd70      	pop	{r4, r5, r6, pc}
 800620a:	46c0      	nop			; (mov r8, r8)
 800620c:	20000a60 	.word	0x20000a60

08006210 <__errno>:
 8006210:	4b01      	ldr	r3, [pc, #4]	; (8006218 <__errno+0x8>)
 8006212:	6818      	ldr	r0, [r3, #0]
 8006214:	4770      	bx	lr
 8006216:	46c0      	nop			; (mov r8, r8)
 8006218:	20000064 	.word	0x20000064

0800621c <__libc_init_array>:
 800621c:	b570      	push	{r4, r5, r6, lr}
 800621e:	2600      	movs	r6, #0
 8006220:	4c0c      	ldr	r4, [pc, #48]	; (8006254 <__libc_init_array+0x38>)
 8006222:	4d0d      	ldr	r5, [pc, #52]	; (8006258 <__libc_init_array+0x3c>)
 8006224:	1b64      	subs	r4, r4, r5
 8006226:	10a4      	asrs	r4, r4, #2
 8006228:	42a6      	cmp	r6, r4
 800622a:	d109      	bne.n	8006240 <__libc_init_array+0x24>
 800622c:	2600      	movs	r6, #0
 800622e:	f000 f825 	bl	800627c <_init>
 8006232:	4c0a      	ldr	r4, [pc, #40]	; (800625c <__libc_init_array+0x40>)
 8006234:	4d0a      	ldr	r5, [pc, #40]	; (8006260 <__libc_init_array+0x44>)
 8006236:	1b64      	subs	r4, r4, r5
 8006238:	10a4      	asrs	r4, r4, #2
 800623a:	42a6      	cmp	r6, r4
 800623c:	d105      	bne.n	800624a <__libc_init_array+0x2e>
 800623e:	bd70      	pop	{r4, r5, r6, pc}
 8006240:	00b3      	lsls	r3, r6, #2
 8006242:	58eb      	ldr	r3, [r5, r3]
 8006244:	4798      	blx	r3
 8006246:	3601      	adds	r6, #1
 8006248:	e7ee      	b.n	8006228 <__libc_init_array+0xc>
 800624a:	00b3      	lsls	r3, r6, #2
 800624c:	58eb      	ldr	r3, [r5, r3]
 800624e:	4798      	blx	r3
 8006250:	3601      	adds	r6, #1
 8006252:	e7f2      	b.n	800623a <__libc_init_array+0x1e>
 8006254:	08006414 	.word	0x08006414
 8006258:	08006414 	.word	0x08006414
 800625c:	08006418 	.word	0x08006418
 8006260:	08006414 	.word	0x08006414

08006264 <__retarget_lock_acquire_recursive>:
 8006264:	4770      	bx	lr

08006266 <__retarget_lock_release_recursive>:
 8006266:	4770      	bx	lr

08006268 <memcpy>:
 8006268:	2300      	movs	r3, #0
 800626a:	b510      	push	{r4, lr}
 800626c:	429a      	cmp	r2, r3
 800626e:	d100      	bne.n	8006272 <memcpy+0xa>
 8006270:	bd10      	pop	{r4, pc}
 8006272:	5ccc      	ldrb	r4, [r1, r3]
 8006274:	54c4      	strb	r4, [r0, r3]
 8006276:	3301      	adds	r3, #1
 8006278:	e7f8      	b.n	800626c <memcpy+0x4>
	...

0800627c <_init>:
 800627c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800627e:	46c0      	nop			; (mov r8, r8)
 8006280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006282:	bc08      	pop	{r3}
 8006284:	469e      	mov	lr, r3
 8006286:	4770      	bx	lr

08006288 <_fini>:
 8006288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800628a:	46c0      	nop			; (mov r8, r8)
 800628c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800628e:	bc08      	pop	{r3}
 8006290:	469e      	mov	lr, r3
 8006292:	4770      	bx	lr
