##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_PWM
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: Clock_Beep        | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_Beep(FFB)   | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_PWM         | Frequency: 43.16 MHz  | Target: 1.00 MHz   | 
Clock: CyECO             | N/A                   | Target: 24.00 MHz  | 
Clock: CyHFCLK           | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO             | N/A                   | Target: 12.00 MHz  | 
Clock: CyLFCLK           | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1         | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyWCO             | N/A                   | Target: 0.03 MHz   | 
Clock: SPI_SCBCLK        | N/A                   | Target: 12.00 MHz  | 
Clock: SPI_SCBCLK(FFB)   | N/A                   | Target: 12.00 MHz  | 
Clock: UART_SCBCLK       | N/A                   | Target: 1.41 MHz   | 
Clock: UART_SCBCLK(FFB)  | N/A                   | Target: 1.41 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_PWM     Clock_PWM      1e+006           976830      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase   
-----------------  ------------  -----------------  
Pin_beep(0)_PAD    14456         Clock_Beep(FFB):R  
Pin_servo1(0)_PAD  21747         Clock_PWM:R        
Pin_servo2(0)_PAD  22516         Clock_PWM:R        
Pin_servo3(0)_PAD  22704         Clock_PWM:R        
Pin_servo4(0)_PAD  22216         Clock_PWM:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_PWM
***************************************
Clock: Clock_PWM
Frequency: 43.16 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_34:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_34:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976830p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -5090
------------------------------------------------   ------- 
End-of-path required time (ps)                      994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18080
-------------------------------------   ----- 
End-of-path arrival time (ps)           18080
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3090   8370  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18080  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18080  976830  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_34:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_34:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976830p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -5090
------------------------------------------------   ------- 
End-of-path required time (ps)                      994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18080
-------------------------------------   ----- 
End-of-path arrival time (ps)           18080
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3090   8370  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18080  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18080  976830  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_34:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_34:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976830p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -5090
------------------------------------------------   ------- 
End-of-path required time (ps)                      994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18080
-------------------------------------   ----- 
End-of-path arrival time (ps)           18080
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3090   8370  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18080  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18080  976830  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_12:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_12:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977079p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -5090
------------------------------------------------   ------- 
End-of-path required time (ps)                      994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17831
-------------------------------------   ----- 
End-of-path arrival time (ps)           17831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2841   8121  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  17831  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  17831  977079  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell4              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_34:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_34:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 980109p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8371
-------------------------------------   ---- 
End-of-path arrival time (ps)           8371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3091   8371  980109  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_34:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_34:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 980110p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3090   8370  980110  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_12:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_12:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 980358p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2842   8122  980358  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell4              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_12:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_12:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 980359p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8121
-------------------------------------   ---- 
End-of-path arrival time (ps)           8121
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2841   8121  980359  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:runmode_enable\/q
Path End       : \PWM_34:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_34:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984121p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:runmode_enable\/clock_0                    macrocell3                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:runmode_enable\/q         macrocell3      1250   1250  980971  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3109   4359  984121  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:runmode_enable\/q
Path End       : \PWM_34:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_34:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984251p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:runmode_enable\/clock_0                    macrocell3                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:runmode_enable\/q         macrocell3      1250   1250  980971  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2979   4229  984251  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:runmode_enable\/q
Path End       : \PWM_12:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_12:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984256p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:runmode_enable\/clock_0                    macrocell10                0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:runmode_enable\/q         macrocell10     1250   1250  981083  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2974   4224  984256  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell4              0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:runmode_enable\/q
Path End       : \PWM_12:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_12:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984363p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:runmode_enable\/clock_0                    macrocell10                0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:runmode_enable\/q         macrocell10     1250   1250  981083  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2867   4117  984363  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_34:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_34:PWMUDB:genblk8:stsreg\/clock
Path slack     : 984529p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13901
-------------------------------------   ----- 
End-of-path arrival time (ps)           13901
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  976830  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  976830  RISE       1
\PWM_34:PWMUDB:status_2\/main_1          macrocell1      2956   8236  984529  RISE       1
\PWM_34:PWMUDB:status_2\/q               macrocell1      3350  11586  984529  RISE       1
\PWM_34:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  13901  984529  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:genblk8:stsreg\/clock                      statusicell1               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_12:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_12:PWMUDB:genblk8:stsreg\/clock
Path slack     : 984689p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13741
-------------------------------------   ----- 
End-of-path arrival time (ps)           13741
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  977079  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  977079  RISE       1
\PWM_12:PWMUDB:status_2\/main_1          macrocell2      2858   8138  984689  RISE       1
\PWM_12:PWMUDB:status_2\/q               macrocell2      3350  11488  984689  RISE       1
\PWM_12:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2253  13741  984689  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:genblk8:stsreg\/clock                      statusicell2               0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2189/main_1
Capture Clock  : Net_2189/clock_0
Path slack     : 985913p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   4900   4900  985913  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   4900  985913  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   3070   7970  985913  RISE       1
Net_2189/main_1                         macrocell9      2607  10577  985913  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2189/clock_0                                          macrocell9                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_34:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_34:PWMUDB:prevCompare2\/clock_0
Path slack     : 985927p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10563
-------------------------------------   ----- 
End-of-path arrival time (ps)           10563
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   4900   4900  985913  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   4900  985913  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   3070   7970  985913  RISE       1
\PWM_34:PWMUDB:prevCompare2\/main_0     macrocell5      2593  10563  985927  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:prevCompare2\/clock_0                      macrocell5                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_34:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_34:PWMUDB:status_1\/clock_0
Path slack     : 985927p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10563
-------------------------------------   ----- 
End-of-path arrival time (ps)           10563
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   4900   4900  985913  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   4900  985913  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   3070   7970  985913  RISE       1
\PWM_34:PWMUDB:status_1\/main_1         macrocell7      2593  10563  985927  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:status_1\/clock_0                          macrocell7                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_3525/main_1
Capture Clock  : Net_3525/clock_0
Path slack     : 985981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10509
-------------------------------------   ----- 
End-of-path arrival time (ps)           10509
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   4900   4900  985981  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   4900  985981  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   3070   7970  985981  RISE       1
Net_3525/main_1                         macrocell16     2539  10509  985981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3525/clock_0                                          macrocell16                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_12:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_12:PWMUDB:prevCompare2\/clock_0
Path slack     : 985989p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10501
-------------------------------------   ----- 
End-of-path arrival time (ps)           10501
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   4900   4900  985981  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   4900  985981  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   3070   7970  985981  RISE       1
\PWM_12:PWMUDB:prevCompare2\/main_0     macrocell12     2531  10501  985989  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:prevCompare2\/clock_0                      macrocell12                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_12:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_12:PWMUDB:status_1\/clock_0
Path slack     : 985989p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10501
-------------------------------------   ----- 
End-of-path arrival time (ps)           10501
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   4900   4900  985981  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   4900  985981  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   3070   7970  985981  RISE       1
\PWM_12:PWMUDB:status_1\/main_1         macrocell14     2531  10501  985989  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:status_1\/clock_0                          macrocell14                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2188/main_1
Capture Clock  : Net_2188/clock_0
Path slack     : 986691p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9799
-------------------------------------   ---- 
End-of-path arrival time (ps)           9799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  986691  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  986691  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  986691  RISE       1
Net_2188/main_1                         macrocell8      2619   9799  986691  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2188/clock_0                                          macrocell8                 0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_34:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_34:PWMUDB:prevCompare1\/clock_0
Path slack     : 986701p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  986691  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  986691  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  986691  RISE       1
\PWM_34:PWMUDB:prevCompare1\/main_0     macrocell4      2609   9789  986701  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:prevCompare1\/clock_0                      macrocell4                 0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_34:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_34:PWMUDB:status_0\/clock_0
Path slack     : 986701p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  986691  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  986691  RISE       1
\PWM_34:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  986691  RISE       1
\PWM_34:PWMUDB:status_0\/main_1         macrocell6      2609   9789  986701  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:status_0\/clock_0                          macrocell6                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3491/main_1
Capture Clock  : Net_3491/clock_0
Path slack     : 986771p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9719
-------------------------------------   ---- 
End-of-path arrival time (ps)           9719
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  986771  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  986771  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  986771  RISE       1
Net_3491/main_1                         macrocell15     2539   9719  986771  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3491/clock_0                                          macrocell15                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_12:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_12:PWMUDB:prevCompare1\/clock_0
Path slack     : 986779p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  986771  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  986771  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  986771  RISE       1
\PWM_12:PWMUDB:prevCompare1\/main_0     macrocell11     2531   9711  986779  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:prevCompare1\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_12:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_12:PWMUDB:status_0\/clock_0
Path slack     : 986779p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  986771  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  986771  RISE       1
\PWM_12:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  986771  RISE       1
\PWM_12:PWMUDB:status_0\/main_1         macrocell13     2531   9711  986779  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:status_0\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_34:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_34:PWMUDB:runmode_enable\/clock_0
Path slack     : 991596p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1               0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  991596  RISE       1
\PWM_34:PWMUDB:runmode_enable\/main_0      macrocell3     2314   4894  991596  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:runmode_enable\/clock_0                    macrocell3                 0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_12:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_12:PWMUDB:runmode_enable\/clock_0
Path slack     : 991634p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:genblk1:ctrlreg\/clock                     controlcell2               0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  991634  RISE       1
\PWM_12:PWMUDB:runmode_enable\/main_0      macrocell10    2276   4856  991634  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:runmode_enable\/clock_0                    macrocell10                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:runmode_enable\/q
Path End       : Net_2188/main_0
Capture Clock  : Net_2188/clock_0
Path slack     : 992143p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:runmode_enable\/clock_0                    macrocell3                 0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:runmode_enable\/q  macrocell3    1250   1250  980971  RISE       1
Net_2188/main_0                   macrocell8    3097   4347  992143  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2188/clock_0                                          macrocell8                 0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:runmode_enable\/q
Path End       : Net_2189/main_0
Capture Clock  : Net_2189/clock_0
Path slack     : 992143p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:runmode_enable\/clock_0                    macrocell3                 0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:runmode_enable\/q  macrocell3    1250   1250  980971  RISE       1
Net_2189/main_0                   macrocell9    3097   4347  992143  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2189/clock_0                                          macrocell9                 0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:runmode_enable\/q
Path End       : Net_3491/main_0
Capture Clock  : Net_3491/clock_0
Path slack     : 992275p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:runmode_enable\/clock_0                    macrocell10                0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  981083  RISE       1
Net_3491/main_0                   macrocell15   2965   4215  992275  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3491/clock_0                                          macrocell15                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:runmode_enable\/q
Path End       : Net_3525/main_0
Capture Clock  : Net_3525/clock_0
Path slack     : 992275p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:runmode_enable\/clock_0                    macrocell10                0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  981083  RISE       1
Net_3525/main_0                   macrocell16   2965   4215  992275  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3525/clock_0                                          macrocell16                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:prevCompare2\/q
Path End       : \PWM_34:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_34:PWMUDB:status_1\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:prevCompare2\/clock_0                      macrocell5                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:prevCompare2\/q   macrocell5    1250   1250  992944  RISE       1
\PWM_34:PWMUDB:status_1\/main_0  macrocell7    2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:status_1\/clock_0                          macrocell7                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:prevCompare1\/q
Path End       : \PWM_34:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_34:PWMUDB:status_0\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:prevCompare1\/clock_0                      macrocell4                 0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:prevCompare1\/q   macrocell4    1250   1250  992946  RISE       1
\PWM_34:PWMUDB:status_0\/main_0  macrocell6    2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:status_0\/clock_0                          macrocell6                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:prevCompare2\/q
Path End       : \PWM_12:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_12:PWMUDB:status_1\/clock_0
Path slack     : 993008p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:prevCompare2\/clock_0                      macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:prevCompare2\/q   macrocell12   1250   1250  993008  RISE       1
\PWM_12:PWMUDB:status_1\/main_0  macrocell14   2232   3482  993008  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:status_1\/clock_0                          macrocell14                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:prevCompare1\/q
Path End       : \PWM_12:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_12:PWMUDB:status_0\/clock_0
Path slack     : 993009p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:prevCompare1\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:prevCompare1\/q   macrocell11   1250   1250  993009  RISE       1
\PWM_12:PWMUDB:status_0\/main_0  macrocell13   2231   3481  993009  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:status_0\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:status_0\/q
Path End       : \PWM_12:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_12:PWMUDB:genblk8:stsreg\/clock
Path slack     : 993137p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:status_0\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:status_0\/q               macrocell13    1250   1250  993137  RISE       1
\PWM_12:PWMUDB:genblk8:stsreg\/status_0  statusicell2   4043   5293  993137  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:genblk8:stsreg\/clock                      statusicell2               0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:status_0\/q
Path End       : \PWM_34:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_34:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994856p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:status_0\/clock_0                          macrocell6                 0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:status_0\/q               macrocell6     1250   1250  994856  RISE       1
\PWM_34:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2324   3574  994856  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:genblk8:stsreg\/clock                      statusicell1               0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_34:PWMUDB:status_1\/q
Path End       : \PWM_34:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_34:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994881p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:status_1\/clock_0                          macrocell7                 0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_34:PWMUDB:status_1\/q               macrocell7     1250   1250  994881  RISE       1
\PWM_34:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2299   3549  994881  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_34:PWMUDB:genblk8:stsreg\/clock                      statusicell1               0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_12:PWMUDB:status_1\/q
Path End       : \PWM_12:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_12:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994920p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3510
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:status_1\/clock_0                          macrocell14                0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_12:PWMUDB:status_1\/q               macrocell14    1250   1250  994920  RISE       1
\PWM_12:PWMUDB:genblk8:stsreg\/status_1  statusicell2   2260   3510  994920  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM_12:PWMUDB:genblk8:stsreg\/clock                      statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

