Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed May 22 16:37:15 2024
| Host         : zhywyt.hwdomain.io running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Board_timing_summary_routed.rpt -pb Board_timing_summary_routed.pb -rpx Board_timing_summary_routed.rpx -warn_on_violation
| Design       : Board
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     667         
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (699)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1842)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (699)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swb[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: swb[6] (HIGH)

 There are 645 register/latch pins with no clock driven by root clock pin: clk_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/C_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/C_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/C_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/C_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/C_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/C_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/C_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/C_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/controller_inst/FSM_inst/ALU_OP_ctrl_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/controller_inst/FSM_inst/ALU_OP_ctrl_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/controller_inst/FSM_inst/ALU_OP_ctrl_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/controller_inst/FSM_inst/ALU_OP_ctrl_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu_inst/controller_inst/FSM_inst/S_ctrl_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/controller_inst/FSM_inst/Shift_OP_ctrl_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/controller_inst/FSM_inst/Shift_OP_ctrl_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/controller_inst/FSM_inst/Shift_OP_ctrl_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/controller_inst/FSM_inst/rs_imm_s_ctrl_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/controller_inst/FSM_inst/rs_imm_s_ctrl_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/fetch_instruction_inst/IR_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/fetch_instruction_inst/IR_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/fetch_instruction_inst/IR_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/fetch_instruction_inst/IR_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/fetch_instruction_inst/IR_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swb6_c_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swb6_c_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: swb6_c_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1842)
---------------------------------------------------
 There are 1842 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


