// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weibkb_H__
#define __myip_v1_0_HLS_weibkb_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weibkb_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weibkb_ram) {
        ram[0] = "0b10111101100011101011100100111000";
        ram[1] = "0b10111110000010110101010001101001";
        ram[2] = "0b10111011110010110010101010011100";
        ram[3] = "0b10111101010000000100010010111001";
        ram[4] = "0b10111110011001111001111010000010";
        ram[5] = "0b10111110010110110100001111010011";
        ram[6] = "0b00111101000011110110110111110001";
        ram[7] = "0b00111110010001111110001100011001";
        ram[8] = "0b00111011110011001110011000101001";
        ram[9] = "0b10111101011111111100100101000010";
        ram[10] = "0b10111101010010000110101011101000";
        ram[11] = "0b00111110000100001101001101101100";
        ram[12] = "0b10111101001111101010011111001011";
        ram[13] = "0b00111110000111101110111101000101";
        ram[14] = "0b10111101011010101010110100001100";
        ram[15] = "0b00111101010011100010001010101000";
        ram[16] = "0b00111101000001011010101010000101";
        ram[17] = "0b10111100101010000000000001001100";
        ram[18] = "0b10111101111011111010010001011011";
        ram[19] = "0b10111110001001010011001110001101";
        ram[20] = "0b10111101111000000001101011111101";
        ram[21] = "0b00111110010111111100011000000101";
        ram[22] = "0b10111101001111110111000100001010";
        ram[23] = "0b10111110011000110001001000111000";
        ram[24] = "0b00111101110111010000111000011101";
        ram[25] = "0b10111101101000111011010110100011";
        ram[26] = "0b10111110101010010111101001011110";
        ram[27] = "0b00111110010111001001010001100001";
        ram[28] = "0b00111101100100100110010100110000";
        ram[29] = "0b10111101101000100110011100111111";
        ram[30] = "0b10111101100111000011000110110001";
        ram[31] = "0b10111110011000101110001101101111";
        ram[32] = "0b00111110001010100010000101000000";
        ram[33] = "0b10111110000011110111110110101001";
        ram[34] = "0b00111011111001100000011100010010";
        ram[35] = "0b10111110100010100111000011001100";
        ram[36] = "0b00111110010000001011001101101101";
        ram[37] = "0b00111100001110010111101000100000";
        ram[38] = "0b10111110000010000100001110001011";
        ram[39] = "0b10111100101010100000111110000010";
        ram[40] = "0b10111110001011011100001001010100";
        ram[41] = "0b00111110100011110110001000000111";
        ram[42] = "0b00111101100001011101111110110001";
        ram[43] = "0b10111101101000110001001111110010";
        ram[44] = "0b00111110011001111100010111100010";
        ram[45] = "0b10111110001111110100011111000010";
        ram[46] = "0b10111101100111100101101000011010";
        ram[47] = "0b10111101110110011100001111000100";
        ram[48] = "0b10111101100001100111011011101110";
        ram[49] = "0b10111011010000001111010101001001";
        ram[50] = "0b00111110001010000011111011010010";
        ram[51] = "0b00111110010110010110000100000100";
        ram[52] = "0b10111110000101011000011101110111";
        ram[53] = "0b10111100101111001000100111000110";
        ram[54] = "0b10111110000010000001111001110101";
        ram[55] = "0b10111101100111111000011111100000";
        ram[56] = "0b10111110001011110110011011101101";
        ram[57] = "0b00111101100000001010011100001010";
        ram[58] = "0b00111110000100111111001111111110";
        ram[59] = "0b00111110000010110000101101010000";
        ram[60] = "0b10111100100101111001001110111000";
        ram[61] = "0b00111101010011110111110101001100";
        ram[62] = "0b00111101100011100110110000001011";
        ram[63] = "0b10111110001111011011010110001111";
        ram[64] = "0b00111100100001101011000101111001";
        ram[65] = "0b00111100101111000000110011000110";
        ram[66] = "0b10111101101110000001001000111000";
        ram[67] = "0b10111010111011110111011100101101";
        ram[68] = "0b00111110010010011111000101110110";
        ram[69] = "0b10111101110011111000100110000100";
        ram[70] = "0b00111110000010111000011111001000";
        ram[71] = "0b10111101100101110100011011010100";
        ram[72] = "0b10111110100000111010011000100110";
        ram[73] = "0b00111101110100010111001011001100";
        ram[74] = "0b10111101101110110011000011001000";
        ram[75] = "0b00111101001001101100101000010100";
        ram[76] = "0b10111110000010001000010001100010";
        ram[77] = "0b00111110000101010110111100000001";
        ram[78] = "0b10111110000001100101000111001000";
        ram[79] = "0b10111101001011001111010010011101";
        ram[80] = "0b00111110000011101011100100110111";
        ram[81] = "0b00111100110110001000011000011000";
        ram[82] = "0b10111101000011010101101010101101";
        ram[83] = "0b10111101000110100001001100111110";
        ram[84] = "0b10111110001100111100100011000010";
        ram[85] = "0b00111100101001000100000010000001";
        ram[86] = "0b10111100110110010100100100011000";
        ram[87] = "0b00111101110011101010011001011100";
        ram[88] = "0b00111100101101110011100011100010";
        ram[89] = "0b00111101101100100000011111100011";
        ram[90] = "0b10111101100011000001111100001111";
        ram[91] = "0b00111101110000100000101110011111";
        ram[92] = "0b00111101000100001111101101010111";
        ram[93] = "0b10111110000111101110100000100111";
        ram[94] = "0b10111100110100011101001011100110";
        ram[95] = "0b00111101000010011000010001110111";
        ram[96] = "0b10111101101101111011010010101101";
        ram[97] = "0b10111100111111110111001101000110";
        ram[98] = "0b10111101101011101110101100100100";
        ram[99] = "0b10111101101000011000111001111101";
        ram[100] = "0b10111101101100011110010011100000";
        ram[101] = "0b00111110010010111011101010010010";
        ram[102] = "0b10111110000111000011001100110111";
        ram[103] = "0b10111101111000010100110001110000";
        ram[104] = "0b00111110000000101000011000101101";
        ram[105] = "0b10111101011011000111000001110000";
        ram[106] = "0b10111011110101101011110101101100";
        ram[107] = "0b00111101100110110001001101101010";
        ram[108] = "0b00111101000001100001010100111110";
        ram[109] = "0b10111101110010000000001101100111";
        ram[110] = "0b00111101011000110011010010101001";
        ram[111] = "0b10111110010010111010011100110110";
        ram[112] = "0b00111101101110001100110111101011";
        ram[113] = "0b00111101100000000101101100001100";
        ram[114] = "0b10111110010010011101110111110010";
        ram[115] = "0b10111110000010100100001011111011";
        ram[116] = "0b00111101101011100100110000111010";
        ram[117] = "0b10111101101110001101001010011010";
        ram[118] = "0b10111110001110111011110110111100";
        ram[119] = "0b10111101011000001111101000111000";
        ram[120] = "0b00111110010111110011011011000010";
        ram[121] = "0b00111101000011001111001011011100";
        ram[122] = "0b00111101110011100101010011000101";
        ram[123] = "0b10111100101011011000000010011001";
        ram[124] = "0b00111101111110000001000011011110";
        ram[125] = "0b00111101101101100101011001100111";
        ram[126] = "0b10111101110101000011100111100101";
        ram[127] = "0b10111110000001110000011111111101";
        ram[128] = "0b10111011111010000100001010011110";
        ram[129] = "0b00111100111000000010011011111110";
        ram[130] = "0b10111110001101001110011111111111";
        ram[131] = "0b10111101100000010101000100000100";
        ram[132] = "0b00111101001001001010100110001111";
        ram[133] = "0b00111011110110111011100101110010";
        ram[134] = "0b10111101011111111110101010110100";
        ram[135] = "0b10111011110000111011111011011101";
        ram[136] = "0b00111101011010100111101100101111";
        ram[137] = "0b10111101110101001110100100110010";
        ram[138] = "0b00111101010000100001011101001011";
        ram[139] = "0b10111100100101011010001011011111";
        ram[140] = "0b00111110001000110000101111101001";
        ram[141] = "0b10111110100010011001111110000100";
        ram[142] = "0b00111101101010010100101011001001";
        ram[143] = "0b00111101000000001111011111111100";
        ram[144] = "0b10111110000001010111110110001000";
        ram[145] = "0b00111100110100110101100111000001";
        ram[146] = "0b10111110001110000101001010111001";
        ram[147] = "0b00111101100111111101110101110000";
        ram[148] = "0b10111101110011100001011011100100";
        ram[149] = "0b10111110010011000010100010001110";
        ram[150] = "0b00111101001101110010101101100000";
        ram[151] = "0b00111101000111010001111011110000";
        ram[152] = "0b00111101100000001010110000000100";
        ram[153] = "0b10111110010100000100010011100111";
        ram[154] = "0b10111101000101000011110110000111";
        ram[155] = "0b00111101101111110011110001011000";
        ram[156] = "0b10111101100110001110001111010111";
        ram[157] = "0b00111101110100010010001111101110";
        ram[158] = "0b00111110011110010111001011111110";
        ram[159] = "0b00111101111110110111010010000000";
        ram[160] = "0b10111110000001000111011110111110";
        ram[161] = "0b00111110000011101011000111111100";
        ram[162] = "0b10111011100011100110110111101110";
        ram[163] = "0b00111101111110000000001111100100";
        ram[164] = "0b00111110000100011011011010000011";
        ram[165] = "0b00111100100001110110010010100011";
        ram[166] = "0b10111110001111100111001000010111";
        ram[167] = "0b00111110011010010101011000110110";
        ram[168] = "0b10111101000001101111101111111001";
        ram[169] = "0b00111101100010010111001100000011";
        ram[170] = "0b00111101111100101100111110100010";
        ram[171] = "0b00111101101000111100111100110111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weibkb) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weibkb_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weibkb) {
meminst = new myip_v1_0_HLS_weibkb_ram("myip_v1_0_HLS_weibkb_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weibkb() {
    delete meminst;
}


};//endmodule
#endif
