{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681099776609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681099776610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 10 01:09:36 2023 " "Processing started: Mon Apr 10 01:09:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681099776610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1681099776610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_deslocador -c circuito_deslocador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_deslocador -c circuito_deslocador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1681099776610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1681099777258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1681099777258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_deslocador-arq " "Found design unit 1: circuito_deslocador-arq" {  } { { "circuito_deslocador.vhd" "" { Text "C:/Users/Joao/Documents/GitHub/Logica_Reconfig/Circuito_deslocador/circuito_deslocador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681099790759 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_deslocador " "Found entity 1: circuito_deslocador" {  } { { "circuito_deslocador.vhd" "" { Text "C:/Users/Joao/Documents/GitHub/Logica_Reconfig/Circuito_deslocador/circuito_deslocador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681099790759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681099790759 ""}
{ "Error" "EVRFX_VHDL_ERROR_CANT_CONVERT_TYPE" "integer UNSIGNED circuito_deslocador.vhd(18) " "VHDL Type Conversion error at circuito_deslocador.vhd(18): cannot convert type \"integer\" to type \"UNSIGNED\"" {  } { { "circuito_deslocador.vhd" "" { Text "C:/Users/Joao/Documents/GitHub/Logica_Reconfig/Circuito_deslocador/circuito_deslocador.vhd" 18 0 0 } }  } 0 10305 "VHDL Type Conversion error at %3!s!: cannot convert type \"%1!s!\" to type \"%2!s!\"" 0 0 "Design Software" 0 -1 1681099790760 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "std_logic_vector circuito_deslocador.vhd(18) " "VHDL Type Conversion error at circuito_deslocador.vhd(18): can't determine type of object or expression near text or symbol \"std_logic_vector\"" {  } { { "circuito_deslocador.vhd" "" { Text "C:/Users/Joao/Documents/GitHub/Logica_Reconfig/Circuito_deslocador/circuito_deslocador.vhd" 18 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Design Software" 0 -1 1681099790760 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "std_logic circuito_deslocador.vhd(18) " "VHDL type mismatch error at circuito_deslocador.vhd(18): std_logic type does not match integer literal" {  } { { "circuito_deslocador.vhd" "" { Text "C:/Users/Joao/Documents/GitHub/Logica_Reconfig/Circuito_deslocador/circuito_deslocador.vhd" 18 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Design Software" 0 -1 1681099790760 ""}
{ "Error" "EVRFX_VHDL_ERROR_CANT_CONVERT_TYPE" "integer UNSIGNED circuito_deslocador.vhd(19) " "VHDL Type Conversion error at circuito_deslocador.vhd(19): cannot convert type \"integer\" to type \"UNSIGNED\"" {  } { { "circuito_deslocador.vhd" "" { Text "C:/Users/Joao/Documents/GitHub/Logica_Reconfig/Circuito_deslocador/circuito_deslocador.vhd" 19 0 0 } }  } 0 10305 "VHDL Type Conversion error at %3!s!: cannot convert type \"%1!s!\" to type \"%2!s!\"" 0 0 "Design Software" 0 -1 1681099790760 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "std_logic_vector circuito_deslocador.vhd(19) " "VHDL Type Conversion error at circuito_deslocador.vhd(19): can't determine type of object or expression near text or symbol \"std_logic_vector\"" {  } { { "circuito_deslocador.vhd" "" { Text "C:/Users/Joao/Documents/GitHub/Logica_Reconfig/Circuito_deslocador/circuito_deslocador.vhd" 19 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Design Software" 0 -1 1681099790760 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 5 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681099790851 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 10 01:09:50 2023 " "Processing ended: Mon Apr 10 01:09:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681099790851 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681099790851 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681099790851 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1681099790851 ""}
