Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 19 16:01:56 2023
| Host         : DESKTOP-U41830S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Booth_Recoded_Mult_control_sets_placed.rpt
| Design       : Booth_Recoded_Mult
| Device       : xc7a200t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    86 |
|    Minimum number of control sets                        |    86 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   589 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    86 |
| >= 0 to < 4        |    84 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             119 |           54 |
| No           | No                    | Yes                    |             248 |          107 |
| No           | Yes                   | No                     |              28 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+----------------------------+------------------+----------------+--------------+
|         Clock Signal        | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------+----------------------------+------------------+----------------+--------------+
|  result_reg[18]_LDC_i_1_n_0 |               | result_reg[18]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[23]_LDC_i_1_n_0 |               | result_reg[23]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[25]_LDC_i_1_n_0 |               | result_reg[25]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[1]_LDC_i_1_n_0  |               | result_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  result_reg[20]_LDC_i_1_n_0 |               | result_reg[20]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[26]_LDC_i_1_n_0 |               | result_reg[26]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[22]_LDC_i_1_n_0 |               | result_reg[22]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[19]_LDC_i_1_n_0 |               | result_reg[19]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[31]_LDC_i_1_n_0 |               | result_reg[31]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[21]_LDC_i_1_n_0 |               | result_reg[21]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[24]_LDC_i_1_n_0 |               | result_reg[24]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[2]_LDC_i_1_n_0  |               | result_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  result_reg[3]_LDC_i_1_n_0  |               | result_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  result_reg[5]_LDC_i_1_n_0  |               | result_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  result_reg[7]_LDC_i_1_n_0  |               | result_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  result_reg[6]_LDC_i_1_n_0  |               | result_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  result_reg[8]_LDC_i_1_n_0  |               | result_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  result_reg[4]_LDC_i_1_n_0  |               | result_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  result_reg[9]_LDC_i_1_n_0  |               | result_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  result_reg[14]_LDC_i_1_n_0 |               | result_reg[14]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[18]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[24]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[18]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[23]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[22]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[25]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[20]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[31]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[23]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[25]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[26]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[26]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[22]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[20]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[19]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[31]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[21]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[24]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[19]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[21]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[11]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[10]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[13]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[12]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[15]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[15]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[14]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[16]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[17]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[14]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[16]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | result_reg[17]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[11]_LDC_i_1_n_0 |               | result_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[0]_LDC_i_1_n_0  |               | result_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  result_reg[10]_LDC_i_1_n_0 |               | result_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[13]_LDC_i_1_n_0 |               | result_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[12]_LDC_i_1_n_0 |               | result_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[15]_LDC_i_1_n_0 |               | result_reg[15]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[16]_LDC_i_1_n_0 |               | result_reg[16]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  result_reg[17]_LDC_i_1_n_0 |               | result_reg[17]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               |                            |               54 |            126 |         2.33 |
|  clk_IBUF_BUFG              |               | x[15]_i_1_n_0              |               51 |            192 |         3.76 |
+-----------------------------+---------------+----------------------------+------------------+----------------+--------------+


