--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6205 paths analyzed, 1286 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.235ns.
--------------------------------------------------------------------------------
Slack:                  2.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.215ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (0.814 - 0.799)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D1      net (fanout=1)        1.251   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X55Y77.B1      net (fanout=34)       1.458   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X55Y77.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10181
    SLICE_X54Y77.AX      net (fanout=1)        0.544   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[26]
    SLICE_X54Y77.CLK     Tdick                 0.031   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    -------------------------------------------------  ---------------------------
    Total                                      7.215ns (0.983ns logic, 6.232ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack:                  2.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.162ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (0.814 - 0.800)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.BQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D4      net (fanout=1)        1.198   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X55Y77.B1      net (fanout=34)       1.458   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X55Y77.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10181
    SLICE_X54Y77.AX      net (fanout=1)        0.544   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[26]
    SLICE_X54Y77.CLK     Tdick                 0.031   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    -------------------------------------------------  ---------------------------
    Total                                      7.162ns (0.983ns logic, 6.179ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  2.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.143ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.817 - 0.799)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D1      net (fanout=1)        1.251   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X54Y78.D4      net (fanout=34)       1.406   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X54Y78.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101101
    SLICE_X56Y78.AX      net (fanout=1)        0.488   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[28]
    SLICE_X56Y78.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
    -------------------------------------------------  ---------------------------
    Total                                      7.143ns (1.019ns logic, 6.124ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  2.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.081ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D1      net (fanout=1)        1.251   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X53Y77.B4      net (fanout=34)       1.177   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X53Y77.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10191
    SLICE_X53Y76.AX      net (fanout=1)        0.655   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[27]
    SLICE_X53Y76.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    -------------------------------------------------  ---------------------------
    Total                                      7.081ns (1.019ns logic, 6.062ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  2.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.090ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.817 - 0.800)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.BQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D4      net (fanout=1)        1.198   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X54Y78.D4      net (fanout=34)       1.406   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X54Y78.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101101
    SLICE_X56Y78.AX      net (fanout=1)        0.488   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[28]
    SLICE_X56Y78.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
    -------------------------------------------------  ---------------------------
    Total                                      7.090ns (1.019ns logic, 6.071ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  2.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.034ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.156 - 0.181)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.DQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A2      net (fanout=1)        1.194   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[31]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_281
    SLICE_X46Y82.A3      net (fanout=3)        1.482   led_interrupt_ip_0_LED_pin_2_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X55Y77.B1      net (fanout=34)       1.458   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X55Y77.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10181
    SLICE_X54Y77.AX      net (fanout=1)        0.544   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[26]
    SLICE_X54Y77.CLK     Tdick                 0.031   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    -------------------------------------------------  ---------------------------
    Total                                      7.034ns (1.045ns logic, 5.989ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  2.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.028ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.155 - 0.178)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.BQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D4      net (fanout=1)        1.198   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X53Y77.B4      net (fanout=34)       1.177   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X53Y77.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10191
    SLICE_X53Y76.AX      net (fanout=1)        0.655   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[27]
    SLICE_X53Y76.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    -------------------------------------------------  ---------------------------
    Total                                      7.028ns (1.019ns logic, 6.009ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  2.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.900ns (Levels of Logic = 4)
  Clock Path Skew:      -0.132ns (0.743 - 0.875)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.DQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A2      net (fanout=1)        1.194   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[31]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_281
    SLICE_X46Y82.A3      net (fanout=3)        1.482   led_interrupt_ip_0_LED_pin_2_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X53Y77.B4      net (fanout=34)       1.177   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X53Y77.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10191
    SLICE_X53Y76.AX      net (fanout=1)        0.655   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[27]
    SLICE_X53Y76.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    -------------------------------------------------  ---------------------------
    Total                                      6.900ns (1.081ns logic, 5.819ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  2.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.962ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.817 - 0.875)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.DQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A2      net (fanout=1)        1.194   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[31]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_281
    SLICE_X46Y82.A3      net (fanout=3)        1.482   led_interrupt_ip_0_LED_pin_2_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X54Y78.D4      net (fanout=34)       1.406   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X54Y78.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101101
    SLICE_X56Y78.AX      net (fanout=1)        0.488   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[28]
    SLICE_X56Y78.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
    -------------------------------------------------  ---------------------------
    Total                                      6.962ns (1.081ns logic, 5.881ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  2.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_C_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.025ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.818 - 0.799)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_C_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D1      net (fanout=1)        1.251   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X54Y79.B6      net (fanout=34)       1.242   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X54Y79.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_P_31
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101141
    SLICE_X56Y79.AX      net (fanout=1)        0.534   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[31]
    SLICE_X56Y79.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_C_31
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_C_31
    -------------------------------------------------  ---------------------------
    Total                                      7.025ns (1.019ns logic, 6.006ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  3.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_C_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.972ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.818 - 0.800)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_C_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.BQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D4      net (fanout=1)        1.198   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X54Y79.B6      net (fanout=34)       1.242   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X54Y79.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_P_31
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101141
    SLICE_X56Y79.AX      net (fanout=1)        0.534   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[31]
    SLICE_X56Y79.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_C_31
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_C_31
    -------------------------------------------------  ---------------------------
    Total                                      6.972ns (1.019ns logic, 5.953ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  3.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_C_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.844ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.818 - 0.875)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_C_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.DQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A2      net (fanout=1)        1.194   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[31]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_281
    SLICE_X46Y82.A3      net (fanout=3)        1.482   led_interrupt_ip_0_LED_pin_2_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X54Y79.B6      net (fanout=34)       1.242   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X54Y79.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_P_31
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101141
    SLICE_X56Y79.AX      net (fanout=1)        0.534   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[31]
    SLICE_X56Y79.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_C_31
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_C_31
    -------------------------------------------------  ---------------------------
    Total                                      6.844ns (1.081ns logic, 5.763ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  3.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_C_32 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.916ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.818 - 0.799)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_C_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D1      net (fanout=1)        1.251   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X60Y78.B2      net (fanout=34)       1.315   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X60Y78.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_P_32
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101151
    SLICE_X61Y77.DX      net (fanout=1)        0.379   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[32]
    SLICE_X61Y77.CLK     Tdick                 0.040   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_C_32
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_C_32
    -------------------------------------------------  ---------------------------
    Total                                      6.916ns (0.992ns logic, 5.924ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  3.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_C_32 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.863ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.818 - 0.800)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_C_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.BQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D4      net (fanout=1)        1.198   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X60Y78.B2      net (fanout=34)       1.315   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X60Y78.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_P_32
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101151
    SLICE_X61Y77.DX      net (fanout=1)        0.379   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[32]
    SLICE_X61Y77.CLK     Tdick                 0.040   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_C_32
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_C_32
    -------------------------------------------------  ---------------------------
    Total                                      6.863ns (0.992ns logic, 5.871ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  3.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_C_32 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.735ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.818 - 0.875)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_C_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.DQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A2      net (fanout=1)        1.194   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[31]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_281
    SLICE_X46Y82.A3      net (fanout=3)        1.482   led_interrupt_ip_0_LED_pin_2_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X60Y78.B2      net (fanout=34)       1.315   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X60Y78.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_P_32
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101151
    SLICE_X61Y77.DX      net (fanout=1)        0.379   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[32]
    SLICE_X61Y77.CLK     Tdick                 0.040   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_C_32
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_C_32
    -------------------------------------------------  ---------------------------
    Total                                      6.735ns (1.054ns logic, 5.681ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  3.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_P_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.774ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.815 - 0.799)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_P_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D1      net (fanout=1)        1.251   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X60Y76.A2      net (fanout=34)       1.171   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X60Y76.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_C_30
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101131
    SLICE_X60Y75.DX      net (fanout=1)        0.381   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[30]
    SLICE_X60Y75.CLK     Tdick                 0.040   system_i/led_interrupt_ip_0/N4
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_P_30
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (0.992ns logic, 5.782ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  3.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_P_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (0.815 - 0.800)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_P_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.BQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D4      net (fanout=1)        1.198   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X60Y76.A2      net (fanout=34)       1.171   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X60Y76.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_C_30
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101131
    SLICE_X60Y75.DX      net (fanout=1)        0.381   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[30]
    SLICE_X60Y75.CLK     Tdick                 0.040   system_i/led_interrupt_ip_0/N4
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_P_30
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (0.992ns logic, 5.729ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  3.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_P_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.815 - 0.875)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_P_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.DQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A2      net (fanout=1)        1.194   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[31]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_281
    SLICE_X46Y82.A3      net (fanout=3)        1.482   led_interrupt_ip_0_LED_pin_2_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X60Y76.A2      net (fanout=34)       1.171   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X60Y76.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_C_30
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101131
    SLICE_X60Y75.DX      net (fanout=1)        0.381   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[30]
    SLICE_X60Y75.CLK     Tdick                 0.040   system_i/led_interrupt_ip_0/N4
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_P_30
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (1.054ns logic, 5.539ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  3.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.609ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (0.814 - 0.799)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D1      net (fanout=1)        1.251   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X55Y77.B1      net (fanout=34)       1.458   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X55Y77.CLK     Tas                   0.093   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10181
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
    -------------------------------------------------  ---------------------------
    Total                                      6.609ns (0.921ns logic, 5.688ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  3.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.562ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.AQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X63Y74.C1      net (fanout=1)        1.181   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X63Y74.C       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_261
    SLICE_X46Y82.A6      net (fanout=3)        1.023   led_interrupt_ip_0_LED_pin_0_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X55Y77.B1      net (fanout=34)       1.458   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X55Y77.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10181
    SLICE_X54Y77.AX      net (fanout=1)        0.544   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[26]
    SLICE_X54Y77.CLK     Tdick                 0.031   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    -------------------------------------------------  ---------------------------
    Total                                      6.562ns (1.045ns logic, 5.517ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  3.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.743 - 0.872)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.AQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X63Y74.C1      net (fanout=1)        1.181   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X63Y74.C       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_261
    SLICE_X46Y82.A6      net (fanout=3)        1.023   led_interrupt_ip_0_LED_pin_0_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X53Y77.B4      net (fanout=34)       1.177   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X53Y77.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10191
    SLICE_X53Y76.AX      net (fanout=1)        0.655   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[27]
    SLICE_X53Y76.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    -------------------------------------------------  ---------------------------
    Total                                      6.428ns (1.081ns logic, 5.347ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  3.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.490ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.817 - 0.872)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.AQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X63Y74.C1      net (fanout=1)        1.181   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X63Y74.C       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_261
    SLICE_X46Y82.A6      net (fanout=3)        1.023   led_interrupt_ip_0_LED_pin_0_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X54Y78.D4      net (fanout=34)       1.406   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X54Y78.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101101
    SLICE_X56Y78.AX      net (fanout=1)        0.488   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[28]
    SLICE_X56Y78.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
    -------------------------------------------------  ---------------------------
    Total                                      6.490ns (1.081ns logic, 5.409ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  3.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.556ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (0.814 - 0.800)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.BQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D4      net (fanout=1)        1.198   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X55Y77.B1      net (fanout=34)       1.458   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X55Y77.CLK     Tas                   0.093   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10181
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (0.921ns logic, 5.635ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  3.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_P_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.558ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.815 - 0.799)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_P_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D1      net (fanout=1)        1.251   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X59Y76.A3      net (fanout=34)       0.978   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X59Y76.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_C_33
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101161
    SLICE_X59Y77.AX      net (fanout=1)        0.331   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[33]
    SLICE_X59Y77.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_P_33
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_P_33
    -------------------------------------------------  ---------------------------
    Total                                      6.558ns (1.019ns logic, 5.539ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  3.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.814 - 0.876)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y78.AQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X63Y75.A5      net (fanout=1)        0.690   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X63Y75.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[31]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_281
    SLICE_X46Y82.A3      net (fanout=3)        1.482   led_interrupt_ip_0_LED_pin_2_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X55Y77.B1      net (fanout=34)       1.458   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X55Y77.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10181
    SLICE_X54Y77.AX      net (fanout=1)        0.544   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[26]
    SLICE_X54Y77.CLK     Tdick                 0.031   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_P_26
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (0.983ns logic, 5.485ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  3.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.509ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.816 - 0.799)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D1      net (fanout=1)        1.251   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X54Y78.D4      net (fanout=34)       1.406   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X54Y78.CLK     Tas                   0.045   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101101
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    -------------------------------------------------  ---------------------------
    Total                                      6.509ns (0.873ns logic, 5.636ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  3.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_P_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.505ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (0.815 - 0.800)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_P_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.BQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D4      net (fanout=1)        1.198   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X59Y76.A3      net (fanout=34)       0.978   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X59Y76.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_C_33
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101161
    SLICE_X59Y77.AX      net (fanout=1)        0.331   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[33]
    SLICE_X59Y77.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_P_33
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_P_33
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (1.019ns logic, 5.486ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  3.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_P_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.492ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.815 - 0.799)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_P_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D1      net (fanout=1)        1.251   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    SLICE_X63Y74.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[27]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_271
    SLICE_X46Y82.A1      net (fanout=3)        1.668   led_interrupt_ip_0_LED_pin_1_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X56Y77.A6      net (fanout=34)       0.791   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X56Y77.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_C_29
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux101111
    SLICE_X58Y77.AX      net (fanout=1)        0.488   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[29]
    SLICE_X58Y77.CLK     Tdick                 0.031   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_P_29
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_P_29
    -------------------------------------------------  ---------------------------
    Total                                      6.492ns (0.983ns logic, 5.509ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  3.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (0.743 - 0.876)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y78.AQ      Tcko                  0.456   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X63Y75.A5      net (fanout=1)        0.690   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X63Y75.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[31]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_281
    SLICE_X46Y82.A3      net (fanout=3)        1.482   led_interrupt_ip_0_LED_pin_2_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X53Y77.B4      net (fanout=34)       1.177   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X53Y77.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10191
    SLICE_X53Y76.AX      net (fanout=1)        0.655   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]_IRQ_CntFunc[7]_mux_14_OUT[27]
    SLICE_X53Y76.CLK     Tdick                 0.067   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_P_27
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (1.019ns logic, 5.315ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  3.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.156 - 0.181)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.DQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A2      net (fanout=1)        1.194   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X63Y75.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Madd_counter_std[33]_GND_20_o_add_12_OUT_cy[31]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_281
    SLICE_X46Y82.A3      net (fanout=3)        1.482   led_interrupt_ip_0_LED_pin_2_OBUF
    SLICE_X46Y82.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o3
    SLICE_X62Y71.B5      net (fanout=1)        1.311   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o1
    SLICE_X62Y71.B       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_14
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o21
    SLICE_X55Y77.B1      net (fanout=34)       1.458   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_12_o
    SLICE_X55Y77.CLK     Tas                   0.093   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/mux10181
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
    -------------------------------------------------  ---------------------------
    Total                                      6.428ns (0.983ns logic, 5.445ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_0/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_0/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_0/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/SR
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_0/SR
  Location pin: SLICE_X44Y81.SR
  Clock network: system_i/led_interrupt_ip_0/led_interrupt_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_1/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_1/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_1/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/SR
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_1/SR
  Location pin: SLICE_X44Y81.SR
  Clock network: system_i/led_interrupt_ip_0/led_interrupt_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_2/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_2/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_2/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/SR
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_2/SR
  Location pin: SLICE_X44Y81.SR
  Clock network: system_i/led_interrupt_ip_0/led_interrupt_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_3/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_3/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_3/CK
  Location pin: SLICE_X44Y81.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[3]/SR
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_3/SR
  Location pin: SLICE_X44Y81.SR
  Clock network: system_i/led_interrupt_ip_0/led_interrupt_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_4/CK
  Location pin: SLICE_X44Y82.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_4/CK
  Location pin: SLICE_X44Y82.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_4/CK
  Location pin: SLICE_X44Y82.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/SR
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_4/SR
  Location pin: SLICE_X44Y82.SR
  Clock network: system_i/led_interrupt_ip_0/led_interrupt_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_5/CK
  Location pin: SLICE_X44Y82.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_5/CK
  Location pin: SLICE_X44Y82.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_5/CK
  Location pin: SLICE_X44Y82.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/SR
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_5/SR
  Location pin: SLICE_X44Y82.SR
  Clock network: system_i/led_interrupt_ip_0/led_interrupt_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_6/CK
  Location pin: SLICE_X44Y82.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_6/CK
  Location pin: SLICE_X44Y82.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_6/CK
  Location pin: SLICE_X44Y82.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/SR
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_6/SR
  Location pin: SLICE_X44Y82.SR
  Clock network: system_i/led_interrupt_ip_0/led_interrupt_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_7/CK
  Location pin: SLICE_X44Y82.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt[7]/CLK
  Logical resource: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/divcnt_7/CK
  Location pin: SLICE_X44Y82.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.096ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X48Y92.BX      net (fanout=1)        0.524   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X48Y92.CLK     Tdick                 0.081   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.537ns logic, 0.524ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Delay:                  1.073ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X48Y92.CX      net (fanout=1)        0.521   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X48Y92.CLK     Tdick                 0.061   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.517ns logic, 0.521ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_26_LDC
         = MAXDELAY TO TIMEGRP         
"TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_26_LDC" 
        TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.634ns.
--------------------------------------------------------------------------------
Slack:                  6.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_32_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X55Y77.A1      net (fanout=11)       1.820   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X55Y77.AMUX    Tilo                  0.354   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_33_o1
    SLICE_X54Y76.SR      net (fanout=2)        0.494   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_33_o
    SLICE_X54Y76.CLK     Trck                  0.314   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (1.320ns logic, 2.314ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  7.057ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.943ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X55Y77.A1      net (fanout=11)       1.820   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X55Y77.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_32_o1
    SLICE_X54Y76.CLK     net (fanout=2)        0.347   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (0.776ns logic, 2.167ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  7.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_0 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.545ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_32_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_0 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y83.AQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X55Y77.A5      net (fanout=3)        0.899   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[0]
    SLICE_X55Y77.AMUX    Tilo                  0.320   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_33_o1
    SLICE_X54Y76.SR      net (fanout=2)        0.494   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_33_o
    SLICE_X54Y76.CLK     Trck                  0.314   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (1.152ns logic, 1.393ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  8.112ns (requirement - data path)
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_0 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.888ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_0 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y83.AQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X55Y77.A5      net (fanout=3)        0.899   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[0]
    SLICE_X55Y77.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_32_o1
    SLICE_X54Y76.CLK     net (fanout=2)        0.347   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (0.642ns logic, 1.246ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_31_LDC
         = MAXDELAY TO TIMEGRP         
"TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_31_LDC" 
        TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.425ns.
--------------------------------------------------------------------------------
Slack:                  6.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_22_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X55Y79.A2      net (fanout=11)       1.502   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X55Y79.AMUX    Tilo                  0.354   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_22_o
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_23_o1
    SLICE_X57Y79.SR      net (fanout=2)        0.515   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_23_o
    SLICE_X57Y79.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.408ns logic, 2.017ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  7.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_5 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_22_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_5 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y81.BQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X55Y79.A1      net (fanout=3)        1.193   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[5]
    SLICE_X55Y79.AMUX    Tilo                  0.354   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_22_o
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_23_o1
    SLICE_X57Y79.SR      net (fanout=2)        0.515   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_23_o
    SLICE_X57Y79.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.274ns logic, 1.708ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  7.365ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X55Y79.A2      net (fanout=11)       1.502   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X55Y79.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_22_o
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_22_o1
    SLICE_X57Y79.CLK     net (fanout=2)        0.357   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.776ns logic, 1.859ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  7.808ns (requirement - data path)
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_5 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.192ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_5 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y81.BQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X55Y79.A1      net (fanout=3)        1.193   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[5]
    SLICE_X55Y79.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_22_o
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_22_o1
    SLICE_X57Y79.CLK     net (fanout=2)        0.357   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (0.642ns logic, 1.550ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_30_LDC
         = MAXDELAY TO TIMEGRP         
"TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_30_LDC" 
        TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.737ns.
--------------------------------------------------------------------------------
Slack:                  6.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_24_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X60Y76.D5      net (fanout=11)       1.723   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X60Y76.DMUX    Tilo                  0.325   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_C_30
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_25_o1
    SLICE_X61Y76.SR      net (fanout=2)        0.635   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_25_o
    SLICE_X61Y76.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (1.379ns logic, 2.358ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  6.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_4 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_24_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_4 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y81.AQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X60Y76.D1      net (fanout=3)        1.302   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[4]
    SLICE_X60Y76.DMUX    Tilo                  0.357   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_C_30
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_25_o1
    SLICE_X61Y76.SR      net (fanout=2)        0.635   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_25_o
    SLICE_X61Y76.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (1.277ns logic, 1.937ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  6.854ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X60Y76.D5      net (fanout=11)       1.723   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X60Y76.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_C_30
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_24_o1
    SLICE_X61Y76.CLK     net (fanout=2)        0.647   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (0.776ns logic, 2.370ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  7.409ns (requirement - data path)
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_4 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.591ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_4 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y81.AQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X60Y76.D1      net (fanout=3)        1.302   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[4]
    SLICE_X60Y76.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_30_C_30
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_24_o1
    SLICE_X61Y76.CLK     net (fanout=2)        0.647   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      2.591ns (0.642ns logic, 1.949ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_29_LDC
         = MAXDELAY TO TIMEGRP         
"TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_29_LDC" 
        TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.603ns.
--------------------------------------------------------------------------------
Slack:                  6.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_26_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X56Y77.D5      net (fanout=11)       1.578   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X56Y77.DMUX    Tilo                  0.325   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_C_29
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_27_o1
    SLICE_X57Y77.SR      net (fanout=2)        0.646   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_27_o
    SLICE_X57Y77.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (1.379ns logic, 2.224ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  6.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_3 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_26_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_3 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y83.DQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X56Y77.D3      net (fanout=3)        1.278   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[3]
    SLICE_X56Y77.DMUX    Tilo                  0.357   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_C_29
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_27_o1
    SLICE_X57Y77.SR      net (fanout=2)        0.646   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_27_o
    SLICE_X57Y77.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (1.277ns logic, 1.924ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  6.919ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.081ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X56Y77.D5      net (fanout=11)       1.578   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X56Y77.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_C_29
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_26_o1
    SLICE_X57Y77.CLK     net (fanout=2)        0.727   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (0.776ns logic, 2.305ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  7.353ns (requirement - data path)
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_3 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.647ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_3 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y83.DQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X56Y77.D3      net (fanout=3)        1.278   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[3]
    SLICE_X56Y77.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_29_C_29
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_26_o1
    SLICE_X57Y77.CLK     net (fanout=2)        0.727   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (0.642ns logic, 2.005ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_33_LDC
         = MAXDELAY TO TIMEGRP         
"TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_33_LDC" 
        TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.853ns.
--------------------------------------------------------------------------------
Slack:                  6.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.853ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_18_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X59Y78.A1      net (fanout=11)       1.811   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X59Y78.AMUX    Tilo                  0.354   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_19_o1
    SLICE_X59Y78.SR      net (fanout=2)        0.634   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_19_o
    SLICE_X59Y78.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (1.408ns logic, 2.445ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  6.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_7 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_18_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_7 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y81.DQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X59Y78.A3      net (fanout=3)        1.434   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]
    SLICE_X59Y78.AMUX    Tilo                  0.352   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_19_o1
    SLICE_X59Y78.SR      net (fanout=2)        0.634   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_19_o
    SLICE_X59Y78.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.340ns (1.272ns logic, 2.068ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  6.876ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.124ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X59Y78.A1      net (fanout=11)       1.811   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X59Y78.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_18_o1
    SLICE_X59Y78.CLK     net (fanout=2)        0.537   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (0.776ns logic, 2.348ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  7.387ns (requirement - data path)
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_7 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.613ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_7 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y81.DQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X59Y78.A3      net (fanout=3)        1.434   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]
    SLICE_X59Y78.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_33_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_18_o1
    SLICE_X59Y78.CLK     net (fanout=2)        0.537   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (0.642ns logic, 1.971ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_28_LDC
         = MAXDELAY TO TIMEGRP         
"TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_28_LDC" 
        TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.383ns.
--------------------------------------------------------------------------------
Slack:                  6.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.383ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_28_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X54Y78.A2      net (fanout=11)       1.657   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X54Y78.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_29_o1
    SLICE_X57Y78.SR      net (fanout=2)        0.548   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_29_o
    SLICE_X57Y78.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (1.178ns logic, 2.205ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  6.630ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.370ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X54Y78.A2      net (fanout=11)       1.657   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X54Y78.AMUX    Tilo                  0.350   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_28_o1
    SLICE_X57Y78.CLK     net (fanout=2)        0.711   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (1.002ns logic, 2.368ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  6.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_2 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.008ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_28_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_2 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y83.CQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X54Y78.A1      net (fanout=3)        1.416   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[2]
    SLICE_X54Y78.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_29_o1
    SLICE_X57Y78.SR      net (fanout=2)        0.548   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_29_o
    SLICE_X57Y78.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (1.044ns logic, 1.964ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  7.001ns (requirement - data path)
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_2 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.999ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_2 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y83.CQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X54Y78.A1      net (fanout=3)        1.416   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[2]
    SLICE_X54Y78.AMUX    Tilo                  0.354   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_28_o1
    SLICE_X57Y78.CLK     net (fanout=2)        0.711   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.872ns logic, 2.127ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_27_LDC
         = MAXDELAY TO TIMEGRP         
"TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_27_LDC" 
        TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.301ns.
--------------------------------------------------------------------------------
Slack:                  6.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_30_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X53Y77.A2      net (fanout=11)       1.394   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X53Y77.AMUX    Tilo                  0.354   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_31_o1
    SLICE_X52Y76.SR      net (fanout=2)        0.499   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_31_o
    SLICE_X52Y76.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (1.408ns logic, 1.893ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  7.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_1 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.733ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_30_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_1 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y83.BQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_1
    SLICE_X53Y77.A4      net (fanout=3)        0.962   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[1]
    SLICE_X53Y77.AMUX    Tilo                  0.352   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_31_o1
    SLICE_X52Y76.SR      net (fanout=2)        0.499   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_31_o
    SLICE_X52Y76.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.733ns (1.272ns logic, 1.461ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  7.483ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.517ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X53Y77.A2      net (fanout=11)       1.394   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X53Y77.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_30_o1
    SLICE_X52Y76.CLK     net (fanout=2)        0.347   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (0.776ns logic, 1.741ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  8.049ns (requirement - data path)
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_1 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.951ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_1 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y83.BQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_1
    SLICE_X53Y77.A4      net (fanout=3)        0.962   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[1]
    SLICE_X53Y77.A       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_30_o1
    SLICE_X52Y76.CLK     net (fanout=2)        0.347   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (0.642ns logic, 1.309ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_32_LDC
         = MAXDELAY TO TIMEGRP         
"TO_system_iled_interrupt_ip_0led_interrupt_ip_0USER_LOGIC_Icounter_std_32_LDC" 
        TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.788ns.
--------------------------------------------------------------------------------
Slack:                  6.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_20_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X60Y78.D4      net (fanout=11)       1.723   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X60Y78.DMUX    Tilo                  0.357   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_P_32
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_21_o1
    SLICE_X61Y78.SR      net (fanout=2)        0.654   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_21_o
    SLICE_X61Y78.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (1.411ns logic, 2.377ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  6.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_6 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_20_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_6 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y81.CQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X60Y78.D2      net (fanout=3)        1.274   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[6]
    SLICE_X60Y78.DMUX    Tilo                  0.358   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_P_32
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_21_o1
    SLICE_X61Y78.SR      net (fanout=2)        0.654   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_21_o
    SLICE_X61Y78.CLK     Trck                  0.402   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_LDC
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.206ns (1.278ns logic, 1.928ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  6.854ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y92.DMUX    Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X60Y78.D4      net (fanout=11)       1.723   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X60Y78.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_P_32
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_20_o1
    SLICE_X61Y78.CLK     net (fanout=2)        0.647   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (0.776ns logic, 2.370ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  7.437ns (requirement - data path)
  Source:               system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_6 (FF)
  Destination:          system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.563ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_6 to system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y81.CQ      Tcko                  0.518   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X60Y78.D2      net (fanout=3)        1.274   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/slv_reg0[6]
    SLICE_X60Y78.D       Tilo                  0.124   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/counter_std_32_P_32
                                                       system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_20_o1
    SLICE_X61Y78.CLK     net (fanout=2)        0.647   system_i/led_interrupt_ip_0/led_interrupt_ip_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (0.642ns logic, 1.921ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_fpga_0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_0                  |     10.000ns|      7.235ns|      3.853ns|            0|            0|         6205|           32|
| TS_TO_system_iled_interrupt_ip|     10.000ns|      3.634ns|          N/A|            0|            0|            4|            0|
| _0led_interrupt_ip_0USER_LOGIC|             |             |             |             |             |             |             |
| _Icounter_std_26_LDC          |             |             |             |             |             |             |             |
| TS_TO_system_iled_interrupt_ip|     10.000ns|      3.425ns|          N/A|            0|            0|            4|            0|
| _0led_interrupt_ip_0USER_LOGIC|             |             |             |             |             |             |             |
| _Icounter_std_31_LDC          |             |             |             |             |             |             |             |
| TS_TO_system_iled_interrupt_ip|     10.000ns|      3.737ns|          N/A|            0|            0|            4|            0|
| _0led_interrupt_ip_0USER_LOGIC|             |             |             |             |             |             |             |
| _Icounter_std_30_LDC          |             |             |             |             |             |             |             |
| TS_TO_system_iled_interrupt_ip|     10.000ns|      3.603ns|          N/A|            0|            0|            4|            0|
| _0led_interrupt_ip_0USER_LOGIC|             |             |             |             |             |             |             |
| _Icounter_std_29_LDC          |             |             |             |             |             |             |             |
| TS_TO_system_iled_interrupt_ip|     10.000ns|      3.853ns|          N/A|            0|            0|            4|            0|
| _0led_interrupt_ip_0USER_LOGIC|             |             |             |             |             |             |             |
| _Icounter_std_33_LDC          |             |             |             |             |             |             |             |
| TS_TO_system_iled_interrupt_ip|     10.000ns|      3.383ns|          N/A|            0|            0|            4|            0|
| _0led_interrupt_ip_0USER_LOGIC|             |             |             |             |             |             |             |
| _Icounter_std_28_LDC          |             |             |             |             |             |             |             |
| TS_TO_system_iled_interrupt_ip|     10.000ns|      3.301ns|          N/A|            0|            0|            4|            0|
| _0led_interrupt_ip_0USER_LOGIC|             |             |             |             |             |             |             |
| _Icounter_std_27_LDC          |             |             |             |             |             |             |             |
| TS_TO_system_iled_interrupt_ip|     10.000ns|      3.788ns|          N/A|            0|            0|            4|            0|
| _0led_interrupt_ip_0USER_LOGIC|             |             |             |             |             |             |             |
| _Icounter_std_32_LDC          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6239 paths, 0 nets, and 1708 connections

Design statistics:
   Minimum period:   7.235ns{1}   (Maximum frequency: 138.217MHz)
   Maximum path delay from/to any node:   3.853ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 22 22:42:50 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 409 MB



