--------------------------
- COVERAGE RESULT REPORT -
--------------------------

Project: C:\WRK\TMP\isCover\EBAU\EBAU_G05_432_SOF.cvj
Date   : 06/04/2023 - 13:30:39

Coverage Level  : LEVEL A
Statement       : Yes [block]
Branch/Condition: Yes
MC/DC           : Yes


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\analog.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\analog.2.ada
  Package: Analog
    Normalize_In_5V                                        :     100,0% (4/4)                                                                    
    Initialize_In_Analogic                                 :     100,0% (35/35)               100,0% (4/4)                                       
    Read_Input_Analogic                                    :     100,0% (23/23)               100,0% (2/2)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Analog                                                 :     100,0% (62/62)               100,0% (6/6)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\analog_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\analog_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\app_dev_gen_utils.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\app_dev_gen_utils.2.ada
  Package: App_Dev_Gen_Utils
    Limit_Integer_Value_To_Range                           :     100,0% (4/4)                 100,0% (2/2)                                       
    Limit_Fixed_Point_Value_To_Range                       :     100,0% (4/4)                 100,0% (2/2)                                       
    Cyclic_Increment                                       :     100,0% (3/3)                 100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    App_Dev_Gen_Utils                                      :     100,0% (11/11)               100,0% (5/5)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\app_dev_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\app_dev_utils.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\app_dev_utils.2.ada
  Package: App_Dev_Utils
    Assign_Mons                                            :     100,0% (4/4)                 100,0% (1/1)                 100,0% (2/2)          
    Assign_Mons                                            :     100,0% (4/4)                 100,0% (1/1)                                       
    Handle_Invalid_Data                                    :     100,0% (3/3)                                                                    
    Determine_Data_Parity                                  :     100,0% (9/9)                 100,0% (3/3)                                       
    Odd                                                    :     100,0% (3/3)                 100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    App_Dev_Utils                                          :     100,0% (23/23)               100,0% (6/6)                 100,0% (2/2)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\apsw.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\apsw.2.ada
  Package: Apsw
    Reset_1553_Transactions_List                           :     100,0% (18/18)                                                                  
    Retrieve_1553_Not_Bc_Transactions_List                 :     100,0% (5/5)                                                                    
    Retrieve_1553_Transactions_Lists                       :     100,0% (13/13)               100,0% (2/2)                                       
    Update_Transactions_Lists                              :     100,0% (5/5)                                                                    
    Manage_Statistics                                      :     100,0% (9/9)                                                                    
    Initialize                                             :     100,0% (31/31)               100,0% (2/2)                                       
    Retrieve_Frame_Number                                  :     100,0% (35/35)               100,0% (7/7)                 100,0% (2/2)          
    Process                                                :     100,0% (10/10)               100,0% (1/1)                                       
     >>> STATEMENT justified at row 829, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Curr_Status_SM can only be equal to
     >>>     Process_State_Machine.INIT_NORMAL
     >>>     Process_State_Machine.NORMAL
     >>>     Process_State_Machine.INIT_MC_BACKUP
     >>>     Process_State_Machine.MC_BACKUP
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Apsw                                                   :     100,0% (126/126)             100,0% (12/12)               100,0% (2/2)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\apsw.process_in_out.2.ada
  Package: Process_In_Out
    Process_Incoming_Msgs                                  :     100,0% (17/17)               100,0% (3/3)                 100,0% (2/2)          
    Process_Not_Bc_Incoming_Msgs                           :     100,0% (16/16)               100,0% (3/3)                 100,0% (5/5)          
    Prepare_Outgoing_Msgs                                  :     100,0% (17/17)               100,0% (4/4)                 100,0% (2/2)          
    Prepare_Not_Bc_Outgoing_Msgs                           :     100,0% (16/16)               100,0% (3/3)                 100,0% (2/2)          
    Process_1553_Input                                     :     100,0% (6/6)                 100,0% (1/1)                                       
    Prepare_1553_Output                                    :     100,0% (7/7)                 100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Process_In_Out                                         :     100,0% (79/79)               100,0% (15/15)               100,0% (11/11)        

  Package: (separate of) Apsw
    ** no coverage info for this package**                 

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\apsw.process_state_machine.2.ada
  Package: Process_State_Machine
    Wait_For_Mc_Initialization                             :     100,0% (14/14)               100,0% (3/3)                 100,0% (4/4)          
    Initialize_Normal                                      :     100,0% (6/6)                                                                    
    Perform_Normal_Operations                              :     100,0% (15/15)               100,0% (2/2)                                       
    Initialize_Backup                                      :     100,0% (34/34)               100,0% (5/5)                                       
    Perform_Backup_Operations                              :     100,0% (13/13)                                                                  
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Process_State_Machine                                  :     100,0% (82/82)               100,0% (10/10)               100,0% (4/4)          

  Package: (separate of) Apsw
    ** no coverage info for this package**                 

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\apsw_control_data.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\apsw_info.ada
  Package: APSW_INFO
    GET_ARRAY_INFO                                         :     100,0% (3/3)                                                                    
     >>> STATEMENT justified at row 37, col 2
     >>>   OTHER
     >>>     File generated automatically during code compilation
     >>> ------------------
     >>> STATEMENT justified at row 38, col 2
     >>>   OTHER
     >>>     File generated automatically during code compilation
     >>> ------------------
     >>> STATEMENT justified at row 39, col 2
     >>>   OTHER
     >>>     File generated automatically during code compilation
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    APSW_INFO                                              :     100,0% (3/3)                                                                    


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\apsw_utils.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\apsw_utils.2.ada
  Package: Apsw_Utils
    Generate_Crc                                           :     100,0% (1/1)                                                                    
    Manage_Safe_Counter                                    :     100,0% (13/13)               100,0% (3/3)                 100,0% (2/2)          
    Manage_Time_To_End                                     :     100,0% (9/9)                 100,0% (1/1)                                       
    Calculate_Crc16                                        :     100,0% (4/4)                                                                    
    Increment_Frame                                        :     100,0% (4/4)                 100,0% (1/1)                                       
    Set_Non_Mask_8_Bits_To_Zero                            :     100,0% (1/1)                                                                    
    Set_Non_Mask_16_Bits_To_Zero                           :     100,0% (1/1)                                                                    
    Set_Non_Mask_32_Bits_To_Zero                           :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Apsw_Utils                                             :     100,0% (34/34)               100,0% (5/5)                 100,0% (2/2)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\attribute_table.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\backup_ops.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\backup_ops.2.ada
  Package: Backup_Ops
    Receive_Dai_Msg_List                                   :     100,0% (7/7)                 100,0% (2/2)                                       
    Report_Fault                                           :     100,0% (4/4)                                                                    
    Transmit_Dai_Msg_List                                  :     100,0% (7/7)                 100,0% (2/2)                 100,0% (3/3)          
    Send_Ics_Control_Command                               :     100,0% (6/6)                 100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Backup_Ops                                             :     100,0% (24/24)               100,0% (5/5)                 100,0% (3/3)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\bacs_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\bacs_state.2.ada
  Package: Bacs_State
    Get_Bleed_Overpressure_Class                           :     100,0% (2/2)                                                                    
    Set_Bleed_Overpressure_Class                           :     100,0% (2/2)                                                                    
    Get_Bleed_Overheat_Mon                                 :     100,0% (2/2)                                                                    
    Set_Bleed_Overheat_Mon                                 :     100,0% (2/2)                                                                    
    Get_Bleed_Fault_Class                                  :     100,0% (2/2)                                                                    
    Set_Bleed_Fault_Class                                  :     100,0% (2/2)                                                                    
    Get_Wing_Bleed_Air_Leak_Mon                            :     100,0% (2/2)                                                                    
    Set_Wing_Bleed_Air_Leak_Mon                            :     100,0% (2/2)                                                                    
    Get_Fuselage_Bleed_Air_Leak_Mon                        :     100,0% (2/2)                                                                    
    Set_Fuselage_Bleed_Air_Leak_Mon                        :     100,0% (2/2)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Bacs_State                                             :     100,0% (20/20)                                                                  


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\baut2_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\baut2_di.2.ada
  Package: Baut2_Di
    Initialize_Backup                                      :     100,0% (9/9)                 100,0% (1/1)                                       
    Prepare_Output_Msg                                     :     100,0% (11/11)                                                                  
     >>> STATEMENT justified at row 251, col 31
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Device can only be equal to 
     >>>     Mil_1553_Types.Idx_1 and
     >>>     Mil_1553_Types.Idx_2
     >>> ------------------
     >>> STATEMENT justified at row 256, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Message_Subadresses variable, for BAU_II transactions, can only be equal to Baut2_Icd_Types.DISCRETE_DATA_OUT_MSG_SUBADDR and
     >>>     Wrap_Trans.WRAP_SUBADDR (evidences in TT inside packages Wrap_Trans and Baut2_Trans)
     >>> ------------------

    Process_Input_Msg                                      :     100,0% (7/7)                                                                    
     >>> STATEMENT justified at row 296, col 31
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Device can only be equal to
     >>>     Mil_1553_Types.Idx_1
     >>>     Mil_1553_Types.Idx_2
     >>> ------------------
     >>> STATEMENT justified at row 305, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Message_Subadresses variable, for BAU_II transactions, can only be equal to
     >>>     Baut2_Icd_Types.DISCRETE_DATA_IN_MSG_SUBADDR and
     >>>     Wrap_Trans.WRAP_SUBADDR (evidences in TT inside packages Wrap_Trans and Baut2_Trans)
     >>> ------------------

    Process_Baut2_1_Input_Msg                              :     100,0% (44/44)               100,0% (3/3)                                       
    Process_Baut2_2_Input_Msg                              :     100,0% (71/71)               100,0% (5/5)                                       
    Prepare_Baut2_1_Output_Msg                             :     100,0% (6/6)                                                                    
    Prepare_Baut2_2_Output_Msg                             :     100,0% (5/5)                                                                    
    Process_Wrap_Input_Msg                                 :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Baut2_Di                                               :     100,0% (154/154)             100,0% (9/9)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\baut2_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\baut2_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\baut2_state.2.ada
  Package: Baut2_State
    Set_Engine_Oil_Cooler_Flap                             :     100,0% (1/1)                                                                    
    Set_Impact_Pressure_Q_Feel                             :     100,0% (2/2)                                                                    
    Set_Tcas_Power_Enable                                  :     100,0% (1/1)                                                                    
    Set_Iff_1_Power_Enable                                 :     100,0% (1/1)                                                                    
    Set_ELT_Relay_Operate                                  :     100,0% (1/1)                                                                    
    Get_Engine_Oil_Cooler_Flap                             :     100,0% (1/1)                                                                    
    Get_Impact_Pressure_Q_Feel                             :     100,0% (1/1)                                                                    
    Get_Tcas_Power_Enable                                  :     100,0% (1/1)                                                                    
    Get_Iff_1_Power_Enable                                 :     100,0% (1/1)                                                                    
    Get_ELT_Relay_Operate                                  :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Baut2_State                                            :     100,0% (11/11)                                                                  


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\baut2_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\baut3_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\baut3_di.2.ada
  Package: Baut3_Di
    Prepare_Output_Msg                                     :     100,0% (13/13)                                                                  
     >>> STATEMENT justified at row 233, col 31
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Device can only be equal to
     >>>     Mil_1553_Types.Idx_1
     >>>     Mil_1553_Types.Idx_2
     >>> ------------------
     >>> STATEMENT justified at row 248, col 31
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Device can only be equal to
     >>>     Mil_1553_Types.Idx_1
     >>>     Mil_1553_Types.Idx_2
     >>> ------------------
     >>> STATEMENT justified at row 254, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Message_Subadresses variable, for BAU_III transactions, can only be equal to
     >>>     B3It.DISCRETE_DATA_OUT_MSG_SUBADDR
     >>>     B3It.ARINC_DATA_OUT_MSG_SUBADDR
     >>>     Wrap_Trans.WRAP_SUBADDR (evidences in TT inside packages Wrap_Trans and Baut3_Trans)
     >>> ------------------

    Process_Input_Msg                                      :     100,0% (7/7)                                                                    
     >>> STATEMENT justified at row 299, col 31
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Device can only be equal to
     >>>     Mil_1553_Types.Idx_1
     >>>     Mil_1553_Types.Idx_2
     >>> ------------------
     >>> STATEMENT justified at row 309, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Message_Subadresses variable, for BAU_III transactions, can only be equal to
     >>>     B3It.DISCRETE_DATA_IN_MSG_SUBADDR
     >>>     Wrap_Trans.WRAP_SUBADDR (evidences in TT inside packages Wrap_Trans and Baut3_Trans)
     >>> ------------------

    Process_Baut3_1_Input_Msg                              :     100,0% (165/165)             100,0% (15/15)                                     
    Process_Baut3_2_Input_Msg                              :     100,0% (135/135)             100,0% (12/12)                                     
    Prepare_Baut3_1_Discr_Data_Out_Msg                     :     100,0% (12/12)               100,0% (1/1)                 100,0% (2/2)          
    Prepare_Baut3_2_Discr_Data_Out_Msg                     :     100,0% (14/14)               100,0% (1/1)                 100,0% (2/2)          
    Prepare_Baut3_1_Output_Msg                             :     100,0% (26/26)               100,0% (1/1)                                       
    Prepare_Baut3_2_Output_Msg                             :     100,0% (26/26)               100,0% (1/1)                                       
    Process_Wrap_Input_Msg                                 :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Baut3_Di                                               :     100,0% (399/399)             100,0% (31/31)               100,0% (4/4)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\baut3_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\baut3_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\bit_mngr.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\bit_mngr.2.ada
  Package: Bit_Mngr
    Update_Din_Pbit_Result                                 :     100,0% (20/20)               100,0% (2/2)                 100,0% (2/2)          
     >>> CONDITION C01 justified for decision at row 187, col 17
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Discrete_Pbit_Err local variable is always FALSE before "or" evaluation
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 187, col 17
     >>>   OTHER
     >>>     Missing cases (TSAP): 
     >>>     TSAP_DISCRETE_IN.GET_PBIT inside Update_Din_Pbit_Result should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and then Din_Pbit_Result(Din) = BIT_FAIL
     >>> ------------------

    Update_Dout_Pbit_Result                                :     100,0% (20/20)               100,0% (2/2)                 100,0% (2/2)          
     >>> CONDITION C01 justified for decision at row 267, col 17
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Discrete_Pbit_Err local variable is always FALSE before "or" evaluation
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 267, col 17
     >>>   OTHER
     >>>     Missing cases (TSAP):
     >>>     TSAP_DISCRETE_OUT.GET_PBIT inside Update_Dout_Pbit_Result should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and then Dout_Pbit_Result(Din) = BIT_FAIL
     >>> ------------------

    Update_1553_Pbit_Result                                :     100,0% (19/19)               100,0% (2/2)                 100,0% (2/2)          
     >>> CONDITION C02 justified for decision at row 349, col 17
     >>>   OTHER
     >>>     Missing cases TSAP:
     >>>     TSAP_MIL1553_BM.GET_BM_STATUS inside Bit_Mngr.Update_1553_Pbit_Result should be stubbed to return Ret_Val = RET_OK and BM_Status = BIT_FAIL
     >>> ------------------

    Check_Pbit_Status                                      :     100,0% (11/11)               100,0% (1/1)                 100,0% (3/3)          
     >>> CONDITION C02 justified for decision at row 420, col 10
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     TSAP_DISCRETE_IN.GET_PBIT inside Bit_Mngr.Update_Din_Pbit_Result should be stubbed to return Ret_Val = RET_OK and Din_PBit such that Discrete_Pbit_Err is set to false AND TSAP_DISCRETE_OUT.GET_PBIT inside Bit_Mngr.Update_Dout_Pbit_Result should be stubbed to return Ret_Val = RET_OK and Dout_PBit such that Discrete_Pbit_Err is set to true
     >>> ------------------
     >>> CONDITION C03 justified for decision at row 420, col 10
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     TSAP_DISCRETE_IN.GET_PBIT inside Bit_Mngr.Update_Din_Pbit_Result should be stubbed to return Ret_Val = RET_OK and Din_PBit such that Discrete_Pbit_Err is set to false AND TSAP_DISCRETE_OUT.GET_PBIT inside Bit_Mngr.Update_Dout_Pbit_Result should be stubbed to return Ret_Val = RET_OK and Dout_PBit such that Discrete_Pbit_Err is set to false AND TSAP_MIL1553_BM.GET_BM_STATUS inside Bit_Mngr.Update_1553_Pbit_Result should be stubbed to returnRet_Val = RET_OK and BM_Status such that M1553_Pbit_Err is set to true
     >>> ------------------

    Update_1553_Status                                     :     100,0% (10/10)               100,0% (1/1)                                       
    Get_1553_Cbit_Error                                    :     100,0% (1/1)                                                                    
    Get_1553_Error                                         :     100,0% (1/1)                                              100,0% (4/4)          
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Bit_Mngr                                               :     100,0% (82/82)               100,0% (8/8)                 100,0% (13/13)        


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cadc_ctrl.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cadc_ctrl.2.ada
  Package: Cadc_Ctrl
    Compute_Baroset_Pressure                               :     100,0% (4/4)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Cadc_Ctrl                                              :     100,0% (4/4)                                                                    


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cadc_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cadc_di.2.ada
  Package: Cadc_Di
    Prepare_Output_Msg                                     :     100,0% (7/7)                                                                    
     >>> STATEMENT justified at row 164, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Message_Subadresses variable, for CADC transactions, can only be equal to
     >>>     Cadc_Icd_Types.MAIN_OUT_MSG_SUBADDR or
     >>>     Wrap_Trans.WRAP_SUBADDR (evidences in TT inside packages Wrap_Trans and Cadc_Trans)
     >>> ------------------

    Process_Input_Msg                                      :     100,0% (4/4)                                                                    
     >>> STATEMENT justified at row 207, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Message_Subadresses variable, for CADC transactions, can only be equal to
     >>>     Cadc_Icd_Types.MAIN_IN_MSG_SUBADDR or
     >>>     Wrap_Trans.WRAP_SUBADDR (evidences in TT inside packages Wrap_Trans and Cadc_Trans)
     >>> ------------------

    Prepare_Main_Output_Msg                                :     100,0% (2/2)                                                                    
    Process_Main_Input_Msg                                 :     100,0% (72/72)                                                                  
    Process_Wrap_Input_Msg                                 :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Cadc_Di                                                :     100,0% (86/86)                                                                  


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cadc_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cadc_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cadc_state.2.ada
  Package: Cadc_State
    Get_Adc_Failure                                        :     100,0% (1/1)                                                                    
    Set_Adc_Failure                                        :     100,0% (1/1)                                                                    
    Get_Airspeed                                           :     100,0% (2/2)                                                                    
    Set_Airspeed                                           :     100,0% (2/2)                                                                    
    Get_Air_Temp                                           :     100,0% (2/2)                                                                    
    Set_Air_Temp                                           :     100,0% (2/2)                                                                    
    Get_Cadc_1553_Data_Bus_Communication_Status            :     100,0% (2/2)                                                                    
    Set_Cadc_1553_Data_Bus_Communication_Status            :     100,0% (2/2)                                                                    
    Get_Corrected_Altitude                                 :     100,0% (2/2)                                                                    
    Set_Corrected_Altitude                                 :     100,0% (2/2)                                                                    
    Get_Pressure_Altitude_Rate                             :     100,0% (2/2)                                                                    
    Set_Pressure_Altitude_Rate                             :     100,0% (2/2)                                                                    
    Get_Static_Pressure                                    :     100,0% (2/2)                                                                    
    Set_Static_Pressure                                    :     100,0% (2/2)                                                                    
    Get_Vmo                                                :     100,0% (11/11)               100,0% (2/2)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Cadc_State                                             :     100,0% (37/37)               100,0% (2/2)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cadc_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_blank_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_blank_di.2.ada
  Package: Cmdu_Blank_Di
    Prepare_Control_Data_01_Msg                            :     100,0% (22/22)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 178, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Time_Mngr.Get_Time returns Minutes defined in the same range as Out_Minute_Range, therefore evaluation of branch to FALSE is uncoverable
     >>> ------------------
     >>> BRANCH FALSE justified at row 184, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Time_Mngr.Get_Time returns Seconds (which is an Int_32 with a range) which is cast to Int_32 type as Int_Seconds, therefore evaluation of branch to FALSE is uncoverable because the variable is defined in the same range as Out_Second_Range
     >>> ------------------

    Prepare_Control_Data_02_Msg                            :     100,0% (23/23)                                                                  
    Failure_Count_Handling                                 :     100,0% (8/8)                 100,0% (2/2)                 100,0% (2/2)          
     >>> BRANCH FALSE justified at row 349, col 10
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     TSAP_MIL1553_BC.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that Status_Data_01_In.Sequence_Number_1 is different from Status_Data_01_In.Sequence_Number_2, then Cmdu_Blank_Di.Process_Status_Data_01_Msg should be stubbed with Initialized_Sequence equal to TRUE  (while other conditions of test remain the same) for 10 subsequent minor frames such that inside Cmdu_Blank_Di.Failure_Count_Handling Failute_Count variable is eventually set to 10 and therefore branch "(Common_Types.Int_32(In_Sequence_Number) in Cmdu_Cmn_Icd_Types.A_Sequence_Number)" is evaluated to true
     >>> ------------------
     >>> CONDITION C01 justified for decision at row 349, col 10
     >>>   OTHER
     >>>     HOST:
     >>>     Cmdu_Blank_Di.Process_Status_Data_01_Msg should be stubbed with Initialized_Sequence equal to FALSE  (while other conditions of test remain the same) (case of first sequence number received) for 10 subsequent minor frames such that inside Cmdu_Blank_Di.Failure_Count_Handling Failuree_Count variable is eventually set to 10 and therefore MC/DC cases related are covered
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 349, col 10
     >>>   OTHER
     >>>     HOST:
     >>>     Cmdu_Blank_Di.Process_Status_Data_01_Msg should be stubbed with Initialized_Sequence equal to FALSE  (while other conditions of test remain the same) (case of first sequence number received) for 10 subsequent minor frames such that inside Cmdu_Blank_Di.Failure_Count_Handling Failuree_Count variable is eventually set to 10 and therefore MC/DC cases related are covered
     >>> ------------------
     >>> BRANCH TRUE justified at row 352, col 13
     >>>   OTHER
     >>>     Missing cases (TSAP): 
     >>>     TSAP_MIL1553_BC.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that Status_Data_01_In.Sequence_Number_1 is different from Status_Data_01_In.Sequence_Number_2 and but in range 0..127 inside Cmdu_Blank_Di.Process_Status_Data_01_Msg (while other conditions of test remain the same)
     >>> ------------------
     >>> STATEMENT justified at row 356, col 13
     >>>   OTHER
     >>>     Missing cases (TSAP): 
     >>>     TSAP_MIL1553_BC.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that Status_Data_01_In.Sequence_Number_1 is different from Status_Data_01_In.Sequence_Number_2 and but in range 0..127 inside Cmdu_Blank_Di.Process_Status_Data_01_Msg (while other conditions of test remain the same)
     >>> ------------------
     >>> STATEMENT justified at row 357, col 13
     >>>   OTHER
     >>>     Missing cases (TSAP): 
     >>>     TSAP_MIL1553_BC.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that Status_Data_01_In.Sequence_Number_1 is different from Status_Data_01_In.Sequence_Number_2 and but in range 0..127 inside Cmdu_Blank_Di.Process_Status_Data_01_Msg (while other conditions of test remain the same)
     >>> ------------------

    Process_Status_Data_01_Msg                             :     100,0% (28/28)               100,0% (5/5)                 100,0% (6/6)          
     >>> CONDITION C02 justified for decision at row 412, col 10
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     TSAP_MIL1553_BC.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that Status_Data_01_In.Sequence_Number_1 is different from Status_Data_01_In.Sequence_Number_2 inside Cmdu_Blank_Di.Process_Status_Data_01_Msg (while other conditions of test are the same)
     >>> ------------------
     >>> BRANCH FALSE justified at row 420, col 13
     >>>   OTHER
     >>>     Missing case (TSAP problem): 
     >>>     TSAP_MIL1553_BC.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that Status_Data_01_In.Sequence_Number_1 is different from Status_Data_01_In.Sequence_Number_2 and higher than 127 inside Cmdu_Blank_Di.Process_Status_Data_01_Msg (while other conditions of test remain the same)
     >>> ------------------
     >>> STATEMENT justified at row 428, col 13
     >>>   OTHER
     >>>     Missing case (TSAP problem): 
     >>>     TSAP_MIL1553_BC.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that Status_Data_01_In.Sequence_Number_1 is different from Status_Data_01_In.Sequence_Number_2 and higher than 127 inside Cmdu_Blank_Di.Process_Status_Data_01_Msg (while other conditions of test remain the same)
     >>> ------------------
     >>> BRANCH FALSE justified at row 434, col 13
     >>>   OTHER
     >>>     Missing case (TSAP problem): 
     >>>     TSAP_MIL1553_BC.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that Status_Data_01_In.Nvis is different from 1 and 2
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 445, col 10
     >>>   OTHER
     >>>     Missing case (TSAP problem): 
     >>>     TSAP_MIL1553_BC.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that Status_Data_01_In.Sequence_Number_1 is different from Status_Data_01_In.Sequence_Number_2 and higher than 127 inside Cmdu_Blank_Di.Process_Status_Data_01_Msg (while other conditions of test remain the same)
     >>> ------------------
     >>> CONDITION C03 justified for decision at row 445, col 10
     >>>   OTHER
     >>>     Missing case (TSAP problem): 
     >>>     TSAP_MIL1553_BC.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that Status_Data_01_In.Sequence_Number_1 is equal to Status_Data_01_In.Sequence_Number_2 and higher than 127 inside Cmdu_Blank_Di.Process_Status_Data_01_Msg (while other conditions of test remain the same).
     >>> ------------------

    Process_Input_Msg                                      :     100,0% (3/3)                                                                    
     >>> STATEMENT justified at row 536, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Message_Subaddress, for CMDU (3) transactions, can only be equal to Cmdu_Cmn_Icd_Types.CMDU_STATUS_IN_MSG_SUBADDR (evidences inside Cmdu_Trans package)
     >>> ------------------

    Prepare_Output_Msg                                     :     100,0% (6/6)                                                                    
     >>> STATEMENT justified at row 578, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Message_Subaddress, for CMDU (3) transactions, can only be equal to Cmdu_Cmn_Icd_Types.CMDU_CONTROL_DATA_OUT_MSG_SUBADDR and Cmdu_Cmn_Icd_Types.CMDU_CTRL_FORMAT_OUT_MSG_SUBADDR (evidences inside Cmdu_Trans package)
     >>> ------------------
     >>> STATEMENT justified at row 580, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Message_Subaddress, for CMDU (3) transactions, can only be equal to Cmdu_Cmn_Icd_Types.CMDU_CONTROL_DATA_OUT_MSG_SUBADDR and Cmdu_Cmn_Icd_Types.CMDU_CTRL_FORMAT_OUT_MSG_SUBADDR (evidences inside Cmdu_Trans package)
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Cmdu_Blank_Di                                          :     100,0% (90/90)               100,0% (9/9)                 100,0% (8/8)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_cmn_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_eid_ctrl.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_eid_ctrl.2.ada
  Package: Cmdu_Eid_Ctrl
    Compute_Generator_Rpm_Class                            :     100,0% (9/9)                                                                    
    Compute_Horsepower_Class                               :     100,0% (9/9)                                                                    
    Compute_Ids_Msg_List                                   :      94,7% (18/19)                80,0% (4/5)                  77,8% (7/9)          
     >>> CONDITION C02 justified for decision at row 384, col 13
     >>>   RBT LACK
     >>>     Missing cases (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions
     >>> ------------------
     >>> BRANCH FALSE justified at row 389, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Branch/Statement not covered: 
     >>>     "Else
     >>>        Null;
     >>>     End if;"
     >>>     The else statement is only reached if Acaws_Id = Attribute_Table.Null_Acaws_Id (0), which corresponds to End_Of_Acaws_List = true; therefore the elsif condition is force to be evaluated only to true.
     >>> ------------------
     >>> STATEMENT justified at row 396, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Branch/Statement not covered: 
     >>>     "Else
     >>>        Null;
     >>>     End if;"
     >>>     The else statement is only reached if Acaws_Id = Attribute_Table.Null_Acaws_Id (0), which corresponds to End_Of_Acaws_List = true; therefore if Acaws_Id corresponds to 0 that branch is not reachable.
     >>> ------------------
     >>> BRANCH TRUE justified at row 414, col 13
     >>>   RBT LACK
     >>>     Missing cases (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions, Test EBAU_TG04TC28 to be modified
     >>> ------------------
     >>> STATEMENT justified at row 416, col 13
     >>>   RBT LACK
     >>>     Missing cases (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions, Test EBAU_TG04TC28 to be modified
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 440, col 16
     >>>   RBT LACK
     >>>     Missing cases (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions
     >>> ------------------
     >>> CONDITION C03 justified for decision at row 440, col 16
     >>>   RBT LACK
     >>>     Missing cases (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions
     >>> ------------------
     >>> CONDITION C04 justified for decision at row 440, col 16
     >>>   RBT LACK
     >>>     Missing cases (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions
     >>> ------------------
     >>> CONDITION C05 justified for decision at row 440, col 16
     >>>   RBT LACK
     >>>     Missing cases (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions
     >>> ------------------

    Compute_Measured_Gas_Temperature                       :     100,0% (9/9)                                                                    
    Compute_Propeller_Speed                                :     100,0% (9/9)                                                                    
    Compute_Beta_State                                     :     100,0% (19/19)               100,0% (5/5)                 100,0% (4/4)          
     >>> CONDITION C03 justified for decision at row 722, col 10
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     TSAP_MIL1553_BC.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that inside Cmdu_Eid_Ctrl.Compute_Beta_State "get" functions return, in order:
     >>>     
     >>>     Oei_Status = Valid
     >>>     Low_Pitch_Status = Valid
     >>>     Propeller_Reverse_Ready_Status = Invalid
     >>>     Starter_Requested_Status = X
     >>> ------------------
     >>> CONDITION C04 justified for decision at row 722, col 10
     >>>   OTHER
     >>>     Missing case TSAP
     >>>     TSAP_MIL1553_BC.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that inside Cmdu_Eid_Ctrl.Compute_Beta_State "get" functions return, in order:
     >>>     
     >>>     Oei_Status = Valid
     >>>     Low_Pitch_Status = Valid
     >>>     Propeller_Reverse_Ready_Status = Valid
     >>>     Starter_Requested_Status = Invalid
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Cmdu_Eid_Ctrl                                          :      98,6% (73/74)                90,0% (9/10)                 84,6% (11/13)        


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_eid_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_eid_di.2.ada
  Package: Cmdu_Eid_Di
    Update_Validities_For_Output                           :     100,0% (7/7)                 100,0% (1/1)                                       
    Prepare_Eid_05_To_08_Output_Msg                        :     100,0% (22/22)               100,0% (1/1)                 100,0% (2/2)          
    Prepare_Eid_11_Output_Msg                              :     100,0% (26/26)               100,0% (5/5)                                       
    Prepare_Eid_12_To_19_Set_Text_Substring_Output_Msg     :     100,0% (76/76)               100,0% (10/10)                                     
    Prepare_Eid_12_Define_Text_Region_Output_Msg           :     100,0% (1/1)                                                                    
    Eid_12_Output_Processing                               :     100,0% (11/11)                                                                  
    Prepare_Eid_Control_Data_01_Msg                        :     100,0% (24/24)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 966, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Minutes and Out_Minute_Range have the same range (0..59)
     >>> ------------------
     >>> BRANCH FALSE justified at row 976, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Int_Seconds and Out_Second_Range have the same range (0..59)
     >>> ------------------

    Eid_Control_Data_02_Processing                         :     100,0% (17/17)                                                                  
    Failure_Count_Handling                                 :     100,0% (8/8)                 100,0% (2/2)                 100,0% (2/2)          
    Process_Status_Data_01_Msg                             :     100,0% (33/33)               100,0% (5/5)                 100,0% (6/6)          
     >>> CONDITION C02 justified for decision at row 1191, col 10
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     never called with Status_Data_01_In.Sequence_Number_1 /= Status_Data_01_In.Sequence_Number_2. 
     >>>     To obtain sequence_number_1 /= sequence_number_2 the values should be stubbed in input for 
     >>>     TSAP_MIL1553_BC.GET_DATA.
     >>> ------------------
     >>> BRANCH FALSE justified at row 1199, col 13
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     Sequence_Number_1 has a range of 0..255 and A_Sequence_Number has a range of 0..127. The function could be called with a Sequence number out of range.
     >>>     In the test it does only ""CHECK SEQUENCE NUMBERS ON CMDU 1 ciclically increments from 1 to 127"" test TG09TC08
     >>>     note: the inputs in unicorn have a range of 0..127. Are they testable out if range? 
     >>>     Status_Data_01_In.Sequence_Number_1 and Status_Data_01_In.Sequence_Number_2 depend on Message_Data, that is an
     >>>     input of Cmdu_Eid_Di.Process_Status_Data_01_Msg. 
     >>>     Cmdu_Eid_Di.Process_Status_Data_01_Msg is called by Cmdu_Eid_Di.Process_Input_Msg, that is called by 
     >>>     Dev_Router.Process_Input_Msg, that is called by Dev_Router.Process_Incoming_Msgs. 
     >>>     In Process_Incoming_Msgs Message_Data is "Data = To_Data_Word(Data_TT)". 
     >>>     Data_TT is a TSAP input of TSAP_MIL1553_BC.GET_DATA and can be stubbed > 127 for both sequence_number_1
     >>>     and sequence_number_2.
     >>> ------------------
     >>> STATEMENT justified at row 1207, col 13
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     Sequence_Number_1 has a range of 0..255 and A_Sequence_Number has a range of 0..127. The function could be called with a Sequence number out of range.
     >>>     In the test it does only ""CHECK SEQUENCE NUMBERS ON CMDU 1 ciclically increments from 1 to 127"" test TG09TC08
     >>>     note: the inputs in unicorn have a range of 0..127. Are they testable out if range? 
     >>>     Status_Data_01_In.Sequence_Number_1 and Status_Data_01_In.Sequence_Number_2 depend on Message_Data, that is an
     >>>     input of Cmdu_Eid_Di.Process_Status_Data_01_Msg. 
     >>>     Cmdu_Eid_Di.Process_Status_Data_01_Msg is called by Cmdu_Eid_Di.Process_Input_Msg, that is called by 
     >>>     Dev_Router.Process_Input_Msg, that is called by Dev_Router.Process_Incoming_Msgs. 
     >>>     In Process_Incoming_Msgs Message_Data is "Data = To_Data_Word(Data_TT)". 
     >>>     Data_TT is a TSAP input of TSAP_MIL1553_BC.GET_DATA and can be stubbed > 127 for both sequence_number_1
     >>>     and sequence_number_2.
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 1226, col 10
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     never called with Status_Data_01_In.Sequence_Number_1 /= Status_Data_01_In.Sequence_Number_2. 
     >>>     To obtain sequence_number_1 /= sequence_number_2 the values should be stubbed in input for 
     >>>     TSAP_MIL1553_BC.GET_DATA.
     >>> ------------------

    Process_Wrap_Input_Msg                                 :     100,0% (1/1)                                                                    
    Process_Input_Msg                                      :     100,0% (4/4)                                                                    
     >>> STATEMENT justified at row 1392, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     no other subaddress need to be considered because they are defined inside Transaction Table
     >>> ------------------

    Prepare_Output_Msg                                     :     100,0% (30/30)               100,0% (2/2)                 100,0% (8/8)          
     >>> STATEMENT justified at row 1487, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     no other subaddress need to be considered for this device
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 1509, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all message are scheduled togheter
     >>> ------------------
     >>> CONDITION C03 justified for decision at row 1509, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all message are scheduled togheter
     >>> ------------------
     >>> CONDITION C04 justified for decision at row 1509, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all message are scheduled togheter
     >>> ------------------
     >>> CONDITION C05 justified for decision at row 1509, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all message are scheduled togheter
     >>> ------------------
     >>> CONDITION C06 justified for decision at row 1509, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all message are scheduled togheter
     >>> ------------------
     >>> CONDITION C07 justified for decision at row 1509, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all message are scheduled togheter
     >>> ------------------
     >>> CONDITION C08 justified for decision at row 1509, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all message are scheduled togheter
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Cmdu_Eid_Di                                            :     100,0% (260/260)             100,0% (28/28)               100,0% (18/18)        


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_eid_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_pfd_ctrl.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_pfd_ctrl.2.ada
  Package: Cmdu_Pfd_Ctrl
    Compute_Airspeed                                       :     100,0% (4/4)                                                                    
    Compute_Altitude                                       :     100,0% (4/4)                                                                    
    Compute_Vertical_Velocity                              :     100,0% (4/4)                                                                    
    Compute_Angle                                          :     100,0% (3/3)                                                                    
    Compute_Compass_Direction                              :     100,0% (5/5)                 100,0% (1/1)                                       
    Compute_Baroset_Pressure                               :     100,0% (7/7)                 100,0% (1/1)                                       
    Compute_Salert_Message                                 :     100,0% (10/10)               100,0% (3/3)                 100,0% (2/2)          
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Cmdu_Pfd_Ctrl                                          :     100,0% (37/37)               100,0% (5/5)                 100,0% (2/2)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_pfd_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_pfd_di.2.ada
  Package: Cmdu_Pfd_Di
    Assign_Validity                                        :     100,0% (1/1)                                                                    
    Prepare_Pfd_04_Output_Msg                              :     100,0% (19/19)                                                                  
    Prepare_Pfd_05_Output_Msg                              :     100,0% (34/34)               100,0% (3/3)                                       
     >>> BRANCH FALSE justified at row 430, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Hours and Out_Hour_Range have the same range (0..23)
     >>> ------------------
     >>> BRANCH FALSE justified at row 436, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Minutes and Out_Minute_Range have the same range (0..59)
     >>> ------------------
     >>> BRANCH FALSE justified at row 444, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Int_Seconds and Out_Second_Range have the same range (0..59)
     >>> ------------------

    Prepare_Pfd_11_Output_Msg                              :     100,0% (2/2)                                                                    
    Prepare_Pfd_12_Output_Msg                              :     100,0% (13/13)               100,0% (1/1)                                       
    Prepare_Control_Data_01_Msg                            :     100,0% (23/23)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 682, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Minutes and Out_Minute_Range have the same range (0..59)
     >>> ------------------
     >>> BRANCH FALSE justified at row 690, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Int_Seconds and Out_Second_Range have the same range (0..59)
     >>> ------------------

    Prepare_Control_Data_02_Msg                            :     100,0% (17/17)                                                                  
    Failure_Count_Handling                                 :     100,0% (8/8)                 100,0% (2/2)                 100,0% (2/2)          
    Process_Status_Data_01_Msg                             :     100,0% (28/28)               100,0% (5/5)                 100,0% (6/6)          
     >>> CONDITION C02 justified for decision at row 901, col 10
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     never called with Status_Data_01_In.Sequence_Number_1 /= Status_Data_01_In.Sequence_Number_2. 
     >>>     To obtain sequence_number_1 /= sequence_number_2 the values should be stubbed in input for 
     >>>     TSAP_MIL1553_BC.GET_DATA.
     >>> ------------------
     >>> BRANCH FALSE justified at row 909, col 13
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     never called with Status_Data_01_In.Sequence_Number_1 /= Status_Data_01_In.Sequence_Number_2. 
     >>>     To obtain sequence_number_1 /= sequence_number_2 the values should be stubbed in input for 
     >>>     TSAP_MIL1553_BC.GET_DATA.
     >>> ------------------
     >>> STATEMENT justified at row 918, col 13
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     never called with Status_Data_01_In.Sequence_Number_1 /= Status_Data_01_In.Sequence_Number_2. 
     >>>     To obtain sequence_number_1 /= sequence_number_2 the values should be stubbed in input for 
     >>>     TSAP_MIL1553_BC.GET_DATA.
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 935, col 10
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     never called with Status_Data_01_In.Sequence_Number_1 /= Status_Data_01_In.Sequence_Number_2. 
     >>>     To obtain sequence_number_1 /= sequence_number_2 the values should be stubbed in input for 
     >>>     TSAP_MIL1553_BC.GET_DATA.
     >>> ------------------

    Process_Wrap_Input_Msg                                 :     100,0% (1/1)                                                                    
    Process_Input_Msg                                      :     100,0% (4/4)                                                                    
     >>> STATEMENT justified at row 1085, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     no other subaddress need to be considered because they are defined inside Transaction Table
     >>> ------------------

    Prepare_Output_Msg                                     :     100,0% (17/17)                                                                  
     >>> STATEMENT justified at row 1157, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     no other subaddress need to be considered because they are defined inside Transaction Table
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Cmdu_Pfd_Di                                            :     100,0% (167/167)             100,0% (13/13)               100,0% (8/8)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_pfd_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\cmdu_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\common_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\dev_mapper.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\dev_mapper.2.ada
  Package: Dev_Mapper
    Get_Rt_Addr                                            :     100,0% (5/5)                 100,0% (2/2)                                       
    Init                                                   :     100,0% (13/13)               100,0% (3/3)                                       
    <elaboration_body>                                     :     100,0% (1/1)                                                                    
    -------------------------------------------------------
    Dev_Mapper                                             :     100,0% (19/19)               100,0% (5/5)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\dev_router.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\dev_router.2.ada
  Package: Dev_Router
    Initialize                                             :     100,0% (1/1)                                                                    
    Route_Output_Msg                                       :     100,0% (28/28)               100,0% (5/5)                 100,0% (6/6)          
     >>> BRANCH FALSE justified at row 177, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     other Ids have no associated 1553 device
     >>> ------------------
     >>> STATEMENT justified at row 184, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     other Ids have no associated 1553 device
     >>> ------------------
     >>> STATEMENT justified at row 311, col 28
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all cases with 1553 devices are evaluated before
     >>> ------------------

    Route_Not_Bc_Output_Msg                                :     100,0% (12/12)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 357, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     other Ids have no associated 1553 device
     >>> ------------------
     >>> STATEMENT justified at row 364, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     other Ids have no associated 1553 device
     >>> ------------------
     >>> STATEMENT justified at row 388, col 28
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     As specified into comments, the "Rt_Is_Ebau" checks if one of the two devices involved into transaction is the EBAU, the other device involved is the MC (as in Normal Mode, the only transaction involving EBAU are from/toward MC, see "Mc_Trans.MC_TT_EBAU1_NORMAL_IPC_TT" and "Mc_Trans.MC_TT_EBAU2_NORMAL_IPC_TT" definitions)
     >>> ------------------

    Route_Input_Msg                                        :     100,0% (30/30)               100,0% (6/6)                 100,0% (6/6)          
     >>> BRANCH FALSE justified at row 441, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     other Ids have no associated 1553 device
     >>> ------------------
     >>> STATEMENT justified at row 448, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     other Ids have no associated 1553 device
     >>> ------------------
     >>> STATEMENT justified at row 567, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     no bus transaction are defined from MC in backup mode
     >>> ------------------
     >>> STATEMENT justified at row 571, col 28
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all cases with 1553 devices are evaluated before
     >>> ------------------

    Route_Not_Bc_Input_Msg                                 :     100,0% (15/15)               100,0% (3/3)                                       
     >>> BRANCH FALSE justified at row 610, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Data_Length is checked on calling of Route_Not_Bc_Input_Msg
     >>> ------------------
     >>> STATEMENT justified at row 613, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Data_Length is checked on calling of Route_Not_Bc_Input_Msg
     >>> ------------------
     >>> BRANCH FALSE justified at row 617, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     other Ids have no associated 1553 device
     >>> ------------------
     >>> STATEMENT justified at row 624, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     other Ids have no associated 1553 device
     >>> ------------------
     >>> STATEMENT justified at row 656, col 25
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     missing case with Dev_Id /= Mc and Dev_Id /= Ebau 
     >>>     Dev_Id is a TSAP_MIL1553_RT.GET_DATA input and could be stubbed.
     >>> ------------------

    Compute_Terms                                          :     100,0% (5/5)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Dev_Router                                             :     100,0% (91/91)               100,0% (16/16)               100,0% (12/12)        


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\device.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\device_health.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\device_health.2.ada
  Package: Device_Health
    Status_Is_Ok                                           :     100,0% (4/4)                 100,0% (2/2)                 100,0% (5/5)          
     >>> CONDITION C02 justified for decision at row 186, col 10
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     never tested with Status < MASK_F801 and then Apsw_Utils.Set_Non_Mask_16_Bits_To_Zero(Data_Word => Status,
     >>>     Mask_Word => MASK_0400)) = MASK_0400)
     >>>     Status is a Status_Is_Ok input and it depends on TSAP_MIL1553_BC.GET_STATUS and could be stubbed to cover the
     >>>     case MASK_0400.
     >>> ------------------
     >>> CONDITION C03 justified for decision at row 206, col 13
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     never tested with C01 = FALSE and then C02 = FALSE and then C03 = True. Status is a Status_Is_Ok input and it 
     >>>     depends on TSAP_MIL1553_BC.GET_STATUS and could be stubbed to cover thecase MASK_TERMINAL.
     >>> ------------------

    Check_Tx_Status_Word                                   :     100,0% (11/11)               100,0% (1/1)                                       
    Check_Rt_Avail_Data                                    :     100,0% (10/10)               100,0% (1/1)                                       
    Initialize                                             :     100,0% (4/4)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Device_Health                                          :     100,0% (29/29)               100,0% (4/4)                 100,0% (5/5)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\device_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\dfdr_ctrl.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\dfdr_ctrl.2.ada
  Package: Dfdr_Ctrl
    Get_Fadec_Engine_Torque                                :     100,0% (1/1)                                                                    
    Get_Fadec_Generator_Speed                              :     100,0% (1/1)                                                                    
    Get_Fadec_Propeller_Speed                              :     100,0% (1/1)                                                                    
    Get_Fadec_Throttle_Lever                               :     100,0% (1/1)                                                                    
    Compute_Air_Temp                                       :     100,0% (6/6)                 100,0% (1/1)                                       
    Compute_Altitude                                       :     100,0% (6/6)                 100,0% (1/1)                                       
    Compute_Attitude                                       :     100,0% (9/9)                 100,0% (1/1)                                       
    Compute_Engine_Torque_Class                            :     100,0% (4/4)                                                                    
    Compute_Gas_Generator_Speed_Class                      :     100,0% (4/4)                                                                    
    Compute_Airspeed                                       :     100,0% (6/6)                 100,0% (1/1)                                       
    Compute_Propeller_Speed_Class                          :     100,0% (4/4)                                                                    
    Compute_Throttle_Lever_Class                           :     100,0% (4/4)                                                                    
    Compute_Wow_Ground_Class                               :     100,0% (1/1)                                                                    
    Compute_Wow_Failure_Class                              :     100,0% (1/1)                                                                    
    Compute_All_Gears_Uplocked_Class                       :     100,0% (1/1)                                                                    
    Compute_Downlock_1_Class                               :     100,0% (1/1)                                                                    
    Compute_Downlock_2_Class                               :     100,0% (1/1)                                                                    
    Compute_Engine_Fire_Alarm_Class                        :     100,0% (1/1)                                                                    
    Compute_Apu_Fire_Alarm_Class                           :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Dfdr_Ctrl                                              :     100,0% (54/54)               100,0% (4/4)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\dfdr_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\dfdr_di.2.ada
  Package: Dfdr_Di
    Prepare_Sub1_Output_Msg                                :     100,0% (15/15)               100,0% (1/1)                                       
     >>> BRANCH FALSE justified at row 252, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Int_Seconds and Seconds have the same range (0..59)
     >>> ------------------

    Prepare_Sub2_Output_Msg                                :     100,0% (12/12)                                                                  
    Prepare_Sub3_Time_Output_Msg                           :     100,0% (25/25)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 463, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Current_Hours and Hours have the same range (0..23)
     >>> ------------------
     >>> BRANCH FALSE justified at row 467, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Current_Minutes and Minutes have the same range (0..59)
     >>> ------------------

    Prepare_Sub3_Temperature_Output_Msg                    :     100,0% (20/20)                                                                  
    Prepare_Sub3_Output_Msg                                :     100,0% (4/4)                                                                    
    Prepare_Sub4_Output_Msg                                :     100,0% (7/7)                                                                    
    Prepare_Sub5_Output_Msg                                :     100,0% (26/26)               100,0% (2/2)                                       
    Prepare_Sub6_Output_Msg                                :     100,0% (13/13)                                                                  
    Prepare_Sub7_Output_Msg                                :     100,0% (25/25)                                                                  
    Prepare_Sub8_Output_Msg                                :     100,0% (21/21)                                                                  
    Process_Wrap_Input_Msg                                 :     100,0% (1/1)                                                                    
    Process_Input_Msg                                      :     100,0% (3/3)                                                                    
     >>> STATEMENT justified at row 1141, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     no other subaddress need to be considered because they are defined inside Transaction Table
     >>> ------------------

    Prepare_Output_Msg                                     :     100,0% (21/21)                                                                  
     >>> STATEMENT justified at row 1215, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     no other subaddress need to be considered because they are defined inside Transaction Table
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Dfdr_Di                                                :     100,0% (193/193)             100,0% (5/5)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\dfdr_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\dfdr_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\discrete.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\discrete.2.ada
  Package: Discrete
    Compute_Discretes_Ebau                                 :     100,0% (6/6)                                                                    
     >>> STATEMENT justified at row 180, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all EBAU_IDX values have been evaluated
     >>> ------------------

    Set_EBAU1_Input_Discretes                              :     100,0% (12/12)               100,0% (1/1)                                       
    Set_EBAU2_Input_Discretes                              :     100,0% (12/12)               100,0% (1/1)                                       
    Set_EBAU1_Output_Discretes                             :     100,0% (11/11)               100,0% (1/1)                                       
    Set_EBAU2_Output_Discretes                             :     100,0% (11/11)               100,0% (1/1)                                       
    Set_Ofp_Id                                             :     100,0% (1/1)                                                                    
    Get_HW_Pinstrap                                        :     100,0% (10/10)               100,0% (1/1)                                       
    Compute_Discrete_Terms                                 :     100,0% (1/1)                                                                    
    Initialize_In_Discretes                                :     100,0% (22/22)               100,0% (3/3)                                       
    Initialize_Out_Discretes                               :     100,0% (22/22)               100,0% (3/3)                                       
    Read_Input_Discretes                                   :     100,0% (7/7)                 100,0% (1/1)                                       
    Write_Output_Discretes                                 :     100,0% (6/6)                 100,0% (1/1)                                       
    Set_Backup_Output_Discretes                            :     100,0% (15/15)               100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Discrete                                               :     100,0% (136/136)             100,0% (14/14)                                     


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\discrete_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\discrete_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ditu_ctrl.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ditu_ctrl.2.ada
  Package: Ditu_Ctrl
    Compute_Device_Cons                                    :     100,0% (8/8)                 100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ditu_Ctrl                                              :     100,0% (8/8)                 100,0% (1/1)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ditu_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ditu_di.2.ada
  Package: Ditu_Di
    Prepare_Sub1_Output_Msg                                :     100,0% (11/11)                                                                  
    Process_Wrap_Input_Msg                                 :     100,0% (1/1)                                                                    
    Process_Input_Msg                                      :     100,0% (3/3)                                                                    
     >>> STATEMENT justified at row 251, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     no other subaddress need to be considered because they are defined inside Transaction Table
     >>> ------------------

    Prepare_Output_Msg                                     :     100,0% (7/7)                                                                    
     >>> STATEMENT justified at row 302, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     no other subaddress need to be considered because they are defined inside Transaction Table
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ditu_Di                                                :     100,0% (22/22)                                                                  


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ditu_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ditu_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ebau_bus_config.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ebau_bus_config.2.ada
  Package: Ebau_Bus_Config
    Start_Ebau_Rt                                          :     100,0% (15/15)               100,0% (1/1)                                       
    Stop_Ebau_Rt                                           :     100,0% (11/11)               100,0% (1/1)                                       
    Initialize_Ebau1_Id                                    :     100,0% (23/23)               100,0% (4/4)                                       
    Initialize_Ebau2_Id                                    :     100,0% (23/23)               100,0% (4/4)                                       
    Is_Bc                                                  :     100,0% (1/1)                                                                    
    Get_Ebau_Mil1553_Config                                :     100,0% (3/3)                                                                    
    Get_Tsap_Rt_Id                                         :     100,0% (1/1)                                                                    
    Activity_Detected                                      :     100,0% (10/10)               100,0% (1/1)                                       
    Power_Up_Manag                                         :     100,0% (13/13)               100,0% (1/1)                                       
    Activate_Backup_Manag                                  :     100,0% (14/14)               100,0% (2/2)                 100,0% (2/2)          
    Stop_1553_Operations                                   :     100,0% (2/2)                                                                    
    Start_Ebau_Bc                                          :     100,0% (16/16)               100,0% (1/1)                                       
    Stop_Ebau_Bc                                           :     100,0% (12/12)               100,0% (1/1)                                       
    Initialize_Ebau_Ids                                    :     100,0% (4/4)                                                                    
     >>> STATEMENT justified at row 972, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all Ofp_Id values have been evaluated
     >>> ------------------

    Collect_Bus_Load_Data                                  :     100,0% (27/27)               100,0% (6/6)                                       
    Reset_Statistics                                       :     100,0% (13/13)                                                                  
    Collect_Cpu_Load_Data                                  :     100,0% (24/24)               100,0% (3/3)                                       
    Print_Load_Data                                        :     100,0% (4/4)                 100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ebau_Bus_Config                                        :     100,0% (216/216)             100,0% (26/26)               100,0% (2/2)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ebau_config_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ebau_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ebau_di.2.ada
  Package: Ebau_Di
    Prepare_Output_Msg                                     :     100,0% (17/17)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 220, col 13
     >>>   DEFENSIVE CODE
     >>>     no other bus to be considered
     >>> ------------------
     >>> STATEMENT justified at row 237, col 19
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all Processor_Card.Location values are evaluated before
     >>> ------------------
     >>> STATEMENT justified at row 256, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     no other address need to be considered
     >>> ------------------

    Process_Input_Msg                                      :     100,0% (10/10)                                                                  
     >>> STATEMENT justified at row 308, col 19
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     all Processor_Card.Location values are evaluated before
     >>> ------------------
     >>> STATEMENT justified at row 325, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     no other address need to be considered
     >>> ------------------
     >>> STATEMENT justified at row 331, col 13
     >>>   DEFENSIVE CODE
     >>>     no other bus to be considered
     >>> ------------------

    Prepare_Biu1_General_Mirror_Output_Msg                 :     100,0% (216/216)                                                                
    Prepare_Biu2_General_Mirror_Output_Msg                 :     100,0% (206/206)                                                                
    Prepare_Fadec_Mirror_Output_Msg                        :     100,0% (114/114)                                                                
    Prepare_Ids_Mirror_Output_Msg                          :     100,0% (14/14)               100,0% (1/1)                 100,0% (2/2)          
    Process_Biu1_General_Mirror_Input_Msg                  :     100,0% (239/239)             100,0% (3/3)                 100,0% (2/2)          
     >>> CONDITION C02 justified for decision at row 2414, col 10
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     missing case with C01 = TRUE and then C02 = FALSE. Test EBAU_TG02TC01
     >>>     Ebau_Mirror_Data.Message_Validity depends on Message_Data that is an input of 
     >>>     Ebau_Di.Process_Biu1_General_Mirror_Input_Msg. 
     >>>     Ebau_Di.Process_Biu1_General_Mirror_Input_Msg is called by Ebau_Di.Process_Input_Msg, 
     >>>     that is called by Dev_Router.Route_Input_Msg ans Dev_Router.Route_Not_Bc_Input_Msg. 
     >>>     Route_Input_Msg is called by apsw.process_in_out.Process_Incoming_Msgs; here 
     >>>     Message_Data is Data = To_Data_Word(Data_TT). Data_TT is a TSAP_MIL1553_BC.GET_DATA
     >>>     input and can be stubbed. Same thing can be done passing through Route_Not_Bc_Input_Msg.
     >>> ------------------

    Process_Biu2_General_Mirror_Input_Msg                  :     100,0% (248/248)             100,0% (3/3)                 100,0% (2/2)          
     >>> CONDITION C02 justified for decision at row 3421, col 10
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     missing case with C01 = TRUE and then C02 = FALSE. Test EBAU_TG02TC01
     >>>     Ebau_Mirror_Data.Message_Validity depends on Message_Data that is an input of 
     >>>     Ebau_Di.Process_Biu2_General_Mirror_Input_Msg. 
     >>>     Ebau_Di.Process_Biu2_General_Mirror_Input_Msg is called by Ebau_Di.Process_Input_Msg, 
     >>>     that is called by Dev_Router.Route_Input_Msg ans Dev_Router.Route_Not_Bc_Input_Msg. 
     >>>     Route_Input_Msg is called by apsw.process_in_out.Process_Incoming_Msgs; here 
     >>>     Message_Data is Data = To_Data_Word(Data_TT). Data_TT is a TSAP_MIL1553_BC.GET_DATA
     >>>     input and can be stubbed. Same thing can be done passing through Route_Not_Bc_Input_Msg.
     >>> ------------------

    Process_Fadec_Mirror_Input_Msg                         :     100,0% (93/93)               100,0% (1/1)                 100,0% (2/2)          
     >>> CONDITION C02 justified for decision at row 4341, col 10
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     missing case with C01 = TRUE and then C02 = FALSE. Test EBAU_TG02TC01
     >>>     Ebau_Mirror_Data.Message_Validity depends on Message_Data that is an input of 
     >>>     Ebau_Di.Process_Fadec_Mirror_Input_Msg. 
     >>>     Ebau_Di.Process_Fadec_Mirror_Input_Msg is called by Ebau_Di.Process_Input_Msg, 
     >>>     that is called by Dev_Router.Route_Input_Msg ans Dev_Router.Route_Not_Bc_Input_Msg. 
     >>>     Route_Input_Msg is called by apsw.process_in_out.Process_Incoming_Msgs; here 
     >>>     Message_Data is Data = To_Data_Word(Data_TT). Data_TT is a TSAP_MIL1553_BC.GET_DATA
     >>>     input and can be stubbed. Same thing can be done passing through Route_Not_Bc_Input_Msg.
     >>> ------------------

    Process_Ids_Mirror_Input_Msg                           :     100,0% (17/17)               100,0% (2/2)                 100,0% (2/2)          
     >>> CONDITION C02 justified for decision at row 4766, col 10
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     missing case with C01 = TRUE and then C02 = FALSE test TG02TC01
     >>>     Ebau_Mirror_Data.Message_Validity depends on Message_Data that is an input of 
     >>>     Ebau_Di.Process_Ids_Mirror_Input_Msg. 
     >>>     Ebau_Di.Process_Ids_Mirror_Input_Msg is called by Ebau_Di.Process_Input_Msg, 
     >>>     that is called by Dev_Router.Route_Input_Msg ans Dev_Router.Route_Not_Bc_Input_Msg. 
     >>>     Route_Input_Msg is called by apsw.process_in_out.Process_Incoming_Msgs; here 
     >>>     Message_Data is Data = To_Data_Word(Data_TT). Data_TT is a TSAP_MIL1553_BC.GET_DATA
     >>>     input and can be stubbed. Same thing can be done passing through Route_Not_Bc_Input_Msg.
     >>> ------------------
     >>> BRANCH FALSE justified at row 4780, col 16
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     Acaws_Id = Ebau_Ids_Data.Acaws_Ids(Element). 
     >>>     Ebau_Ids_Data depends on Message_Data that is a Ebau_Di.Process_Ids_Mirror_Input_Msg input. 
     >>>     Ebau_Di.Process_Ids_Mirror_Input_Msg input is called by ebau_di.Process_Input_Msg that is called by Dev_Router.Route_Input_Msg and Dev_Router.Route_Not_Bc_Input_Msg. 
     >>>     Dev_Router.Route_Input_Msg is called by apsw.process_in_out.Process_Incoming_Msgs. 
     >>>     in apsw.process_in_out.Process_Incoming_Msgs Message_Data is Data = To_Data_Word(Data_TT). 
     >>>     Data_TT is a TSAP_MIL1553_BC.GET_DATA and could be stubbed > 34
     >>> ------------------
     >>> STATEMENT justified at row 4786, col 16
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     Acaws_Id = Ebau_Ids_Data.Acaws_Ids(Element). 
     >>>     Ebau_Ids_Data depends on Message_Data that is a Ebau_Di.Process_Ids_Mirror_Input_Msg input. 
     >>>     Ebau_Di.Process_Ids_Mirror_Input_Msg input is called by ebau_di.Process_Input_Msg that is called by Dev_Router.Route_Input_Msg and Dev_Router.Route_Not_Bc_Input_Msg. 
     >>>     Dev_Router.Route_Input_Msg is called by apsw.process_in_out.Process_Incoming_Msgs. 
     >>>     in apsw.process_in_out.Process_Incoming_Msgs Message_Data is Data = To_Data_Word(Data_TT). 
     >>>     Data_TT is a TSAP_MIL1553_BC.GET_DATA and could be stubbed > 34
     >>> ------------------
     >>> STATEMENT justified at row 4787, col 16
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     Acaws_Id = Ebau_Ids_Data.Acaws_Ids(Element). 
     >>>     Ebau_Ids_Data depends on Message_Data that is a Ebau_Di.Process_Ids_Mirror_Input_Msg input. 
     >>>     Ebau_Di.Process_Ids_Mirror_Input_Msg input is called by ebau_di.Process_Input_Msg that is called by Dev_Router.Route_Input_Msg and Dev_Router.Route_Not_Bc_Input_Msg. 
     >>>     Dev_Router.Route_Input_Msg is called by apsw.process_in_out.Process_Incoming_Msgs. 
     >>>     in apsw.process_in_out.Process_Incoming_Msgs Message_Data is Data = To_Data_Word(Data_TT). 
     >>>     Data_TT is a TSAP_MIL1553_BC.GET_DATA and could be stubbed > 34
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ebau_Di                                                :     100,0% (1174/1174)           100,0% (12/12)               100,0% (10/10)        


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ebau_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ebau_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ecu_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ecu_state.2.ada
  Package: Ecu_State
    Get_Elv_Q_Feel_Failure                                 :     100,0% (9/9)                 100,0% (2/2)                 100,0% (4/4)          
    Set_Elv_Q_Feel_Failure                                 :     100,0% (2/2)                                                                    
    Get_Rud_Tlu_Failure                                    :     100,0% (9/9)                 100,0% (2/2)                 100,0% (4/4)          
    Set_Rud_Tlu_Failure                                    :     100,0% (2/2)                                                                    
    Get_Pitch_Disconnect_Status                            :     100,0% (9/9)                 100,0% (2/2)                 100,0% (4/4)          
    Set_Pitch_Disconnect_Status                            :     100,0% (2/2)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ecu_State                                              :     100,0% (33/33)               100,0% (6/6)                 100,0% (12/12)        


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\egi_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\egi_di.2.ada
  Package: Egi_Di
    Prepare_Output_Msg                                     :     100,0% (6/6)                                                                    
     >>> STATEMENT justified at row 188, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Others condition not reachable  because Message_Subaddress  is called only with 
     >>>     Eit.WRAP_OUT_SUBADDR (Egi Output message are only on SA  WRAP_OUT_SUBADDR in wrap_trans.1.ada).
     >>> ------------------

    Process_Input_Msg                                      :     100,0% (5/5)                                                                    
     >>> STATEMENT justified at row 229, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Others condition not reachable  because Message_Subaddress  is called only with 
     >>>     Eit.EO_29_STATE_VECT_MSG_SUBADDR,  Eit.EO_19_HIGH_SPEED_VECT_MSG_SUBADDR, Eit.WRAP_IN_SUBADDR (Egi Input message are processed only on previously SA  in Egi_Trans.1.ada).
     >>> ------------------

    Pi_Rad_To_Degrees                                      :     100,0% (1/1)                                                                    
    Process_Main_Input_1_Msg                               :     100,0% (43/43)                                            100,0% (9/9)          
     >>> CONDITION C01 justified for decision at row 395, col 23
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Fixed_Point_In_Value in Eit.Degrees is always true because the function Pi_Rad_To_Degrees returns Fixed_Point_In_Value in the subtype Eit.Degrees.
     >>> ------------------
     >>> CONDITION C01 justified for decision at row 414, col 23
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Fixed_Point_In_Value in Eit.Degrees is always true because the function Pi_Rad_To_Degrees returns Fixed_Point_In_Value in the subtype Eit.Degrees.
     >>> ------------------
     >>> CONDITION C03 justified for decision at row 434, col 17
     >>>   RBT LACK
     >>>     Missing cases (RBT lack and requirement lack): 
     >>>     Requirement [EBAU-001301] should be modified to take into account
     >>>     Struct29.Inertial_Sensor_Fail
     >>>     Struct29.Navigation_Data_Unavailable
     >>>     Struct29.Degraded_Data_Ready
     >>>     
     >>>     Should be tested:
     >>>     EGI1A.AVSL_EGI1A_T29_BIU1A_R0_M00.inertial_sensor_reference_fail = 0
     >>>     EGI1A.AVSL_EGI1A_T29_BIU1A_R0_M00.navigation_data_unavailable = 1
     >>>     EGI1A.AVSL_EGI1A_T29_BIU1A_R0_M00.degraded_nav_ready = 0
     >>>     
     >>>     EGI2A.AVSL_EGI2A_T29_BIU2A_R0_M00.inertial_sensor_reference_fail = 0
     >>>     EGI2A.AVSR_EGI2A_T29_BIU2A_R0_M00.navigation_data_unavailable = 1
     >>>     EGI2A.AVSL_EGI2A_T29_BIU2A_R0_M00.degraded_nav_ready = 0
     >>>     
     >>>     related to test: EBAU_TG04TC10 and EBAU_TG04TC13
     >>> ------------------
     >>> CONDITION C01 justified for decision at row 442, col 23
     >>>   DEFENSIVE CODE
     >>>     Defensive code:
     >>>     Fixed_Point_In_Value in Eit.Degrees is always true because the function Pi_Rad_To_Degrees returns Fixed_Point_In_Value in the subtype Eit.Degrees.
     >>> ------------------

    Process_Main_Input_2_Msg                               :     100,0% (68/68)               100,0% (9/9)                 100,0% (4/4)          
     >>> BRANCH TRUE justified at row 580, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> STATEMENT justified at row 582, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> STATEMENT justified at row 584, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> BRANCH TRUE justified at row 586, col 19
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> STATEMENT justified at row 588, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> STATEMENT justified at row 590, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> BRANCH TRUE justified at row 619, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> STATEMENT justified at row 621, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> STATEMENT justified at row 623, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> BRANCH TRUE justified at row 625, col 19
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> STATEMENT justified at row 627, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> STATEMENT justified at row 629, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> BRANCH TRUE justified at row 658, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> STATEMENT justified at row 660, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> STATEMENT justified at row 662, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> BRANCH TRUE justified at row 664, col 19
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> STATEMENT justified at row 666, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------
     >>> STATEMENT justified at row 668, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Airdass is not capable to simulate varaible values exceeding its representation.
     >>> ------------------

    Process_Wrap_Input_Msg                                 :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Egi_Di                                                 :     100,0% (124/124)             100,0% (9/9)                 100,0% (13/13)        


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\egi_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\egi_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\egi_state.2.ada
  Package: Egi_State
    Get_Attitude                                           :     100,0% (5/5)                                                                    
    Set_Attitude                                           :     100,0% (5/5)                                                                    
    Get_Magnetic_Heading                                   :     100,0% (2/2)                                                                    
    Set_Magnetic_Heading                                   :     100,0% (2/2)                                                                    
    Get_Lateral_Acceleration                               :     100,0% (2/2)                                                                    
    Set_Lateral_Acceleration                               :     100,0% (2/2)                                                                    
    Get_Longitudinal_Acceleration                          :     100,0% (2/2)                                                                    
    Set_Longitudinal_Acceleration                          :     100,0% (2/2)                                                                    
    Get_Normal_Acceleration                                :     100,0% (2/2)                                                                    
    Set_Normal_Acceleration                                :     100,0% (2/2)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Egi_State                                              :     100,0% (26/26)                                                                  


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\egi_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fadec_ctrl.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fadec_ctrl.2.ada
  Package: Fadec_Ctrl
    Compute_Altitude_Pressure                              :     100,0% (7/7)                 100,0% (1/1)                                       
    Compute_Calibrated_Airspeed                            :     100,0% (7/7)                 100,0% (1/1)                                       
    Compute_Emergency_Shutdown                             :     100,0% (4/4)                 100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Fadec_Ctrl                                             :     100,0% (18/18)               100,0% (3/3)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fadec_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fadec_di.2.ada
  Package: Fadec_Di
    Prepare_Output_Msg                                     :     100,0% (9/9)                                                                    
     >>> STATEMENT justified at row 220, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Other condition not reachable  because Message_Subaddress  is called only with 
     >>>     Fadec_Icd_Types.FADEC_01_OUT_MSG_SUBADDR, Fadec_Icd_Types.FADEC_02_OUT_MSG_SUBADDR, Wrap_Trans.WRAP_SUBADDR(Fadec Output message are processed only on previously SA  in Fadec_Trans.1.ada e wrap_trans.1)
     >>> ------------------

    Process_Input_Msg                                      :     100,0% (6/6)                                                                    
     >>> STATEMENT justified at row 278, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Other condition not reachable  because Message_Subaddress  is called only with 
     >>>     Fadec_Icd_Types.FADEC_05_IN_MSG_SUBADDR, Fadec_Icd_Types.FADEC_08_IN_MSG_SUBADDR, Fadec_Icd_Types.FADEC_06_IN_MSG_SUBADDR , Wrap_Trans.WRAP_SUBADDR(Fadec Input message are processed only on previously SA  in Fadec_Trans.1.ada e wrap_trans.1).
     >>> ------------------

    Prepare_Main_Output_Msg                                :     100,0% (7/7)                                                                    
    Prepare_Analog_Output_Msg                              :     100,0% (11/11)                                                                  
    Process_Main_Input_Msg                                 :     100,0% (57/57)               100,0% (5/5)                                       
    Process_Atcs_Input_Msg                                 :     100,0% (40/40)               100,0% (3/3)                                       
    Process_Fault_Input_Msg                                :     100,0% (30/30)               100,0% (1/1)                                       
    Process_Wrap_Input_Msg                                 :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Fadec_Di                                               :     100,0% (161/161)             100,0% (9/9)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fadec_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fadec_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fadec_state.2.ada
  Package: Fadec_State
    Get_Power_Lever_Resolver_Angle                         :     100,0% (5/5)                 100,0% (1/1)                                       
    Set_Power_Lever_Resolver_Angle                         :     100,0% (2/2)                                                                    
    Get_Gas_Generator_Speed                                :     100,0% (5/5)                 100,0% (1/1)                                       
    Set_Gas_Generator_Speed                                :     100,0% (2/2)                                                                    
    Get_Engine_Torque                                      :     100,0% (5/5)                 100,0% (1/1)                                       
    Set_Engine_Torque                                      :     100,0% (2/2)                                                                    
    Get_Engine_Power                                       :     100,0% (5/5)                 100,0% (1/1)                                       
    Set_Engine_Power                                       :     100,0% (2/2)                                                                    
    Get_Measured_Gas_Temperature                           :     100,0% (5/5)                 100,0% (1/1)                                       
    Set_Measured_Gas_Temperature                           :     100,0% (2/2)                                                                    
    Get_Propeller_Speed                                    :     100,0% (5/5)                 100,0% (1/1)                                       
    Set_Propeller_Speed                                    :     100,0% (2/2)                                                                    
    Get_Starter_Requested                                  :     100,0% (5/5)                 100,0% (1/1)                                       
    Set_Starter_Requested                                  :     100,0% (2/2)                                                                    
    Get_Oei                                                :     100,0% (5/5)                 100,0% (1/1)                                       
    Set_Oei                                                :     100,0% (2/2)                                                                    
    Get_Low_Pitch_Indication                               :     100,0% (5/5)                 100,0% (1/1)                                       
    Set_Low_Pitch_Indication                               :     100,0% (2/2)                                                                    
    Get_Propeller_Reverse_Ready                            :     100,0% (5/5)                 100,0% (1/1)                                       
    Set_Propeller_Reverse_Ready                            :     100,0% (2/2)                                                                    
    Get_Fadec_In_Control                                   :     100,0% (5/5)                 100,0% (1/1)                                       
     >>> BRANCH TRUE justified at row 854, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The following conditions cannot be reached because Get_Fadec_In_Control is always called with either Fadec_Id = Fadec_A or Fadec_B.
     >>> ------------------
     >>> STATEMENT justified at row 855, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The following conditions cannot be reached because Get_Fadec_In_Control is always called with either Fadec_Id = Fadec_A or Fadec_B
     >>> ------------------

    Set_Fadec_In_Control                                   :     100,0% (26/26)               100,0% (12/12)               100,0% (4/4)          
     >>> BRANCH FALSE justified at row 1011, col 16
     >>>   OTHER
     >>>     Coverage lack on branch and statement is due to missing case (TSAP):
     >>>     
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs and/or Process_In_Out.Process_Not_Bc_Incoming_Msgs should be stubbed to return Ret_Val = TSAP_TYPES.RET_OK and Data_TT such that inside Fadec_State.Set_Fadec_In_Control the variable Cond_3 is populated with Fadec_In_Control(A).Validity and Fadec_In_Control(B).Validity are both set to FALSE
     >>> ------------------
     >>> BRANCH FALSE justified at row 1031, col 19
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     (Fadec_In_Control(Engine_No, Fadec_Icd_Types.Fadec_B).Value =
     >>>     Fadec_Icd_Types.Fadec_In_Control_To_Bit_Lookup(Fadec_Icd_Types.In_Control) branch evaluation to FALSE not possible, all of the possible options have already been checked.
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 1047, col 10
     >>>   RBT LACK
     >>>     RBT LACK:
     >>>     Need  called procedure with Engine_No to 2 with Fadec_In_Control_Eng_1_Updated = TRUE
     >>> ------------------

    Print_Current_Fadec_In_Control                         :     100,0% (6/6)                 100,0% (2/2)                 100,0% (4/4)          
     >>> CONDITION C02 justified for decision at row 1095, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     C02 condition not satisfied. Need  Fadec_In_Control_Device_Id (1) /= Fadec_In_Control_Device_Id_Eng_1_Prev with Fadec_In_Control_Eng_1_Updated = FALSE. But when Fadec_In_Control_Device_Id is different from previous value, Fadec_In_Control_Eng_1_Updated is set to TRUE.
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 1101, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     C02 condition not satisfied. Need  Fadec_In_Control_Device_Id (2) /= Fadec_In_Control_Device_Id_Eng_2_Prev with Fadec_In_Control_Eng_2_Updated = FALSE. But when Fadec_In_Control_Device_Id is different from previous value, Fadec_In_Control_Eng_2_Updated is set to TRUE.
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Fadec_State                                            :     100,0% (107/107)             100,0% (25/25)               100,0% (8/8)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fadec_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fault_log.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fault_log.2.ada
  Package: Fault_Log
    Set_Initialized                                        :     100,0% (1/1)                                                                    
    Print_Fault                                            :     100,0% (13/13)               100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Fault_Log                                              :     100,0% (14/14)               100,0% (1/1)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fault_mngr.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fault_mngr.2.ada
  Package: Fault_Mngr
    Check_Tsap_Fault_Actions                               :     100,0% (8/8)                 100,0% (4/4)                                       
     >>> BRANCH FALSE justified at row 209, col 10
     >>>   DEFENSIVE CODE
     >>>     Curr_Fail_Data.Failure_Ident will alway be inside Fault_Array_Index_Type range (0..1048) since Curr_Fail_Data.Failure_Ident variable is always populated with Fault_Types.Pbit_Failure_Code_Types'POS(FAULT) wich nevere exceed the stated range, therefore the branch can not be evaluated to FALSE. This is deemed defensive code.
     >>> ------------------
     >>> BRANCH FALSE justified at row 226, col 13
     >>>   DEFENSIVE CODE
     >>>     It has been verified that Fault_Mngr.Manage_Ofp_Fault is never called with an index for which the function covers the FALSE evaluation of the branch (for those indexes Fault_Log.Print_Fault is called instead). This is deemed defensive code.
     >>> ------------------
     >>> BRANCH TRUE justified at row 233, col 13
     >>>   OTHER
     >>>     Provision code:
     >>>     
     >>>     Fault_Operation_Type.Shutdown_Req is always false, therefore PBIT_FAILURES_TABLE(Fault_Index).Shutdown_Req is never true 
     >>>     This code is a provision for future implementations
     >>> ------------------
     >>> STATEMENT justified at row 235, col 13
     >>>   OTHER
     >>>     Provision code:
     >>>     
     >>>     Fault_Operation_Type.Shutdown_Req is always false, therefore PBIT_FAILURES_TABLE(Fault_Index).Shutdown_Req is never true 
     >>>     This code is a provision for future implementations
     >>> ------------------

    Check_Pbit_Fault_Actions                               :     100,0% (8/8)                 100,0% (4/4)                                       
     >>> BRANCH FALSE justified at row 264, col 10
     >>>   DEFENSIVE CODE
     >>>     Missing coverage on branch is due to defensive code
     >>>     
     >>>     Curr_Fail_Data.Failure_Ident will alway be inside Fault_Array_Index_Type range (0..1048) since Curr_Fail_Data.Failure_Ident variable is always populated with Fault_Types.Pbit_Failure_Code_Types'POS(FAULT) wich nevere exceed the stated range, therefore the branch can not be evaluated to FALSE.
     >>> ------------------
     >>> BRANCH FALSE justified at row 274, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     PBIT_FAILURES_TABLE(Fault_Index).To_RS422 and PBIT_FAILURES_TABLE(Fault_Index).To_NVM are always evaluated to TRUE since for the same indexes for which the function is called, PBIT_FAILURES_TABLE fields To_RS422 and To_NVM are always TRUE.
     >>>     the setting of "To_RS422" and "To_NVM" depends on "PBIT_FAILURES_TABLE" definition in the package declarative part, the presence of this checks allow to just update the declaration of "PBIT_FAILURE_TABLE" without changing the functional part.
     >>> ------------------
     >>> BRANCH FALSE justified at row 281, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     PBIT_FAILURES_TABLE(Fault_Index).To_RS422 and PBIT_FAILURES_TABLE(Fault_Index).To_NVM are always evaluated to TRUE since for the same indexes for which the function is called, PBIT_FAILURES_TABLE fields To_RS422 and To_NVM are always TRUE.
     >>> ------------------
     >>> BRANCH TRUE justified at row 288, col 13
     >>>   OTHER
     >>>     Provision code:
     >>>     Fault_Operation_Type.Shutdown_Req is always false, therefore PBIT_FAILURES_TABLE(Fault_Index).Shutdown_Req is never true 
     >>>     This code is a provision for future implementations
     >>> ------------------
     >>> STATEMENT justified at row 289, col 13
     >>>   OTHER
     >>>     Provision code:
     >>>     Fault_Operation_Type.Shutdown_Req is always false, therefore PBIT_FAILURES_TABLE(Fault_Index).Shutdown_Req is never true 
     >>>     This code is a provision for future implementations
     >>> ------------------

    Manage_Ofp_Fault                                       :     100,0% (5/5)                                                                    
     >>> STATEMENT justified at row 333, col 23
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The procedure is only called with TSAP and PBIT assigned to Failure_Data.Failure_Cat.
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Fault_Mngr                                             :     100,0% (21/21)               100,0% (8/8)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fault_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fos_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fos_state.2.ada
  Package: Fos_State
    Get_Apu_Fire_Detected_Class                            :     100,0% (2/2)                                                                    
    Set_Apu_Fire_Detected_Class                            :     100,0% (2/2)                                                                    
    Get_Engine_Fire_Detected_Class                         :     100,0% (2/2)                                                                    
    Set_Engine_Fire_Detected_Class                         :     100,0% (2/2)                                                                    
    Get_Engine_Overheat_Detected_Class                     :     100,0% (2/2)                                                                    
    Set_Engine_Overheat_Detected_Class                     :     100,0% (2/2)                                                                    
    Get_Engine_Fire_Handle_Class                           :     100,0% (2/2)                                                                    
    Set_Engine_Fire_Handle_Class                           :     100,0% (2/2)                                                                    
    Get_Ee_Rack_Smoke_Detected                             :     100,0% (2/2)                                                                    
    Set_Ee_Rack_Smoke_Detected                             :     100,0% (2/2)                                                                    
    Get_Cargo_Smoke_Detected                               :     100,0% (2/2)                                                                    
    Set_Cargo_Smoke_Detected                               :     100,0% (2/2)                                                                    
    Get_Lavatory_Smoke_Detected                            :     100,0% (2/2)                                                                    
    Set_Lavatory_Smoke_Detected                            :     100,0% (2/2)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Fos_State                                              :     100,0% (28/28)                                                                  


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fqis_ctrl.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\fqis_ctrl.2.ada
  Package: Fqis_Ctrl
    Compute_Lateral_Acceleration                           :     100,0% (6/6)                 100,0% (1/1)                                       
    Compute_Longitudinal_Acceleration                      :     100,0% (6/6)                 100,0% (1/1)                                       
    Compute_Normal_Acceleration                            :     100,0% (6/6)                 100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Fqis_Ctrl                                              :     100,0% (18/18)               100,0% (3/3)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ics_ctrl.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ics_ctrl.2.ada
  Package: Ics_Ctrl
    Compute_Message_Selection                              :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ics_Ctrl                                               :     100,0% (1/1)                                                                    


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ics_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ics_di.2.ada
  Package: Ics_Di
    Prepare_Output_Msg                                     :     100,0% (6/6)                                                                    
     >>> STATEMENT justified at row 161, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Others condition not reachable  because Message_Subaddress  is called only with 
     >>>     Ics_Icd_Types.ICS_3_OUT_MSG_SUBADDR, Wrap_Trans.WRAP_SUBADDR.
     >>> ------------------

    Process_Input_Msg                                      :     100,0% (3/3)                                                                    
     >>> STATEMENT justified at row 198, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Others condition not reachable  because Message_Subaddress  is called only with Wrap_Trans.WRAP_SUBADDR.
     >>> ------------------

    Send_Bit_Control_Cmd                                   :     100,0% (7/7)                                                                    
    Send_Ics                                               :     100,0% (4/4)                 100,0% (1/1)                 100,0% (2/2)          
     >>> CONDITION C01 justified for decision at row 285, col 10
     >>>   RBT LACK
     >>>     RBT LACK:
     >>>     It has been verified that the requirements associated to CSU is related to RIG (04/TP/3400/T866/190009 Issue 1
     >>>     Test Point 11.0, all steps.) and TSAP (EBAU_TG13TC04).
     >>>     
     >>>     The variable Wrap_Info.Failed is set to TRUE inside Ics_Di.Process_Wrap_Input_Msg when Message_Status /= Mil_1553_Types.Valid, which is related to sequence EBAU_TG13TC03 and covered by report, therefore same could be done for EBAU_TG13TC04 where this uncovered branch is tested.
     >>> ------------------

    Prepare_Ics_3_Output_Msg                               :     100,0% (25/25)               100,0% (2/2)                                       
    Process_Wrap_Input_Msg                                 :     100,0% (12/12)               100,0% (3/3)                 100,0% (2/2)          
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ics_Di                                                 :     100,0% (57/57)               100,0% (6/6)                 100,0% (4/4)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ics_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ics_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ics_state.2.ada
  Package: Ics_State
    Get_Ics_Commander                                      :     100,0% (1/1)                                                                    
    Set_Ics_Commander                                      :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ics_State                                              :     100,0% (2/2)                                                                    


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ics_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ids_mgr.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ids_mgr.2.ada
  Package: Ids_Mgr
    Execute_Smoke_Detector_Algorithms                      :     100,0% (34/34)               100,0% (9/9)                                       
     >>> BRANCH FALSE justified at row 477, col 16
     >>>   DEFENSIVE CODE
     >>>     Both conditions of the enumerative type are tested with if/elsif for rack smoke ACAWS warning. This is deemed defensive code.
     >>> ------------------
     >>> BRANCH FALSE justified at row 504, col 16
     >>>   DEFENSIVE CODE
     >>>     Both conditions of the enumerative type are tested with if/elsif for cargo smoke ACAWS warning. This is deemed defensive code.
     >>> ------------------
     >>> BRANCH FALSE justified at row 531, col 16
     >>>   DEFENSIVE CODE
     >>>     Both conditions of the enumerative type are tested with if/elsif for lavatory smoke ACAWS warning. This is deemed defensive code.
     >>> ------------------

    Execute_Ebau_Backup_Mode_Algorithm                     :     100,0% (3/3)                                                                    
    Execute_Apu_Fire_Algorithm                             :     100,0% (13/13)               100,0% (2/2)                                       
    Execute_Cadc_Airspeed_Fail_Algorithms                  :     100,0% (18/18)               100,0% (2/2)                                       
    Execute_Cadc_Altitude_Fail_Algorithms                  :     100,0% (20/20)               100,0% (2/2)                                       
    Execute_Cadc_Fail_Algorithms                           :     100,0% (27/27)               100,0% (4/4)                                       
    Execute_Engine_Bleed_Air_Overpressure_Algorithms       :     100,0% (15/15)               100,0% (2/2)                                       
    Execute_Engine_Bleed_Air_Overtemperature_Algorithms    :     100,0% (10/10)               100,0% (3/3)                                       
     >>> BRANCH FALSE justified at row 1445, col 16
     >>>   DEFENSIVE CODE
     >>>     Both conditions of the enumerative type are tested with if/elsif for Bleed Overheat ACAWS warning. This is deemed defensive code.
     >>> ------------------

    Execute_Engine_Fire_Algorithms                         :     100,0% (18/18)               100,0% (2/2)                                       
    Execute_Engine_Gas_Temperature_High                    :     100,0% (10/10)               100,0% (3/3)                                       
    Execute_Fuselage_Bleed_Air_Leak_Algorithms             :     100,0% (10/10)               100,0% (3/3)                                       
     >>> BRANCH FALSE justified at row 1766, col 16
     >>>   DEFENSIVE CODE
     >>>     Both conditions of the enumerative type are tested with if/elsif for Fuselage Bleed Air Leak ACAWS warning. This is deemed defensive code.
     >>> ------------------

    Execute_Bleed_Air_Fault_Algorithms                     :     100,0% (10/10)               100,0% (3/3)                                       
     >>> BRANCH FALSE justified at row 1838, col 16
     >>>   DEFENSIVE CODE
     >>>     Both conditions of the enumerative type are tested with if/elsif for Bleed Fault ACAWS warning. This is deemed defensive code.
     >>> ------------------

    Execute_Wing_Bleed_Air_Leak_Algorithm                  :     100,0% (10/10)               100,0% (3/3)                                       
     >>> BRANCH FALSE justified at row 1902, col 16
     >>>   DEFENSIVE CODE
     >>>     both conditions of the enumerative type are tested with if/elsif for wing bleed air leak ACAWS warning. This is deemed defensive code.
     >>> ------------------

    Execute_Rudder_Travel_Limiter_Fail_Algorithm           :     100,0% (13/13)               100,0% (2/2)                 100,0% (6/6)          
    Execute_Elevator_Q_Feel_Fail_Algorithm                 :     100,0% (14/14)               100,0% (2/2)                 100,0% (4/4)          
    Execute_Excess_Delta_Pressure_Algorithm                :     100,0% (15/15)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 2220, col 13
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     TSAP_DISCRETE_IN.GET_VALUES inside discrete.Read_Input_Discretes should be stubbed to obtain Ret_Val = RET_OK and Din_Item such that Discrete_State.Discrete_Card.Input_Health inside discrete.Set_EBAU1_Input_Discretes and discrete.Set_EBAU2_Input_Discretes is populated with Discrete_Types.Excessive_Delta_Pressure_1 and Discrete_Types.Excessive_Delta_Pressure_2 equal to App_Dev_Types.Invalid
     >>>     
     >>>     Associated tests: 
     >>>     EBAU_TG04TC25
     >>>     EBAU_TG13TC02
     >>> ------------------
     >>> STATEMENT justified at row 2227, col 10
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     TSAP_DISCRETE_IN.GET_VALUES inside discrete.Read_Input_Discretes should be stubbed to obtain Ret_Val = RET_OK and Din_Item such that Discrete_State.Discrete_Card.Input_Health inside discrete.Set_EBAU1_Input_Discretes and discrete.Set_EBAU2_Input_Discretes is populated with Discrete_Types.Excessive_Delta_Pressure_1 and Discrete_Types.Excessive_Delta_Pressure_2 equal to App_Dev_Types.Invalid
     >>>     
     >>>     Associated tests: 
     >>>     EBAU_TG04TC25
     >>>     EBAU_TG13TC02
     >>> ------------------
     >>> STATEMENT justified at row 2228, col 10
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     TSAP_DISCRETE_IN.GET_VALUES inside discrete.Read_Input_Discretes should be stubbed to obtain Ret_Val = RET_OK and Din_Item such that Discrete_State.Discrete_Card.Input_Health inside discrete.Set_EBAU1_Input_Discretes and discrete.Set_EBAU2_Input_Discretes is populated with Discrete_Types.Excessive_Delta_Pressure_1 and Discrete_Types.Excessive_Delta_Pressure_2 equal to App_Dev_Types.Invalid
     >>>     
     >>>     Associated tests: 
     >>>     EBAU_TG04TC25
     >>>     EBAU_TG13TC02
     >>> ------------------

    Execute_Excess_Cabin_Altitude_Algorithm                :     100,0% (15/15)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 2363, col 13
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     TSAP_DISCRETE_IN.GET_VALUES inside discrete.Read_Input_Discretes should be stubbed to obtain Ret_Val = RET_OK and Din_Item such that Discrete_State.Discrete_Card.Input_Health inside discrete.Set_EBAU1_Input_Discretes and discrete.Set_EBAU2_Input_Discretes is populated with Discrete_Types.Excessive_Cabin_Altitude_1 and Discrete_Types.Excessive_Cabin_Altitude_2 equal to App_Dev_Types.Invalid
     >>>     
     >>>     Associated tests: 
     >>>     EBAU_TG04TC25
     >>>     EBAU_TG13TC02
     >>> ------------------
     >>> STATEMENT justified at row 2370, col 10
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     TSAP_DISCRETE_IN.GET_VALUES inside discrete.Read_Input_Discretes should be stubbed to obtain Ret_Val = RET_OK and Din_Item such that Discrete_State.Discrete_Card.Input_Health inside discrete.Set_EBAU1_Input_Discretes and discrete.Set_EBAU2_Input_Discretes is populated with Discrete_Types.Excessive_Cabin_Altitude_1 and Discrete_Types.Excessive_Cabin_Altitude_2 equal to App_Dev_Types.Invalid
     >>>     
     >>>     Associated tests: 
     >>>     EBAU_TG04TC25
     >>>     EBAU_TG13TC02
     >>> ------------------
     >>> STATEMENT justified at row 2371, col 10
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     TSAP_DISCRETE_IN.GET_VALUES inside discrete.Read_Input_Discretes should be stubbed to obtain Ret_Val = RET_OK and Din_Item such that Discrete_State.Discrete_Card.Input_Health inside discrete.Set_EBAU1_Input_Discretes and discrete.Set_EBAU2_Input_Discretes is populated with Discrete_Types.Excessive_Cabin_Altitude_1 and Discrete_Types.Excessive_Cabin_Altitude_2 equal to App_Dev_Types.Invalid
     >>>     
     >>>     Associated tests: 
     >>>     EBAU_TG04TC25
     >>>     EBAU_TG13TC02
     >>> ------------------

    Execute_Pitch_Disconnect_Algorithm                     :     100,0% (15/15)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 2506, col 13
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     TSAP_DISCRETE_IN.GET_VALUES inside discrete.Read_Input_Discretes should be stubbed to obtain Ret_Val = RET_OK and Din_Item such that Discrete_State.Discrete_Card.Input_Health inside discrete.Set_EBAU1_Input_Discretes and discrete.Set_EBAU2_Input_Discretes is populated with Discrete_Types.Pitch_Disconnect_1 and Discrete_Types.Pitch_Disconnect_2 equal to App_Dev_Types.Invalid
     >>>     
     >>>     Associated test: 
     >>>     EBAU_TG04TC27
     >>> ------------------
     >>> STATEMENT justified at row 2513, col 10
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     TSAP_DISCRETE_IN.GET_VALUES inside discrete.Read_Input_Discretes should be stubbed to obtain Ret_Val = RET_OK and Din_Item such that Discrete_State.Discrete_Card.Input_Health inside discrete.Set_EBAU1_Input_Discretes and discrete.Set_EBAU2_Input_Discretes is populated with Discrete_Types.Pitch_Disconnect_1 and Discrete_Types.Pitch_Disconnect_2 equal to App_Dev_Types.Invalid
     >>>     
     >>>     Associated test: 
     >>>     EBAU_TG04TC27
     >>> ------------------
     >>> STATEMENT justified at row 2514, col 10
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     TSAP_DISCRETE_IN.GET_VALUES inside discrete.Read_Input_Discretes should be stubbed to obtain Ret_Val = RET_OK and Din_Item such that Discrete_State.Discrete_Card.Input_Health inside discrete.Set_EBAU1_Input_Discretes and discrete.Set_EBAU2_Input_Discretes is populated with Discrete_Types.Pitch_Disconnect_1 and Discrete_Types.Pitch_Disconnect_2 equal to App_Dev_Types.Invalid
     >>>     
     >>>     Associated test: 
     >>>     EBAU_TG04TC27
     >>> ------------------

    Execute_Airspeed_Miscompare_Algorithm                  :     100,0% (20/20)               100,0% (2/2)                 100,0% (2/2)          
    Execute_Altitude_Miscompare_Algorithm                  :     100,0% (17/17)               100,0% (2/2)                                       
    Execute_Attitude_Miscompare_Algorithm                  :     100,0% (29/29)               100,0% (4/4)                 100,0% (2/2)          
    Execute_Heading_Miscompare_Algorithm                   :     100,0% (19/19)               100,0% (2/2)                 100,0% (4/4)          
     >>> CONDITION C02 justified for decision at row 3092, col 10
     >>>   RBT LACK
     >>>     lack of coverage due to missing case with (Heading_Diff > HEADING_DIFF1_THRESHOLD) == TRUE and then (Heading_Diff < HEADING_DIFF2_THRESHOLD) == FALSE.
     >>>     (Heading_Miscompare(LEFT_DATA).Data - Heading_Miscompare(RIGHT_DATA).Data)>358 to test. to improve EBAU_TG04TC13
     >>> ------------------

    Execute_Engine_Nacelle_Overheat_Algorithms             :     100,0% (10/10)               100,0% (3/3)                                       
     >>> BRANCH FALSE justified at row 3236, col 16
     >>>   DEFENSIVE CODE
     >>>     Both conditions of the enumerative type are tested with if/elsif for nacelle overheat ACAWS warning. This is deemed defensive code.
     >>> ------------------

    Execute_Engine_Propeller_Overspeed_Algorithms          :     100,0% (35/35)               100,0% (6/6)                 100,0% (5/5)          
     >>> BRANCH TRUE justified at row 3353, col 10
     >>>   RBT LACK
     >>>     Missing case (RBT lack):
     >>>     
     >>>     EBAU_TG04TC29 should be modified to test also the case: 
     >>>     - FADEC1L.AVSL_FADEC1L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1L.AVSL_FADEC1L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC1R.AVSR_FADEC1R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1R.AVSR_FADEC1R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     EBAU_TG04TC30 should be modified to test also the case:
     >>>     - FADEC2L.AVSL_FADEC2L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2L.AVSL_FADEC2L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC2R.AVSR_FADEC2R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2R.AVSR_FADEC2R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     The cases shall be tested for more than 5 seconds.
     >>> ------------------
     >>> CONDITION C01 justified for decision at row 3353, col 10
     >>>   RBT LACK
     >>>     To cover this condition is necessary to update EBAU_TG04TC29 and EBAU_TG04TC30 with FADEC1L.AVSL_FADEC1L_T5_BIU1A_R0_M00.power_lever_resolver_angle equal or less than 30.3945 and FADEC1L.AVSL_FADEC1L_T8_BIU1A_R0_M00.propeller_speed equal to 1082.
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 3353, col 10
     >>>   RBT LACK
     >>>     To cover this condition is necessary to update EBAU_TG04TC29 and EBAU_TG04TC30 with FADEC1L.AVSL_FADEC1L_T5_BIU1A_R0_M00.power_lever_resolver_angle equal or less than 30.3945 and FADEC1L.AVSL_FADEC1L_T8_BIU1A_R0_M00.propeller_speed equal to 1082.
     >>> ------------------
     >>> STATEMENT justified at row 3355, col 10
     >>>   RBT LACK
     >>>     Missing case (RBT lack):
     >>>     
     >>>     EBAU_TG04TC29 should be modified to test also the case: 
     >>>     - FADEC1L.AVSL_FADEC1L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1L.AVSL_FADEC1L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC1R.AVSR_FADEC1R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1R.AVSR_FADEC1R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     EBAU_TG04TC30 should be modified to test also the case:
     >>>     - FADEC2L.AVSL_FADEC2L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2L.AVSL_FADEC2L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC2R.AVSR_FADEC2R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2R.AVSR_FADEC2R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     The cases shall be tested for more than 5 seconds.
     >>> ------------------
     >>> STATEMENT justified at row 3357, col 10
     >>>   RBT LACK
     >>>     Missing case (RBT lack):
     >>>     
     >>>     EBAU_TG04TC29 should be modified to test also the case: 
     >>>     - FADEC1L.AVSL_FADEC1L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1L.AVSL_FADEC1L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC1R.AVSR_FADEC1R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1R.AVSR_FADEC1R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     EBAU_TG04TC30 should be modified to test also the case:
     >>>     - FADEC2L.AVSL_FADEC2L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2L.AVSL_FADEC2L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC2R.AVSR_FADEC2R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2R.AVSR_FADEC2R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     The cases shall be tested for more than 5 seconds.
     >>> ------------------
     >>> BRANCH FALSE justified at row 3357, col 13
     >>>   RBT LACK
     >>>     Missing case (RBT lack):
     >>>     
     >>>     EBAU_TG04TC29 should be modified to test also the case: 
     >>>     - FADEC1L.AVSL_FADEC1L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1L.AVSL_FADEC1L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC1R.AVSR_FADEC1R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1R.AVSR_FADEC1R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     EBAU_TG04TC30 should be modified to test also the case:
     >>>     - FADEC2L.AVSL_FADEC2L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2L.AVSL_FADEC2L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC2R.AVSR_FADEC2R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2R.AVSR_FADEC2R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     The cases shall be tested for more than 5 seconds.
     >>> ------------------
     >>> STATEMENT justified at row 3358, col 13
     >>>   RBT LACK
     >>>     Missing case (RBT lack):
     >>>     
     >>>     EBAU_TG04TC29 should be modified to test also the case: 
     >>>     - FADEC1L.AVSL_FADEC1L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1L.AVSL_FADEC1L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC1R.AVSR_FADEC1R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1R.AVSR_FADEC1R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     EBAU_TG04TC30 should be modified to test also the case:
     >>>     - FADEC2L.AVSL_FADEC2L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2L.AVSL_FADEC2L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC2R.AVSR_FADEC2R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2R.AVSR_FADEC2R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     The cases shall be tested for more than 5 seconds.
     >>> ------------------
     >>> STATEMENT justified at row 3359, col 13
     >>>   RBT LACK
     >>>     Missing case (RBT lack):
     >>>     
     >>>     EBAU_TG04TC29 should be modified to test also the case: 
     >>>     - FADEC1L.AVSL_FADEC1L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1L.AVSL_FADEC1L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC1R.AVSR_FADEC1R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1R.AVSR_FADEC1R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     EBAU_TG04TC30 should be modified to test also the case:
     >>>     - FADEC2L.AVSL_FADEC2L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2L.AVSL_FADEC2L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC2R.AVSR_FADEC2R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2R.AVSR_FADEC2R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     The cases shall be tested for more than 5 seconds.
     >>> ------------------
     >>> STATEMENT justified at row 3360, col 13
     >>>   RBT LACK
     >>>     Missing case (RBT lack):
     >>>     
     >>>     EBAU_TG04TC29 should be modified to test also the case: 
     >>>     - FADEC1L.AVSL_FADEC1L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1L.AVSL_FADEC1L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC1R.AVSR_FADEC1R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1R.AVSR_FADEC1R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     EBAU_TG04TC30 should be modified to test also the case:
     >>>     - FADEC2L.AVSL_FADEC2L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2L.AVSL_FADEC2L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC2R.AVSR_FADEC2R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2R.AVSR_FADEC2R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     The cases shall be tested for more than 5 seconds.
     >>> ------------------
     >>> STATEMENT justified at row 3363, col 13
     >>>   RBT LACK
     >>>     Missing case (RBT lack):
     >>>     
     >>>     EBAU_TG04TC29 should be modified to test also the case: 
     >>>     - FADEC1L.AVSL_FADEC1L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1L.AVSL_FADEC1L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC1R.AVSR_FADEC1R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1R.AVSR_FADEC1R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     EBAU_TG04TC30 should be modified to test also the case:
     >>>     - FADEC2L.AVSL_FADEC2L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2L.AVSL_FADEC2L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC2R.AVSR_FADEC2R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2R.AVSR_FADEC2R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     The cases shall be tested for more than 5 seconds.
     >>> ------------------
     >>> STATEMENT justified at row 3364, col 13
     >>>   RBT LACK
     >>>     Missing case (RBT lack):
     >>>     
     >>>     EBAU_TG04TC29 should be modified to test also the case: 
     >>>     - FADEC1L.AVSL_FADEC1L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1L.AVSL_FADEC1L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC1R.AVSR_FADEC1R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC1R.AVSR_FADEC1R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     EBAU_TG04TC30 should be modified to test also the case:
     >>>     - FADEC2L.AVSL_FADEC2L_T5_BIU1A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2L.AVSL_FADEC2L_T8_BIU1A_R0_M00.propeller_speed >= 1082
     >>>     - FADEC2R.AVSR_FADEC2R_T5_BIU2A_R0_M00.power_lever_resolver_angle < 30.4 
     >>>     and then
     >>>     FADEC2R.AVSR_FADEC2R_T8_BIU2A_R0_M00.propeller_speed >= 1082
     >>>     
     >>>     The cases shall be tested for more than 5 seconds.
     >>> ------------------
     >>> CONDITION C03 justified for decision at row 3379, col 10
     >>>   RBT LACK
     >>>     To cover this condition is necessary to update EBAU_TG04TC29 and EBAU_TG04TC30 with FADEC1L.AVSL_FADEC1L_T5_BIU1A_R0_M00.power_lever_resolver_angle equal or less than 30.3945 and FADEC1L.AVSL_FADEC1L_T8_BIU1A_R0_M00.propeller_speed equal to 1082.
     >>> ------------------

    Execute_Landing_Gear_Warning_Algorithms                :     100,0% (46/46)               100,0% (5/5)                                       
     >>> BRANCH TRUE justified at row 3780, col 13
     >>>   OTHER
     >>>     Missing coverage on branch is due to missing RIG report:
     >>>     04/TP/3400/T866/190009 Issue 1 Test Point 2.3, steps 11, 12. Associated to requirement [EBAU-001153]
     >>> ------------------
     >>> STATEMENT justified at row 3782, col 10
     >>>   OTHER
     >>>     Missing coverage on branch is due to missing RIG report:
     >>>     04/TP/3400/T866/190009 Issue 1 Test Point 2.3, steps 11, 12. Associated to requirement [EBAU-001153]
     >>> ------------------
     >>> STATEMENT justified at row 3784, col 10
     >>>   OTHER
     >>>     Missing coverage on branch is due to missing RIG report:
     >>>     04/TP/3400/T866/190009 Issue 1 Test Point 2.3, steps 11, 12. Associated to requirement [EBAU-001153]
     >>> ------------------

    Execute_Overspeed_Algorithm                            :     100,0% (14/14)               100,0% (2/2)                 100,0% (2/2)          
    Execute_Engine_Fail_Algorithm                          :     100,0% (37/37)               100,0% (6/6)                 100,0% (7/7)          
    Locate_Acaws                                           :     100,0% (14/14)               100,0% (3/3)                                       
     >>> BRANCH FALSE justified at row 4109, col 10
     >>>   DEFENSIVE CODE
     >>>     Branch "if VALID_SEARCH then" evaluation to false is unreachable: when Ids_Mngr.Locate_Acaws is called, the inputs For_Acknowledged and For_Displayed are always TRUE, therefore VALID_SEARCH variable is always set to TRUE. This is deemed Defensive Code.
     >>> ------------------
     >>> BRANCH FALSE justified at row 4111, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Branch "if (From_Index < To_Index) then" evaluation to false is unreachable: when Ids_Mngr.Locate_Acaws is called, the inputs From_Index and To_Index are always set to be From_Index < To_Index.
     >>> ------------------
     >>> STATEMENT justified at row 4115, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Branch "if (From_Index < To_Index) then" evaluation to false is unreachable: when Ids_Mngr.Locate_Acaws is called, the inputs From_Index and To_Index are always set to be From_Index < To_Index, thefore neither the relative statement is covered.
     >>> ------------------
     >>> STATEMENT justified at row 4116, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Branch "if (From_Index < To_Index) then" evaluation to false is unreachable: when Ids_Mngr.Locate_Acaws is called, the inputs From_Index and To_Index are always set to be From_Index < To_Index, thefore neither the relative statement is covered.
     >>> ------------------

    Compute_Light_State                                    :     100,0% (12/12)               100,0% (4/4)                 100,0% (2/2)          
    Determine_Hushed_Ids                                   :     100,0% (19/19)               100,0% (3/3)                 100,0% (4/4)          
     >>> CONDITION C03 justified for decision at row 4326, col 17
     >>>   OTHER
     >>>     Missing case (TSAP):
     >>>     
     >>>     TSAP_DISCRETE_IN.GET_VALUES inside discrete.Read_Input_Discretes should be stubbed to obtain Ret_Val = RET_OK and Din_Item such that Discrete_State.Discrete_Card.Input_Data inside discrete.Set_EBAU1_Input_Discretes and discrete.Set_EBAU2_Input_Discretes is populated with copilot variables 
     >>>     Hushed_Status(App_Dev_Types.Pilot) = App_Dev_Types.Valid, Hushed_Value(App_Dev_Types.Pilot) = Previous_Hushed_Value(App_Dev_Types.Pilot), Hushed_Status(App_Dev_Types.Copilot) = App_Dev_Types.Valid 
     >>>     Hushed_Value(App_Dev_Types.Copilot) /= Previous_Hushed_Value(App_Dev_Types.Copilot).
     >>> ------------------
     >>> CONDITION C04 justified for decision at row 4326, col 17
     >>>   OTHER
     >>>     Missing case (TSAP):
     >>>     TSAP_DISCRETE_IN.GET_VALUES inside discrete.Read_Input_Discretes should be stubbed to obtain Ret_Val = RET_OK and Din_Item such that Discrete_State.Discrete_Card.Input_Data inside discrete.Set_EBAU1_Input_Discretes and discrete.Set_EBAU2_Input_Discretes is populated with copilot variables 
     >>>     Hushed_Status(App_Dev_Types.Pilot) = App_Dev_Types.Valid, Hushed_Value(App_Dev_Types.Pilot) = Previous_Hushed_Value(App_Dev_Types.Pilot), Hushed_Status(App_Dev_Types.Copilot) = App_Dev_Types.Valid 
     >>>     Hushed_Value(App_Dev_Types.Copilot) /= Previous_Hushed_Value(App_Dev_Types.Copilot).
     >>> ------------------

    Determine_Pfd_Salert_State                             :     100,0% (11/11)               100,0% (2/2)                                       
    Determine_Pa_Switch_State                              :     100,0% (7/7)                 100,0% (1/1)                                       
    Determine_Mcwa_State                                   :     100,0% (14/14)                                            100,0% (4/4)          
     >>> CONDITION C02 justified for decision at row 4532, col 10
     >>>   OTHER
     >>>     Missing case (TSAP):
     >>>     From apsw.process_in_out  using TSAP_MIL1553_BC.GET_Data read DATA need to coverage all cases where the coverage lack is due to Mcwa_State(App_Dev_Types.Left).Caution , Side_Validity(App_Dev_Types.Left).Caution, Mcwa_State(App_Dev_Types.Right).Caution, Side_Validity(App_Dev_Types.Right).Caution  , Mcwa_State(App_Dev_Types.Left).warning , Side_Validity(App_Dev_Types.Left).warning, Mcwa_State(App_Dev_Types.Right).warning, Side_Validity(App_Dev_Types.Right).warning calling Rsp_State.Get_Acknowledgements with value as described above.
     >>> ------------------
     >>> CONDITION C04 justified for decision at row 4532, col 10
     >>>   OTHER
     >>>     Missing case (TSAP):
     >>>     From apsw.process_in_out  using TSAP_MIL1553_BC.GET_Data read DATA need to coverage all cases where the coverage lack is due to Mcwa_State(App_Dev_Types.Left).Caution , Side_Validity(App_Dev_Types.Left).Caution, Mcwa_State(App_Dev_Types.Right).Caution, Side_Validity(App_Dev_Types.Right).Caution  , Mcwa_State(App_Dev_Types.Left).warning , Side_Validity(App_Dev_Types.Left).warning, Mcwa_State(App_Dev_Types.Right).warning, Side_Validity(App_Dev_Types.Right).warning calling Rsp_State.Get_Acknowledgements with value as described above.
     >>> ------------------

    Determine_Ics_State                                    :      95,1% (77/81)                88,2% (15/17)               100,0% (4/4)          
     >>> BRANCH FALSE justified at row 4675, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     (Alert_List(Attribute_Table.Eng_1_Fail).Ics_Count couldn't be /=0  because Ics_Count is initialized as 0 and then 
     >>>     Alert_List (Attribute_Table.Landing_Gear_Hushable).Ics_Count := (Alert_List (Attribute_Table.Landing_Gear_Hushable).Ics_Count + 1) mod REPEAT_LANDING_GEAR_TONE
     >>>     is always 0 because REPEAT_LANDING_GEAR_TONE = 1.
     >>> ------------------
     >>> BRANCH FALSE justified at row 4688, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Alert_List(Attribute_Table.Eng_2_Fail).Ics_Count couldn't be /=00
     >>>     because Ics_Count is initialized as 0 and then 
     >>>     Alert_List (Attribute_Table.Landing_Gear_Hushable).Ics_Count := (Alert_List (Attribute_Table.Landing_Gear_Hushable).Ics_Count + 1) mod REPEAT_LANDING_GEAR_TONE
     >>>     is always 0 because REPEAT_LANDING_GEAR_TONE = 1.
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 4734, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     (Alert_List(Attribute_Table.Landing_Gear_Hushable).Is_Active = true
     >>>     and then
     >>>     Alert_List(Attribute_Table.Landing_Gear_Hushable).Hushed) = true
     >>>      is not possible because Alert_List(Attribute_Table.Landing_Gear_Hushable).Hushed) = true only if 
     >>>     Active_Ics_Alert.Active := True (evidence inside Ids_Mngr.Determine_Hushed_Ids)
     >>>     which is set to true inside the missing coverage branch which is being justified
     >>>     [(Alert_List(Attribute_Table.Landing_Gear_Hushable).Is_Active = true
     >>>     and then
     >>>     not Alert_List(Attribute_Table.Landing_Gear_Hushable).Hushed) = true]
     >>> ------------------

    Build_Synched_List                                     :     100,0% (79/79)               100,0% (18/18)               100,0% (6/6)          
     >>> BRANCH FALSE justified at row 4940, col 19
     >>>   RBT LACK
     >>>     Missing cases on branche (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28
     >>> ------------------
     >>> BRANCH TRUE justified at row 5002, col 19
     >>>   RBT LACK
     >>>     Missing cases on branch (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28
     >>> ------------------
     >>> STATEMENT justified at row 5004, col 19
     >>>   RBT LACK
     >>>     Missing cases on branch (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28
     >>> ------------------
     >>> BRANCH FALSE justified at row 5004, col 22
     >>>   RBT LACK
     >>>     Missing cases on branch (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28
     >>> ------------------
     >>> STATEMENT justified at row 5006, col 22
     >>>   RBT LACK
     >>>     Missing cases on branch (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28
     >>> ------------------
     >>> STATEMENT justified at row 5008, col 22
     >>>   RBT LACK
     >>>     Missing cases on branch (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28
     >>> ------------------
     >>> BRANCH FALSE justified at row 5009, col 25
     >>>   RBT LACK
     >>>     Missing cases on branch (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28
     >>> ------------------
     >>> CONDITION C01 justified for decision at row 5009, col 25
     >>>   RBT LACK
     >>>     Coverage lack is due to missing passage on previous condition related to missing cases on MC/DC (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28"
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 5009, col 25
     >>>   RBT LACK
     >>>     Coverage lack is due to missing passage on previous condition related to missing cases on MC/DC (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28"
     >>> ------------------
     >>> STATEMENT justified at row 5013, col 22
     >>>   RBT LACK
     >>>     Missing cases on branch (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28
     >>> ------------------
     >>> STATEMENT justified at row 5016, col 22
     >>>   RBT LACK
     >>>     Missing cases on branch (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28
     >>> ------------------
     >>> STATEMENT justified at row 5018, col 22
     >>>   RBT LACK
     >>>     Missing cases on branch (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28
     >>> ------------------
     >>> STATEMENT justified at row 5021, col 22
     >>>   RBT LACK
     >>>     Missing cases on branch (RBT lack):
     >>>     To be tested with all of 34 ACAWS warning and cautions.
     >>>     
     >>>     EBAU_TG04TC28
     >>> ------------------

    Receive_Ids_Data                                       :     100,0% (7/7)                 100,0% (1/1)                                       
    Ids_Outputs                                            :     100,0% (14/14)                                                                  
    Transfer_Ids_Data                                      :     100,0% (9/9)                 100,0% (2/2)                                       
     >>> BRANCH TRUE justified at row 5245, col 20
     >>>   RBT LACK
     >>>     branch not covered because need at least 34 warning/caution/Alarm active. To improve RBT EBAU_TG04TC28.
     >>> ------------------

    Execute_Algorithms                                     :     100,0% (29/29)                                                                  
    Executive                                              :     100,0% (15/15)                                                                  
     >>> STATEMENT justified at row 5488, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     others condition not reachable  because Ofp_Control_Base.Ofp_Control_Block.Mode is called only with Ofp_Control_Base.MC_BACKUP, then procedure Initialize_Normal, procedure Perform_Normal_Operations and procedure Initialize_Backup.
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ids_Mgr                                                :      99,5% (804/808)              98,5% (129/131)             100,0% (52/52)        


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ids_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ids_state.2.ada
  Package: Ids_State
    Get_Ids_Msg_List                                       :     100,0% (1/1)                                                                    
    Set_Ids_Msg_List                                       :     100,0% (1/1)                                                                    
    Get_Mcwa_State                                         :     100,0% (1/1)                                                                    
    Set_Mcwa_State                                         :     100,0% (1/1)                                                                    
    Get_Desired_Tone                                       :     100,0% (1/1)                                                                    
    Set_Desired_Tone                                       :     100,0% (1/1)                                                                    
    Set_Pa_Switch_Term                                     :     100,0% (1/1)                                                                    
    Get_Acaws_Pfd_Salert_Message                           :     100,0% (3/3)                                                                    
    Set_Acaws_Pfd_Salert_Message                           :     100,0% (3/3)                                                                    
    Get_Acaws_Term_Sa_Class                                :     100,0% (1/1)                                                                    
    Set_Acaws_Term_Sa_Class                                :     100,0% (1/1)                                                                    
    Set_Engine_Fail_Box                                    :     100,0% (2/2)                                                                    
    Get_Engine_Fail_Box                                    :     100,0% (2/2)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ids_State                                              :     100,0% (19/19)                                                                  


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\init_1553_manage.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\init_1553_manage.2.ada
  Package: Init_1553_Manage
    Process_Init_Incoming_Msg                              :     100,0% (20/20)               100,0% (2/2)                 100,0% (3/3)          
    Process_Init_Msg_Content                               :     100,0% (25/25)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 283, col 10
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     Coverage lack on branch is due to missing case, TSAP_MIL1553_RT.GET_DATA inside Init_1553_Manage.Process_Init_Incoming_Msg should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way that  Apsw_Utils.Calculate_Crc16 called inside Process_Init_Msg_Content may return a wrong CRC value
     >>> ------------------

    Check_Init_Msg_Content                                 :     100,0% (7/7)                 100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Init_1553_Manage                                       :     100,0% (52/52)               100,0% (5/5)                 100,0% (3/3)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\init_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\lgears_ctrl.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\lgears_ctrl.2.ada
  Package: Lgears_Ctrl
    Compute_Landing_Gear_Handle_Light                      :     100,0% (6/6)                 100,0% (1/1)                 100,0% (2/2)          
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Lgears_Ctrl                                            :     100,0% (6/6)                 100,0% (1/1)                 100,0% (2/2)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\lgears_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\lgears_state.2.ada
  Package: Lgears_State
    Get_Air_Ground_Simulate_Switch                         :     100,0% (6/6)                 100,0% (1/1)                                       
    Set_Air_Ground_Simulate_Switch                         :     100,0% (2/2)                                                                    
    Get_All_Gears_Uplocked_Class                           :     100,0% (2/2)                                                                    
    Set_All_Gears_Uplocked_Class                           :     100,0% (2/2)                                                                    
    Get_Any_Gear_Not_Downlocked_Class                      :     100,0% (2/2)                                                                    
    Set_Any_Gear_Not_Downlocked_Class                      :     100,0% (2/2)                                                                    
    Get_Downlock_1_Class                                   :     100,0% (6/6)                 100,0% (1/1)                                       
    Set_Downlock_1_Class                                   :     100,0% (2/2)                                                                    
    Get_Downlock_2_Class                                   :     100,0% (6/6)                 100,0% (1/1)                                       
    Set_Downlock_2_Class                                   :     100,0% (2/2)                                                                    
    Get_Wow_Gnd_Class                                      :     100,0% (2/2)                                                                    
    Set_Wow_Gnd_Class                                      :     100,0% (2/2)                                                                    
    Get_Wow_Air_Class                                      :     100,0% (2/2)                                                                    
    Set_Wow_Air_Class                                      :     100,0% (2/2)                                                                    
    Get_Pseu_Wow_Failure_Class                             :     100,0% (2/2)                                                                    
    Set_Pseu_Wow_Failure_Class                             :     100,0% (2/2)                                                                    
    Get_Lgears_Handle_Position                             :     100,0% (6/6)                 100,0% (1/1)                                       
    Set_Lgears_Handle_Position                             :     100,0% (2/2)                                                                    
    Get_Lgears_Handle_Position_Complement                  :     100,0% (6/6)                 100,0% (1/1)                                       
    Set_Lgears_Handle_Position_Complement                  :     100,0% (2/2)                                                                    
    Get_Lgears_Term_Wow_Class                              :     100,0% (12/12)               100,0% (6/6)                 100,0% (12/12)        
     >>> BRANCH FALSE justified at row 849, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The non-covered branch is not reachable because its conditions have been previously evaluated.
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 855, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The uncovered MC/DC is not reachable because its conditions have been previously evaluated.
     >>> ------------------
     >>> CONDITION C01 justified for decision at row 860, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The uncovered MC/DC is not reachable because its conditions have been previously evaluated.
     >>> ------------------
     >>> BRANCH FALSE justified at row 865, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The non-covered branch is not reachable because its conditions have been previously evaluated.
     >>> ------------------
     >>> CONDITION C01 justified for decision at row 865, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The uncovered MC/DC is not reachable because its conditions have been previously evaluated.
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 865, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The uncovered MC/DC is not reachable because its conditions have been previously evaluated.
     >>> ------------------
     >>> STATEMENT justified at row 871, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The non-covered statement is not reachable because branch conditions have been previously evaluated.
     >>> ------------------
     >>> STATEMENT justified at row 875, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The non-covered statement is not reachable because branch conditions have been previously evaluated.
     >>> ------------------

    Get_Lgears_Term_Weight_On_Wheels                       :     100,0% (18/18)               100,0% (12/12)               100,0% (8/8)          
     >>> BRANCH FALSE justified at row 978, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The non-covered branch is not reachable because its conditions have been previously evaluated.
     >>> ------------------
     >>> BRANCH FALSE justified at row 981, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The non-covered branch is not reachable because its conditions have been previously evaluated.
     >>> ------------------
     >>> STATEMENT justified at row 984, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The non-covered statement is not reachable because its conditions have been previously evaluated.
     >>> ------------------
     >>> STATEMENT justified at row 988, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The non-covered statement is not reachable because its conditions have been previously evaluated.
     >>> ------------------

    Get_Raw_Wow_Gnd_Class                                  :     100,0% (1/1)                                                                    
    Set_Raw_Wow_Gnd_Class                                  :     100,0% (1/1)                                                                    
    Get_Raw_All_Gears_Uplocked_Class                       :     100,0% (1/1)                                                                    
    Set_Raw_All_Gears_Uplocked_Class                       :     100,0% (1/1)                                                                    
    Get_Raw_Pseu_Wow_Failure_Class                         :     100,0% (1/1)                                                                    
    Set_Raw_Pseu_Wow_Failure_Class                         :     100,0% (1/1)                                                                    
    Get_Raw_Downlock_1_Class                               :     100,0% (4/4)                 100,0% (1/1)                                       
    Set_Raw_Downlock_1_Class                               :     100,0% (1/1)                                                                    
    Get_Raw_Downlock_2_Class                               :     100,0% (4/4)                 100,0% (1/1)                                       
     >>> BRANCH FALSE justified at row 1230, col 10
     >>>   OTHER
     >>>     TO BE REVIEWED
     >>>     The report shows that the function Lgears_State.Get_Raw_Downlock_2_Class never executes the case where Ebau_Index = Ebau_Config_Types.EBAU1. Within the code it was verified the function contains a condition dependent variable 'Ebau_Index' which is defined as a rename of 'Ofp_Control_Base.Processor_Card.Location', the latter is written once during the initialisation phase of the APSW. The same variable is used as a condition for calling the function Ebau_Di.Prepare_Biu2_General_Mirror_Output_Msg, which will then call Lgears_State.Get_Raw_Downlock_2_Class and will therefore be called with the same Ofp_Control_Base.Processor_Card.Location that it will check inside.
     >>>     
     >>>     Lgears_State.Get_Raw_Downlock_2_Class is also called by Dfdr_Ctrl.Compute_Downlock_2_Class, analysing the call tree of this branch shows that there are no conditions similar to the previous case, so it is possible in this case to obtain an Ofp_Control_Base.Processor_Card.Location different from the condition checked within Lgears_State.Get_Raw_Downlock_2_Class
     >>>     
     >>>     The 'twin and mirror' function Get_Raw_Downlock_1_Class is 100% covered and contains the same condition as Get_Raw_Downlock_2_Class but for Ebau_Index = Ebau_Config_Types.EBAU2, so if it is stimulatable on one side it should also be stimulatable on the other side, or conversely, if it is not stimulatable on one side it should not be stimulatable on the other side either. In this sense, Ebau_Bus_Config.Get_Ebau_Mil1553_Config could be stubbed to return the missing configuration.
     >>> ------------------

    Set_Raw_Downlock_2_Class                               :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Lgears_State                                           :     100,0% (106/106)             100,0% (25/25)               100,0% (20/20)        


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\licp_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\licp_di.2.ada
  Package: Licp_Di
    Process_Main_Input_Msg                                 :     100,0% (38/38)               100,0% (3/3)                                       
     >>> BRANCH TRUE justified at row 154, col 16
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------
     >>> STATEMENT justified at row 155, col 16
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------
     >>> BRANCH FALSE justified at row 155, col 19
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------
     >>> STATEMENT justified at row 156, col 19
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------
     >>> STATEMENT justified at row 157, col 19
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------
     >>> STATEMENT justified at row 185, col 19
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------
     >>> STATEMENT justified at row 187, col 19
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------
     >>> BRANCH FALSE justified at row 187, col 22
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------
     >>> STATEMENT justified at row 188, col 22
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------
     >>> STATEMENT justified at row 189, col 22
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------
     >>> STATEMENT justified at row 192, col 22
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------
     >>> STATEMENT justified at row 193, col 22
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------
     >>> STATEMENT justified at row 194, col 22
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way to have Main_In.Test_Switch = Licp_Icd_Types.TRANSITION inside Process_Main_Input_Msg
     >>> ------------------

    Process_Wrap_Input_Msg                                 :     100,0% (1/1)                                                                    
    Process_Input_Msg                                      :     100,0% (4/4)                                                                    
     >>> STATEMENT justified at row 314, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Coverage lack on statement is due to "when others => null".
     >>> ------------------

    Prepare_Output_Msg                                     :     100,0% (5/5)                                                                    
     >>> STATEMENT justified at row 352, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Coverage lack on statement is due to "when others => null".
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Licp_Di                                                :     100,0% (48/48)               100,0% (3/3)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\licp_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\licp_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\licp_state.2.ada
  Package: Licp_State
    Get_Test_Switch                                        :     100,0% (2/2)                                                                    
    Set_Test_Switch                                        :     100,0% (2/2)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Licp_State                                             :     100,0% (4/4)                                                                    


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\licp_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\log.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\log.2.ada
  Package: Log
    Print_Startup_Banner                                   :     100,0% (18/18)                                                                  
    Print_Padding                                          :     100,0% (4/4)                 100,0% (1/1)                                       
    Print_Channel                                          :     100,0% (3/3)                                                                    
    Print_Load_Fr                                          :     100,0% (7/7)                                                                    
    Print_Load_Cpu                                         :     100,0% (12/12)               100,0% (3/3)                                       
     >>> BRANCH FALSE justified at row 341, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Cpu_Info.APSW_Time > 0 is always checked true to avoid a division by zero.
     >>> ------------------
     >>> BRANCH FALSE justified at row 348, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Cpu_Info.Frame_Dur > 0 is always checked true to avoid a division by zero.
     >>> ------------------

    Print_Mean_Load_Cpu                                    :     100,0% (8/8)                 100,0% (3/3)                                       
     >>> BRANCH FALSE justified at row 394, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Mean_Load.APSW_Avail_time > 0 is always checked true to avoid a division by zero.
     >>> ------------------
     >>> BRANCH FALSE justified at row 401, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Mean_Load.Frame_Duration > 0 is always checked true to avoid a division by zero.
     >>> ------------------

    Print_Mean_Load                                        :     100,0% (3/3)                                                                    
    Print_Channel_Data                                     :     100,0% (11/11)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 473, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Load_Data(Bus).Avg(Channel).Period_Num_Of_Frames > 0 is always checked for true which avoids a division by  0 in the following steps.
     >>> ------------------

    Print_Bus_Data                                         :     100,0% (9/9)                                                                    
    Print_Cpu_Data                                         :     100,0% (11/11)               100,0% (1/1)                                       
     >>> BRANCH FALSE justified at row 562, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The variable Load_Data.Valid remains set to FALSE only if  TSAP.GET_FRAME_EXECUTION_TIME doesnt returns RET_OK  in Collect_Cpu_Load_Data. This check prevents division by zero in Print_Load_Cpu.
     >>> ------------------

    Print_Eti                                              :     100,0% (10/10)               100,0% (1/1)                                       
    Initialize                                             :     100,0% (41/41)               100,0% (4/4)                                       
    Set_Release_Info                                       :     100,0% (5/5)                                                                    
    Print_Ofp_State                                        :     100,0% (3/3)                                                                    
    Print_Mode                                             :     100,0% (3/3)                                                                    
    Print_Pinstrap                                         :     100,0% (8/8)                                                                    
    Print_Config_Table                                     :     100,0% (9/9)                                                                    
    Print_Equip_Ident                                      :     100,0% (10/10)               100,0% (1/1)                                       
    Print_Safe_Counter                                     :     100,0% (5/5)                                                                    
    Print_Bus_Activity                                     :     100,0% (6/6)                 100,0% (1/1)                                       
    Print_State_Machine_Status                             :     100,0% (6/6)                                                                    
    Print_Bus_Id                                           :     100,0% (9/9)                 100,0% (3/3)                                       
    Print_Rt_Addr                                          :     100,0% (1/1)                                                                    
    Print_Load_Statistics                                  :     100,0% (20/20)                                                                  
    Print_Exception_Data                                   :     100,0% (16/16)                                                                  
    Print_Fadec_In_Control                                 :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Log                                                    :     100,0% (239/239)             100,0% (20/20)                                     


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\log.ofp_specific.2.ada
  Package: Ofp_Specific
    Print_Ofp_Info                                         :     100,0% (13/13)                                                                  
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ofp_Specific                                           :     100,0% (13/13)                                                                  

  Package: (separate of) Log
    ** no coverage info for this package**                 

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\mc_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\mc_di.2.ada
  Package: Mc_Di
    Get_Mc_Loopback_Table                                  :     100,0% (1/1)                                                                    
    Proc_In_RS485_Msg                                      :     100,0% (35/35)               100,0% (6/6)                 100,0% (2/2)          
     >>> CONDITION C02 justified for decision at row 354, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     as noted above the branch, the state machine is supposed to remain in not initiliazed state until the first ADS-B message has been receipt
     >>> ------------------
     >>> BRANCH TRUE justified at row 376, col 16
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Not_Bc_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such way to have Iff_Msg.Sync_Byte_W1 = Serial_Types.ADVANCED_CTRL_SYNC inside Proc_In_RS485_Msg
     >>> ------------------
     >>> STATEMENT justified at row 377, col 16
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Not_Bc_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such way to have Iff_Msg.Sync_Byte_W1 = Serial_Types.ADVANCED_CTRL_SYNC inside Proc_In_RS485_Msg
     >>> ------------------
     >>> STATEMENT justified at row 380, col 16
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Not_Bc_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such way to have Iff_Msg.Sync_Byte_W1 = Serial_Types.ADVANCED_CTRL_SYNC inside Proc_In_RS485_Msg
     >>> ------------------
     >>> STATEMENT justified at row 384, col 16
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Not_Bc_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such way to have Iff_Msg.Sync_Byte_W1 = Serial_Types.ADVANCED_CTRL_SYNC inside Proc_In_RS485_Msg
     >>> ------------------
     >>> BRANCH FALSE justified at row 406, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the global variable Iff_Info, after initialization, is used only in this function. At "when 1" of state machine the Iff_Info.Initialized valiable is set to TRUE and never changed again.
     >>> ------------------

    Proc_In_Discrete_Ebau_Msg                              :     100,0% (27/27)               100,0% (1/1)                                       
    Proc_In_EBAU_Init_Msg                                  :     100,0% (5/5)                                                                    
    Proc_In_EBAU_Loopback_Msg                              :     100,0% (13/13)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 586, col 13
     >>>   OTHER
     >>>     MISSING CASE TSAP
     >>>     TSAP_MIL1553_RT.GET_DATA inside Process_In_Out.Process_Not_Bc_Incoming_Msgs should be stubbed to return Ret_Val = RET_OK and Data_TT in such a way that  Apsw_Utils.Calculate_Crc16 called inside Proc_In_EBAU_Loopback_Msg may return a wrong CRC value
     >>> ------------------

    Proc_In_MC_Loopback_Msg                                :     100,0% (12/12)               100,0% (2/2)                 100,0% (2/2)          
    Prep_Out_Status_Info_Msg                               :     100,0% (8/8)                                                                    
    Prep_Out_EBAU_Loopback_Msg                             :     100,0% (4/4)                                                                    
    Prep_Out_MC_Loopback_Msg                               :     100,0% (14/14)               100,0% (1/1)                                       
    Get_Discr_Ebau1                                        :     100,0% (4/4)                 100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 851, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     due to caller type limitations conditions because in Discrete.Compute_Discretes_Ebau, Discr in Discrete_Types.Discr_To_Maintain_Bck_Ebau1_Type that include all possible value indicated in Mc_Di.Get_Discr_Ebau1.
     >>> ------------------

    Get_Discr_Ebau2                                        :     100,0% (4/4)                 100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 891, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>      due to caller type limitations conditions because in Discrete.Compute_Discretes_Ebau, Discr in Discrete_Types.Discr_To_Maintain_Bck_Ebau2_Type that include all possible value indicated in Mc_Di.Get_Discr_Ebau2.
     >>> ------------------

    Process_Input_Msg                                      :     100,0% (8/8)                 100,0% (1/1)                                       
     >>> BRANCH FALSE justified at row 936, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Coverage lack on branch is due to IPC defensive code
     >>> ------------------
     >>> STATEMENT justified at row 962, col 28
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Coverage lack on statement is due to "when others => null"
     >>> ------------------

    Prepare_Output_Msg                                     :     100,0% (9/9)                 100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 1002, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The "Subaddress = Sync_Trans.SYNC_MSG_SUBADDR" and "Bus_Id = Mil_1553_Types.Ipc" are mutually exclusive because the "Prepare_Output_Msg" procedure is calles with specific parameters (Subaddress and Bus_Id), that have to be managed alternatively:
     >>>      - OR it is executed the SYNC_MSG_SUBADDR management (don't care the related Bus, as the message content is always the same)
     >>>      - OR it is executed the management of others Subaddress (only on IPC Bus)
     >>> ------------------

    <elaboration_body>                                     :     100,0% (3/3)                                                                    
    -------------------------------------------------------
    Mc_Di                                                  :     100,0% (147/147)             100,0% (19/19)               100,0% (4/4)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\mc_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\mc_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\mc_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\mil_1553_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\normal_ops.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\normal_ops.2.ada
  Package: Normal_Ops
    Clear_Timeout_Counters                                 :     100,0% (2/2)                                                                    
    Check_Bus_Activity                                     :     100,0% (10/10)               100,0% (2/2)                                       
     >>> STATEMENT justified at row 187, col 28
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Coverage lack on branch is due to health check defensive code; coverage lack on statement is due to "when others => null" defensive code
     >>> ------------------

    Synchronize_Processors                                 :     100,0% (10/10)               100,0% (3/3)                 100,0% (2/2)          
     >>> BRANCH TRUE justified at row 245, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The first branch [ if (Ofp_Control_Base.Ofp_Control_Block.Mc_State = Ofp_Control_Base.No_Mc) ] within the Normal_Ops.Manage_Sync_Faults function is never reached, the reason for this is as follows.
     >>>     
     >>>     The function is called by Apsw.Process_State.Perform_Normal_Operations which is in turn called by Apsw.Process when the local variable "Curr_Status_SM" (populated by the global variable "Ofp_Control_Base.Ofp_Control_Block.Mode") takes on the value "Ofp_Control_Base.NORMAL". The latter value is assigned after the initialisation of the MCs and therefore considering them to be active, within the Sync_1553_Manage.Check_Frame_Number function, the global variable "Ofp_Control_Base.Ofp_Control_Block.Mc_State" will assume the value "Ofp_Control_Base.Two_Mc" or "Ofp_Control_Base.One_Mc". Here, it can also be seen that 'Ofp_Control_Base.Ofp_Control_Block.Mc_State' takes on the value 'Ofp_Control_Base.No_Mc' when the synchronisation message arrives from the EBAUs, but if the EBAUs are active then the MCs will fail and consequently 'Ofp_Control_Base. Ofp_Control_Block.Mode" will take on the value "Ofp_Control_Base.MC_BACKUP" which will not enter the Apsw.Process_State.Perform_Normal_Operations function initially mentioned.
     >>>     
     >>>     A similar condition is present within the Normal_Ops.Synchronise_Processors function where, by report, the branch is never covered [ if ( (Ofp_Control_Base.Ofp_Control_Block.Mode = Ofp_Control_Base.NORMAL) and then (Ofp_Control_Base.Ofp_Control_Block.Mc_State = Ofp_Control_Base.No_Mc) ) ]. The portion of code will manage specific case when EBAUs doesn't reconfigure both at the same time to BC (in case of MCs death).
     >>>     Given the delicacy of the functionality, it is considered useful to leave the implementation as it is.
     >>> ------------------
     >>> CONDITION C01 justified for decision at row 245, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The first branch [ if (Ofp_Control_Base.Ofp_Control_Block.Mc_State = Ofp_Control_Base.No_Mc) ] within the Normal_Ops.Manage_Sync_Faults function is never reached, the reason for this is as follows.
     >>>     
     >>>     The function is called by Apsw.Process_State.Perform_Normal_Operations which is in turn called by Apsw.Process when the local variable "Curr_Status_SM" (populated by the global variable "Ofp_Control_Base.Ofp_Control_Block.Mode") takes on the value "Ofp_Control_Base.NORMAL". The latter value is assigned after the initialisation of the MCs and therefore considering them to be active, within the Sync_1553_Manage.Check_Frame_Number function, the global variable "Ofp_Control_Base.Ofp_Control_Block.Mc_State" will assume the value "Ofp_Control_Base.Two_Mc" or "Ofp_Control_Base.One_Mc". Here, it can also be seen that 'Ofp_Control_Base.Ofp_Control_Block.Mc_State' takes on the value 'Ofp_Control_Base.No_Mc' when the synchronisation message arrives from the EBAUs, but if the EBAUs are active then the MCs will fail and consequently 'Ofp_Control_Base. Ofp_Control_Block.Mode" will take on the value "Ofp_Control_Base.MC_BACKUP" which will not enter the Apsw.Process_State.Perform_Normal_Operations function initially mentioned.
     >>>     
     >>>     A similar condition is present within the Normal_Ops.Synchronise_Processors function where, by report, the branch is never covered [ if ( (Ofp_Control_Base.Ofp_Control_Block.Mode = Ofp_Control_Base.NORMAL) and then (Ofp_Control_Base.Ofp_Control_Block.Mc_State = Ofp_Control_Base.No_Mc) ) ]. The portion of code will manage specific case when EBAUs doesn't reconfigure both at the same time to BC (in case of MCs death).
     >>>     Given the delicacy of the functionality, it is considered useful to leave the implementation as it is.
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 245, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The first branch [ if (Ofp_Control_Base.Ofp_Control_Block.Mc_State = Ofp_Control_Base.No_Mc) ] within the Normal_Ops.Manage_Sync_Faults function is never reached, the reason for this is as follows.
     >>>     
     >>>     The function is called by Apsw.Process_State.Perform_Normal_Operations which is in turn called by Apsw.Process when the local variable "Curr_Status_SM" (populated by the global variable "Ofp_Control_Base.Ofp_Control_Block.Mode") takes on the value "Ofp_Control_Base.NORMAL". The latter value is assigned after the initialisation of the MCs and therefore considering them to be active, within the Sync_1553_Manage.Check_Frame_Number function, the global variable "Ofp_Control_Base.Ofp_Control_Block.Mc_State" will assume the value "Ofp_Control_Base.Two_Mc" or "Ofp_Control_Base.One_Mc". Here, it can also be seen that 'Ofp_Control_Base.Ofp_Control_Block.Mc_State' takes on the value 'Ofp_Control_Base.No_Mc' when the synchronisation message arrives from the EBAUs, but if the EBAUs are active then the MCs will fail and consequently 'Ofp_Control_Base. Ofp_Control_Block.Mode" will take on the value "Ofp_Control_Base.MC_BACKUP" which will not enter the Apsw.Process_State.Perform_Normal_Operations function initially mentioned.
     >>>     
     >>>     A similar condition is present within the Normal_Ops.Synchronise_Processors function where, by report, the branch is never covered [ if ( (Ofp_Control_Base.Ofp_Control_Block.Mode = Ofp_Control_Base.NORMAL) and then (Ofp_Control_Base.Ofp_Control_Block.Mc_State = Ofp_Control_Base.No_Mc) ) ]. The portion of code will manage specific case when EBAUs doesn't reconfigure both at the same time to BC (in case of MCs death).
     >>>     Given the delicacy of the functionality, it is considered useful to leave the implementation as it is.
     >>> ------------------
     >>> STATEMENT justified at row 252, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The first branch [ if (Ofp_Control_Base.Ofp_Control_Block.Mc_State = Ofp_Control_Base.No_Mc) ] within the Normal_Ops.Manage_Sync_Faults function is never reached, the reason for this is as follows.
     >>>     
     >>>     The function is called by Apsw.Process_State.Perform_Normal_Operations which is in turn called by Apsw.Process when the local variable "Curr_Status_SM" (populated by the global variable "Ofp_Control_Base.Ofp_Control_Block.Mode") takes on the value "Ofp_Control_Base.NORMAL". The latter value is assigned after the initialisation of the MCs and therefore considering them to be active, within the Sync_1553_Manage.Check_Frame_Number function, the global variable "Ofp_Control_Base.Ofp_Control_Block.Mc_State" will assume the value "Ofp_Control_Base.Two_Mc" or "Ofp_Control_Base.One_Mc". Here, it can also be seen that 'Ofp_Control_Base.Ofp_Control_Block.Mc_State' takes on the value 'Ofp_Control_Base.No_Mc' when the synchronisation message arrives from the EBAUs, but if the EBAUs are active then the MCs will fail and consequently 'Ofp_Control_Base. Ofp_Control_Block.Mode" will take on the value "Ofp_Control_Base.MC_BACKUP" which will not enter the Apsw.Process_State.Perform_Normal_Operations function initially mentioned.
     >>>     
     >>>     A similar condition is present within the Normal_Ops.Synchronise_Processors function where, by report, the branch is never covered [ if ( (Ofp_Control_Base.Ofp_Control_Block.Mode = Ofp_Control_Base.NORMAL) and then (Ofp_Control_Base.Ofp_Control_Block.Mc_State = Ofp_Control_Base.No_Mc) ) ]. The portion of code will manage specific case when EBAUs doesn't reconfigure both at the same time to BC (in case of MCs death).
     >>>     Given the delicacy of the functionality, it is considered useful to leave the implementation as it is.
     >>> ------------------

    Manage_Sync_Faults                                     :     100,0% (19/19)               100,0% (5/5)                 100,0% (2/2)          
     >>> BRANCH TRUE justified at row 309, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The function is called by Apsw.Process_State.Perform_Normal_Operations which is in turn called by Apsw.Process when the local variable "Curr_Status_SM" (populated by the global variable "Ofp_Control_Base.Ofp_Control_Block.Mode") takes on the value "Ofp_Control_Base.NORMAL". The latter value is assigned after the initialisation of the MCs and therefore considering them to be active, within the Sync_1553_Manage.Check_Frame_Number function, the global variable "Ofp_Control_Base.Ofp_Control_Block.Mc_State" will assume the value "Ofp_Control_Base.Two_Mc" or "Ofp_Control_Base.One_Mc". Here, it can also be seen that 'Ofp_Control_Base.Ofp_Control_Block.Mc_State' takes on the value 'Ofp_Control_Base.No_Mc' when the synchronisation message arrives from the EBAUs, but if the EBAUs are active then the MCs will fail and consequently 'Ofp_Control_Base. Ofp_Control_Block.Mode" will take on the value "Ofp_Control_Base.MC_BACKUP" which will not enter the Apsw.Process_State.Perform_Normal_Operations function initially mentioned.
     >>>     
     >>>     A similar condition is present within the Normal_Ops.Synchronise_Processors function where, by report, the branch is never covered [ if ( (Ofp_Control_Base.Ofp_Control_Block.Mode = Ofp_Control_Base.NORMAL) and then (Ofp_Control_Base.Ofp_Control_Block.Mc_State = Ofp_Control_Base.No_Mc) ) ], I think that the underlying reasoning for both is the same, i.e. that it should not be possible to have MC failure and NORMAL mode at the same time.
     >>> ------------------
     >>> STATEMENT justified at row 312, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The first branch [ if (Ofp_Control_Base.Ofp_Control_Block.Mc_State = Ofp_Control_Base.No_Mc) ] within the Normal_Ops.Manage_Sync_Faults function is never reached, the reason for this is as follows.
     >>>     
     >>>     The function is called by Apsw.Process_State.Perform_Normal_Operations which is in turn called by Apsw.Process when the local variable "Curr_Status_SM" (populated by the global variable "Ofp_Control_Base.Ofp_Control_Block.Mode") takes on the value "Ofp_Control_Base.NORMAL". The latter value is assigned after the initialisation of the MCs and therefore considering them to be active, within the Sync_1553_Manage.Check_Frame_Number function, the global variable "Ofp_Control_Base.Ofp_Control_Block.Mc_State" will assume the value "Ofp_Control_Base.Two_Mc" or "Ofp_Control_Base.One_Mc". Here, it can also be seen that 'Ofp_Control_Base.Ofp_Control_Block.Mc_State' takes on the value 'Ofp_Control_Base.No_Mc' when the synchronisation message arrives from the EBAUs, but if the EBAUs are active then the MCs will fail and consequently 'Ofp_Control_Base. Ofp_Control_Block.Mode" will take on the value "Ofp_Control_Base.MC_BACKUP" which will not enter the Apsw.Process_State.Perform_Normal_Operations function initially mentioned.
     >>>     
     >>>     A similar condition is present within the Normal_Ops.Synchronise_Processors function where, by report, the branch is never covered [ if ( (Ofp_Control_Base.Ofp_Control_Block.Mode = Ofp_Control_Base.NORMAL) and then (Ofp_Control_Base.Ofp_Control_Block.Mc_State = Ofp_Control_Base.No_Mc) ) ]. The portion of code will manage specific case when EBAUs doesn't reconfigure both at the same time to BC (in case of MCs death).
     >>>     Given the delicacy of the functionality, it is considered useful to leave the implementation as it is.
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Normal_Ops                                             :     100,0% (41/41)               100,0% (10/10)               100,0% (4/4)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\nvm_mngr.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\nvm_mngr.2.ada
  Package: Nvm_Mngr
    Compile_Exception_Info                                 :     100,0% (9/9)                                                                    
    Read_Nvm_Data                                          :     100,0% (8/8)                 100,0% (1/1)                                       
    Update_Nvm_Entry_Index                                 :     100,0% (4/4)                 100,0% (1/1)                                       
    Write_Ofp_Info_Data                                    :     100,0% (8/8)                 100,0% (1/1)                                       
    Write_Tsap_Faults                                      :     100,0% (8/8)                 100,0% (1/1)                                       
    Set_EQSW_Safe_Marker                                   :     100,0% (8/8)                 100,0% (1/1)                                       
    Read_Nvm_Entry_Index                                   :     100,0% (2/2)                                                                    
    Write_Nvm_Entry_Index                                  :     100,0% (3/3)                 100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 555, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     LUT could return also NVM_MISSION_DB, which should be provision
     >>> ------------------

    Write_Nvm_Exception_Info                               :     100,0% (5/5)                                                                    
    Write_Lru_Identifier                                   :     100,0% (4/4)                                                                    
    Write_Release_Number                                   :     100,0% (2/2)                                                                    
    Write_Config_Table_Number                              :     100,0% (2/2)                                                                    
    Write_OFP_Mode                                         :     100,0% (2/2)                                                                    
    Write_Procedure_Index                                  :     100,0% (2/2)                                                                    
    Write_Utc_Time                                         :     100,0% (2/2)                                                                    
    Write_Utc_Date                                         :     100,0% (2/2)                                                                    
    Write_Safe_Counter                                     :     100,0% (2/2)                                                                    
    Write_Shutdown_Status                                  :     100,0% (2/2)                                                                    
    Write_Ofp_Fault_Rec                                    :     100,0% (5/5)                                                                    
    Write_Eti                                              :     100,0% (6/6)                 100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 1002, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     LUT could return also NVM_MISSION_DB, which should be provision
     >>> ------------------

    Empty_Nvm_Entry                                        :     100,0% (2/2)                                                                    
    <elaboration_body>                                     :     100,0% (3/3)                                                                    
    -------------------------------------------------------
    Nvm_Mngr                                               :     100,0% (91/91)               100,0% (9/9)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\nvm_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ofp_config.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ofp_config.2.ada
  Package: Ofp_Config
    Get_Equip_From_Config_Table                            :     100,0% (37/37)               100,0% (5/5)                                       
     >>> BRANCH TRUE justified at row 210, col 13
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     TSAP.GET_EQUIPMENT should be stubbed to return Equip_Name_Str == "FSMB"
     >>> ------------------
     >>> STATEMENT justified at row 211, col 13
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     TSAP.GET_EQUIPMENT should be stubbed to return Equip_Name_Str == "FSMB"
     >>> ------------------

    Read_EQSW_Configuration                                :     100,0% (16/16)               100,0% (2/2)                                       
     >>> BRANCH TRUE justified at row 305, col 10
     >>>   OTHER
     >>>     Lack of coverage on branch related to "CT_Equip_Info.Equip = Ofp_Types.BAO" is due to dead code, Ofp_Types.BAO is never assigned to the variable
     >>> ------------------
     >>> STATEMENT justified at row 307, col 10
     >>>   OTHER
     >>>     Lack of coverage on branch related to "CT_Equip_Info.Equip = Ofp_Types.BAO" is due to dead code, Ofp_Types.BAO is never assigned to the variable
     >>> ------------------
     >>> STATEMENT justified at row 308, col 10
     >>>   OTHER
     >>>     Lack of coverage on branch related to "CT_Equip_Info.Equip = Ofp_Types.BAO" is due to dead code, Ofp_Types.BAO is never assigned to the variable
     >>> ------------------
     >>> STATEMENT justified at row 310, col 10
     >>>   OTHER
     >>>     Lack of coverage on branch related to "CT_Equip_Info.Equip = Ofp_Types.BAO" is due to dead code, Ofp_Types.BAO is never assigned to the variable
     >>> ------------------
     >>> BRANCH TRUE justified at row 322, col 13
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     Lack of coverage on branch related to HW_Pinstrap is coverable subbing the TSAP.GET_ROLE function inside Discrete.Get_HW_Pinstrap to retun a 5 bit value different from PINSTRAP_LUT.
     >>> ------------------
     >>> STATEMENT justified at row 325, col 13
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     Lack of coverage on branch related to HW_Pinstrap is coverable subbing the TSAP.GET_ROLE function inside Discrete.Get_HW_Pinstrap to retun a 5 bit value different from PINSTRAP_LUT.
     >>> ------------------
     >>> STATEMENT justified at row 326, col 13
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     Lack of coverage on branch related to HW_Pinstrap is coverable subbing the TSAP.GET_ROLE function inside Discrete.Get_HW_Pinstrap to retun a 5 bit value different from PINSTRAP_LUT.
     >>> ------------------
     >>> STATEMENT justified at row 328, col 13
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     Lack of coverage on branch related to HW_Pinstrap is coverable subbing the TSAP.GET_ROLE function inside Discrete.Get_HW_Pinstrap to retun a 5 bit value different from PINSTRAP_LUT.
     >>> ------------------

    Put_Validated_Data                                     :     100,0% (4/4)                                                                    
    Get_CT_Equip_Info                                      :     100,0% (1/1)                                                                    
    Get_Id                                                 :     100,0% (1/1)                                                                    
    Get_Mc_Ebau_Compatibility                              :     100,0% (1/1)                                                                    
    Get_OFP_Release                                        :     100,0% (1/1)                                                                    
    Get_CT_Release                                         :     100,0% (1/1)                                                                    
    Get_FW_Mgmt_Version                                    :     100,0% (1/1)                                                                    
    Get_FW_Iob_Version                                     :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :     100,0% (44/44)               100,0% (4/4)                                       
     >>> STATEMENT justified at row 615, col 28
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Coverage lack on statement is due to "when others => null"
     >>> ------------------
     >>> STATEMENT justified at row 644, col 28
     >>>   OTHER
     >>>     Missing case TSAP:
     >>>     
     >>>     TSAP.GET_INFO should be stubbed to return Ret_Val_Compat == RET_OK and Compatibility == 2
     >>> ------------------
     >>> STATEMENT justified at row 647, col 28
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     Coverage lack on statement is due to "when others => null"
     >>> ------------------

    -------------------------------------------------------
    Ofp_Config                                             :     100,0% (108/108)             100,0% (11/11)                                     


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ofp_control.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ofp_control.2.ada
  Package: Ofp_Control
    Initialize_Apsw                                        :     100,0% (19/19)               100,0% (3/3)                 100,0% (2/2)          
     >>> BRANCH FALSE justified at row 194, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     This procedure is called only Ofp_State is different from prev_ofp_state.
     >>> ------------------

    Execute_Apsw                                           :     100,0% (3/3)                                                                    
    Null_Apsw                                              :     100,0% (1/1)                                                                    
     >>> STATEMENT justified at row 251, col 7
     >>>   OTHER
     >>>     HOST
     >>>     The lack of coverage is due to the missing conditions for which this functions is called in the OFP_MAIN. To reach coverare it must be needed to test with Ofp_Control.Get_Current_OFP_State = Ofp_Types.NOT_OPERATIVE and Ofp_Control.Get_Shutdown_Required to False
     >>> ------------------

    Set_Shutdown_Required                                  :     100,0% (6/6)                                                                    
    Get_Current_OFP_State                                  :     100,0% (1/1)                                                                    
    Get_Shutdown_Required                                  :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ofp_Control                                            :     100,0% (31/31)               100,0% (3/3)                 100,0% (2/2)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ofp_control_base.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ofp_main.2.ada
  Package: "OFP_MAIN"
    OFP_MAIN                                               :     100,0% (45/45)               100,0% (3/3)                                       
     >>> BRANCH FALSE justified at row 186, col 13
     >>>   OTHER
     >>>     HOST
     >>>     Ofp_State should be stubbed to NOT_OPERATIVE or INIT on host enviroment
     >>> ------------------
     >>> STATEMENT justified at row 194, col 10
     >>>   OTHER
     >>>     HOST
     >>>     Ofp_State should be stubbed to NOT_OPERATIVE or INIT on host enviroment
     >>> ------------------
     >>> STATEMENT justified at row 196, col 10
     >>>   OTHER
     >>>     HOST
     >>>     Ofp_State should be stubbed to NOT_OPERATIVE or INIT on host enviroment
     >>> ------------------
     >>> STATEMENT justified at row 225, col 7
     >>>   DEFENSIVE CODE
     >>>     DEFENSIVE CODE (some exceptions types are not simply to generate)
     >>> ------------------
     >>> STATEMENT justified at row 230, col 7
     >>>   DEFENSIVE CODE
     >>>     DEFENSIVE CODE (some exceptions types are not simply to generate)
     >>> ------------------
     >>> STATEMENT justified at row 232, col 7
     >>>   DEFENSIVE CODE
     >>>     DEFENSIVE CODE (some exceptions types are not simply to generate)
     >>> ------------------
     >>> STATEMENT justified at row 236, col 7
     >>>   DEFENSIVE CODE
     >>>     DEFENSIVE CODE (some exceptions types are not simply to generate)
     >>> ------------------
     >>> STATEMENT justified at row 241, col 7
     >>>   DEFENSIVE CODE
     >>>     DEFENSIVE CODE (some exceptions types are not simply to generate)
     >>> ------------------
     >>> STATEMENT justified at row 243, col 7
     >>>   DEFENSIVE CODE
     >>>     DEFENSIVE CODE (some exceptions types are not simply to generate)
     >>> ------------------

    -------------------------------------------------------
    "OFP_MAIN"                                             :     100,0% (45/45)               100,0% (3/3)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ofp_shutdown.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ofp_shutdown.2.ada
  Package: Ofp_Shutdown
    Stop_Apsw                                              :     100,0% (8/8)                                                                    
    Perform_Shutdown                                       :     100,0% (5/5)                 100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Ofp_Shutdown                                           :     100,0% (13/13)               100,0% (1/1)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\ofp_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\press_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\press_state.2.ada
  Package: Press_State
    Get_Excess_Delta_Pressure                              :     100,0% (9/9)                 100,0% (2/2)                 100,0% (4/4)          
    Set_Excess_Delta_Pressure                              :     100,0% (2/2)                                                                    
    Get_Excess_Cabin_Altitude                              :     100,0% (9/9)                 100,0% (2/2)                 100,0% (4/4)          
    Set_Excess_Cabin_Altitude                              :     100,0% (2/2)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Press_State                                            :     100,0% (22/22)               100,0% (4/4)                 100,0% (8/8)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\rsp_mcwa_ctrl.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\rsp_mcwa_ctrl.2.ada
  Package: Rsp_Mcwa_Ctrl
    Compute_Baro_Pressure_Display                          :     100,0% (3/3)                                                                    
    Compute_Mcwa_Light_State                               :     100,0% (25/25)               100,0% (7/7)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Rsp_Mcwa_Ctrl                                          :     100,0% (28/28)               100,0% (7/7)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\rsp_mcwa_di.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\rsp_mcwa_di.2.ada
  Package: Rsp_Mcwa_Di
    Prepare_Output_Msg                                     :     100,0% (7/7)                                                                    
     >>> STATEMENT justified at row 228, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The lack of coverage is due to " when others  =>  null " defensive code. Message_Subaddress  is called only with each value explained in the requirement.
     >>> ------------------

    Process_Input_Msg                                      :     100,0% (5/5)                                                                    
     >>> STATEMENT justified at row 274, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The lack of coverage is due to " when others  =>  null " defensive code. Message_Subaddress  is called only with each value explained in the requirement.
     >>> ------------------

    Assign_Ack_Mons                                        :     100,0% (14/14)               100,0% (1/1)                                       
    Prepare_Main_Output_Msg                                :     100,0% (28/28)               100,0% (3/3)                 100,0% (2/2)          
    Process_Baroset_Switch_Input_Msg                       :     100,0% (18/18)                                                                  
    Process_Main_Input_Msg                                 :     100,0% (36/36)               100,0% (1/1)                                       
    Prepare_Baro_Press_Output_Msg                          :     100,0% (12/12)                                                                  
    Process_Wrap_Input_Msg                                 :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Rsp_Mcwa_Di                                            :     100,0% (121/121)             100,0% (5/5)                 100,0% (2/2)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\rsp_mcwa_icd_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\rsp_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\rsp_state.2.ada
  Package: Rsp_State
    Calculate_Delta_Change                                 :     100,0% (12/12)               100,0% (3/3)                                       
    Set_Baroset_Hg_Pressure                                :     100,0% (3/3)                 100,0% (1/1)                                       
    Calculate_Baroset_Hg_Pressure                          :     100,0% (14/14)               100,0% (5/5)                                       
     >>> BRANCH TRUE justified at row 257, col 25
     >>>   OTHER
     >>>     RIG
     >>>     Update rig test to reach limits of the Barometric rotating the knob up to New_Hg_Pressure limits.
     >>>     Test 14.0 - steps 9, 12.
     >>> ------------------
     >>> STATEMENT justified at row 261, col 25
     >>>   OTHER
     >>>     RIG
     >>>     Update rig test to reach limits of the Barometric rotating the knob up to New_Hg_Pressure limits.
     >>>     Test 14.0 - steps 9, 12.
     >>> ------------------
     >>> BRANCH TRUE justified at row 282, col 25
     >>>   OTHER
     >>>     RIG
     >>>     Update rig test to reach limits of the Barometric rotating the knob up to New_Hg_Pressure limits.
     >>>     Test 14.0 - steps 9, 12.
     >>> ------------------
     >>> STATEMENT justified at row 286, col 25
     >>>   OTHER
     >>>     RIG
     >>>     Update rig test to reach limits of the Barometric rotating the knob up to New_Hg_Pressure limits.
     >>>     Test 14.0 - steps 9, 12.
     >>> ------------------

    Get_Acknowledgements                                   :     100,0% (2/2)                                                                    
    Clear_Acknowledgements                                 :     100,0% (4/4)                                                                    
    Set_Acknowledgements                                   :     100,0% (6/6)                 100,0% (2/2)                                       
    Get_Baroset_Push_Button                                :     100,0% (2/2)                                                                    
    Set_Baroset_Push_Button                                :     100,0% (2/2)                                                                    
    Get_Baroset_Switch_Delta_Position                      :     100,0% (2/2)                                                                    
    Set_Baroset_Switch_Delta_Position                      :     100,0% (8/8)                 100,0% (1/1)                 100,0% (2/2)          
    Get_Baroset_Hg_Pressure                                :     100,0% (1/1)                                                                    
    Reset_Baroset_Hg_Pressure                              :     100,0% (3/3)                 100,0% (1/1)                                       
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Rsp_State                                              :     100,0% (59/59)               100,0% (13/13)               100,0% (2/2)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\rsp_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\serial_rs485.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\serial_rs485.2.ada
  Package: Serial_Rs485
    Put_Data                                               :     100,0% (8/8)                 100,0% (1/1)                                       
    Set_Iff_Burst                                          :     100,0% (1/1)                                                                    
    Set_Iff_Info                                           :     100,0% (1/1)                                                                    
    Port_Is_Enabled                                        :     100,0% (9/9)                 100,0% (1/1)                                       
    Write_Output_Serial                                    :     100,0% (12/12)               100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 270, col 10
     >>>   OTHER
     >>>     HOST
     >>>     The  lack of coverage is due to missing case. " Write_Output_Serial " should be called directly from host enviroment to avoid rewriting of
     >>>     " Iff_Info.Major_Frame_Compl " flag to TRUE by mc_di package.
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Serial_Rs485                                           :     100,0% (31/31)               100,0% (4/4)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\serial_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\sync_1553_manage.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\sync_1553_manage.2.ada
  Package: Sync_1553_Manage
    Calculate_Sync_Checksum                                :     100,0% (5/5)                                                                    
    Check_Sync                                             :     100,0% (10/10)               100,0% (2/2)                 100,0% (5/5)          
     >>> CONDITION C03 justified for decision at row 308, col 13
     >>>   OTHER
     >>>     TO BE REVIEWED
     >>>     ( (Init_Received) and then (In_Sync_Msg.Word_1.Sync_Or_Init /= Last_Sync_Or_Init) and then (In_Sync_Msg.Word_1.Sync_Or_Init = Mc_Types.Synchronization) )Conditions
     >>>     C01 : Init_Received
     >>>     C02: In_Sync_Msg.Word_1.Sync_Or_Init /= Last_Sync_Or_Init
     >>>     C03: In_Sync_Msg.Word_1.Sync_Or_Init = Mc_Types.SynchronizationT/F Patterns not covered:
     >>>     
     >>>     C03
     >>>     TTF
     >>>     
     >>>     The coverage lack is due to missing case.
     >>>      TSAP_MIL1553_BC.GET_FRAME called by Retrieve_Frame_Number insideExecute_Apsw needs to be stubbed to obtain Sync_Or_Init of Sync_Word_1 with a value different from Mc_Types.Synchronization while the last Sync_Or_Init equal to Mc_Types.Initialization and Init_Received flag equal to TRUE.
     >>>     
     >>>     Note: The previous STCA reports indicates to stubb TSAP_MIL1553_BC.GET_FRAME called by Retrieve_Frame_Number, but I cannot find the association between this call and the change of the In_Sync_Msg.Word_1.Sync_Or_Init.
     >>> ------------------

    Check_Sync_Checksum                                    :     100,0% (2/2)                                                                    
    Check_Mc_Ebau_Compatibility                            :     100,0% (1/1)                                                                    
    Check_Frame_Number                                     :     100,0% (12/12)               100,0% (3/3)                                       
    Process_Sync_Incoming_Msg                              :     100,0% (19/19)               100,0% (2/2)                 100,0% (3/3)          
    Det_Checksum_Next_Check                                :     100,0% (3/3)                 100,0% (1/1)                                       
    Update_1553_Sync_Status                                :     100,0% (24/24)               100,0% (5/5)                 100,0% (5/5)          
    Build_Sync_Message                                     :     100,0% (5/5)                                                                    
    Check_Sync_Msg_Content                                 :     100,0% (25/25)               100,0% (5/5)                                       
     >>> BRANCH FALSE justified at row 783, col 19
     >>>   OTHER
     >>>     HOST
     >>>     The lack of coverage is due to missing case. Check_Sync_Checksum function should be forced to return a FALSE value.
     >>> ------------------
     >>> STATEMENT justified at row 788, col 19
     >>>   OTHER
     >>>     HOST
     >>>     The lack of coverage is due to missing case. Check_Sync_Checksum function should be forced to return a FALSE value.
     >>> ------------------

    Sync_Content_Ok                                        :     100,0% (4/4)                 100,0% (1/1)                                       
    Sync_Message_Good                                      :     100,0% (1/1)                                                                    
    First_Sync_Received                                    :     100,0% (1/1)                                                                    
    Is_Ext_Synchronized                                    :     100,0% (1/1)                                                                    
    Get_Sync_Ok                                            :     100,0% (1/1)                                                                    
    Get_Sync_Message_Data                                  :     100,0% (1/1)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Sync_1553_Manage                                       :     100,0% (115/115)             100,0% (19/19)               100,0% (13/13)        


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\sync_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\time_mngr.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\time_mngr.2.ada
  Package: Time_Mngr
    Set_Operative_Timestamp                                :     100,0% (1/1)                                                                    
    Retrieve_ETI                                           :     100,0% (9/9)                 100,0% (1/1)                                       
    Get_ETI                                                :     100,0% (1/1)                                                                    
    Mission_Time                                           :     100,0% (10/10)               100,0% (1/1)                                       
    Mission_Time                                           :     100,0% (9/9)                 100,0% (1/1)                                       
    Operative_Time                                         :     100,0% (4/4)                 100,0% (1/1)                                       
    Operative_Time                                         :     100,0% (1/1)                                                                    
    Has_Time_Elapsed                                       :     100,0% (1/1)                                                                    
    Time_Elapsed                                           :     100,0% (4/4)                 100,0% (1/1)                                       
    Get_Year_Kind                                          :     100,0% (4/4)                 100,0% (1/1)                 100,0% (3/3)          
     >>> BRANCH TRUE justified at row 437, col 10
     >>>   OTHER
     >>>     TSAP:
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed on host enviroment to obtain a leap year through ETI_Value.
     >>> ------------------
     >>> CONDITION C01 justified for decision at row 437, col 10
     >>>   OTHER
     >>>     TSAP
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed on host enviroment to obtain a leap year through ETI_Value.
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 437, col 10
     >>>   OTHER
     >>>     TSAP
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed on host enviroment to obtain a leap year through ETI_Value.
     >>> ------------------
     >>> CONDITION C03 justified for decision at row 437, col 10
     >>>   OTHER
     >>>     TSAP
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed on host enviroment to obtain a leap year through ETI_Value.
     >>> ------------------
     >>> STATEMENT justified at row 442, col 10
     >>>   OTHER
     >>>     TSAP
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed on host enviroment to obtain a leap year through ETI_Value.
     >>> ------------------

    To_Day_Of_Year                                         :     100,0% (1/1)                                                                    
    Set_Time                                               :     100,0% (7/7)                                                                    
    Get_Time                                               :     100,0% (24/24)               100,0% (3/3)                 100,0% (5/5)          
     >>> BRANCH TRUE justified at row 593, col 10
     >>>   OTHER
     >>>     TSAP
     >>>     
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with ETI_Value to obtain a day number > last day of month
     >>> ------------------
     >>> STATEMENT justified at row 596, col 10
     >>>   OTHER
     >>>     TSAP
     >>>     Conditions:
     >>>     C01:Initial_Month = 2
     >>>     C02:IsLeapYear(Initial_Year)
     >>>     
     >>>     T/F Patterns not covered:
     >>>     C01
     >>>     TT
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a leap year.
     >>>     
     >>>     C01
     >>>     FX
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date not in February.
     >>>     
     >>>     C02
     >>>     TT
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a leap year.
     >>>     
     >>>     C02
     >>>     TF
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a normal year.
     >>> ------------------
     >>> BRANCH FALSE justified at row 596, col 13
     >>>   OTHER
     >>>     TSAP:
     >>>     Conditions:
     >>>     C01:Initial_Month = 2
     >>>     C02:IsLeapYear(Initial_Year)
     >>>     
     >>>     T/F Patterns not covered:
     >>>     C01
     >>>     TT
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a leap year.
     >>>     
     >>>     C01
     >>>     FX
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date not in February.
     >>>     
     >>>     C02
     >>>     TT
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a leap year.
     >>>     
     >>>     C02
     >>>     TF
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a normal year.
     >>> ------------------
     >>> CONDITION C01 justified for decision at row 596, col 13
     >>>   OTHER
     >>>     TSAP
     >>>     Conditions:
     >>>     C01:Initial_Month = 2
     >>>     C02:IsLeapYear(Initial_Year)
     >>>     
     >>>     T/F Patterns not covered:
     >>>     C01
     >>>     TT
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a leap year.
     >>>     
     >>>     C01
     >>>     FX
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date not in February.
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 596, col 13
     >>>   OTHER
     >>>     TSAP
     >>>     Conditions:
     >>>     C01:Initial_Month = 2
     >>>     C02:IsLeapYear(Initial_Year)
     >>>     
     >>>     T/F Patterns not covered:
     >>>     C02
     >>>     TT
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a leap year.
     >>>     
     >>>     C02
     >>>     TF
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a normal year.
     >>> ------------------
     >>> STATEMENT justified at row 599, col 13
     >>>   OTHER
     >>>     TSAP
     >>>     Conditions:
     >>>     C01:Initial_Month = 2
     >>>     C02:IsLeapYear(Initial_Year)
     >>>     
     >>>     T/F Patterns not covered:
     >>>     C01
     >>>     TT
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a leap year.
     >>>     
     >>>     C01
     >>>     FX
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date not in February.
     >>>     
     >>>     C02
     >>>     TT
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a leap year.
     >>>     
     >>>     C02
     >>>     TF
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a normal year.
     >>> ------------------
     >>> STATEMENT justified at row 601, col 13
     >>>   OTHER
     >>>     TSAP
     >>>     Conditions:
     >>>     C01:Initial_Month = 2
     >>>     C02:IsLeapYear(Initial_Year)
     >>>     
     >>>     T/F Patterns not covered:
     >>>     C01
     >>>     TT
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a leap year.
     >>>     
     >>>     C01
     >>>     FX
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date not in February.
     >>>     
     >>>     C02
     >>>     TT
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a leap year.
     >>>     
     >>>     C02
     >>>     TF
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with an ETI_Value to obtain a date in February of a normal year.
     >>> ------------------
     >>> BRANCH FALSE justified at row 601, col 16
     >>>   OTHER
     >>>     TSAP
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with ETI_Value to obtain a day number > last day of month and then not in leap year and month /= december
     >>> ------------------
     >>> STATEMENT justified at row 603, col 16
     >>>   OTHER
     >>>     TSAP
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with ETI_Value to obtain a day number > last day of month and then not in leap year and month /= december
     >>> ------------------
     >>> STATEMENT justified at row 604, col 16
     >>>   OTHER
     >>>     TSAP
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with ETI_Value to obtain a day number > last day of month and then not in leap year and month /= december
     >>> ------------------
     >>> STATEMENT justified at row 608, col 16
     >>>   OTHER
     >>>     TSAP
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with ETI_Value to obtain a day number > last day of month and then not in leap year and month = december
     >>> ------------------
     >>> STATEMENT justified at row 609, col 16
     >>>   OTHER
     >>>     TSAP
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed with ETI_Value to obtain a day number > last day of month and then not in leap year and month = december
     >>> ------------------
     >>> STATEMENT justified at row 568, col 10
     >>>   OTHER
     >>>     TSAP
     >>>     
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed on host enviroment to obtain a leap year through ETI_Value.
     >>> ------------------
     >>> CONDITION C01 justified for decision at row 568, col 19
     >>>   OTHER
     >>>     TSAP
     >>>     
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed on host enviroment to obtain a leap year through ETI_Value.
     >>> ------------------
     >>> CONDITION C02 justified for decision at row 568, col 19
     >>>   OTHER
     >>>     TSAP
     >>>     
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed on host enviroment to obtain a leap year through ETI_Value.
     >>> ------------------
     >>> CONDITION C03 justified for decision at row 568, col 19
     >>>   OTHER
     >>>     TSAP
     >>>     
     >>>     The lack of coverage is due to missing case. TSAP_ETI.GET_DATA should be stubbed on host enviroment to obtain a leap year through ETI_Value.
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Time_Mngr                                              :     100,0% (76/76)               100,0% (9/9)                 100,0% (8/8)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\time_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\transaction_tables.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\transaction_tables.2.ada
  Package: Transaction_Tables
    Check_Rate                                             :     100,0% (7/7)                                                                    
    To_Tsap_BC_Subaddress                                  :     100,0% (3/3)                 100,0% (1/1)                 100,0% (2/2)          
     >>> CONDITION C02 justified for decision at row 311, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     
     >>>     The lack of coverage is due to the condition that verifies "Subaddr". The passed value is constrained to its range, therefore is impossible to reach " (Subaddr <= Mil_1553_Types.Subaddress'Last) == FALSE ".
     >>> ------------------

    Trans_Is_Enabled                                       :     100,0% (1/1)                                                                    
    Rt_Is_Ebau                                             :     100,0% (5/5)                                                                    
     >>> STATEMENT justified at row 386, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     when others => null;
     >>>     Dev_Id is called with Mil_1553_Types.Idx_1 or Mil_1553_Types.Idx_2.
     >>> ------------------

    Convert_Bc_To_Not_Bc_Trans                             :     100,0% (10/10)                                                                  
     >>> STATEMENT justified at row 440, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     When others condition not reachable because Transaction.Type_of_TT is called only with TSAP_MIL1553_BC.BC2RT or TSAP_MIL1553_BC.RT2BC. In this specific case, the only types of transactions to be "reverted" are "RT_TO_BC" and "BC_TO_RT", for other types it makes not sense.
     >>> ------------------

    Convert_Not_Bc_To_Bc_Trans                             :     100,0% (4/4)                 100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 490, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     When this function is called at the procedure Initialize_Ebau1_Bc_Trans. The transaction with which is called this function, Sync_Trans.SYNC_BACKUP_EBAU1_TT,
     >>>     presents all the Tx_Rt_Addr's related to one EBAU, therefore the condition if ( Rt_Is_Ebau(Tx_Rt_Addr, Transaction.Bus) ) is always TRUE.
     >>>     Instead, not all Rx_Rt_Addr's of the  Sync_Trans.SYNC_BACKUP_EBAU1_TT corresponds to EBAU.
     >>>     Similar situation occurs when the functions is called by  Initialize_Ebau2_Bc_Trans.
     >>> ------------------
     >>> BRANCH FALSE justified at row 506, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     When this function is called at the procedure Initialize_Ebau1_Bc_Trans. The transaction with which is called this function, Sync_Trans.SYNC_BACKUP_EBAU1_TT,
     >>>     presents all the Tx_Rt_Addr's related to one EBAU, therefore the condition if ( Rt_Is_Ebau(Tx_Rt_Addr, Transaction.Bus) ) is always TRUE.
     >>>     Instead, not all Rx_Rt_Addr's of the  Sync_Trans.SYNC_BACKUP_EBAU1_TT corresponds to EBAU.
     >>>     Similar situation occurs when the functions is called by  Initialize_Ebau2_Bc_Trans.
     >>> ------------------
     >>> STATEMENT justified at row 509, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     When this function is called at the procedure Initialize_Ebau1_Bc_Trans. The transaction with which is called this function, Sync_Trans.SYNC_BACKUP_EBAU1_TT,
     >>>     presents all the Tx_Rt_Addr's related to one EBAU, therefore the condition if ( Rt_Is_Ebau(Tx_Rt_Addr, Transaction.Bus) ) is always TRUE.
     >>>     Instead, not all Rx_Rt_Addr's of the  Sync_Trans.SYNC_BACKUP_EBAU1_TT corresponds to EBAU.
     >>>     Similar situation occurs when the functions is called by  Initialize_Ebau2_Bc_Trans.
     >>> ------------------

    Add_To_List                                            :     100,0% (2/2)                                                                    
    Update_Rt_Bus_List                                     :     100,0% (7/7)                                                                    
     >>> STATEMENT justified at row 597, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT.
     >>> ------------------
     >>> STATEMENT justified at row 600, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT.
     >>> ------------------
     >>> STATEMENT justified at row 607, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The lack of coverage is dueto lack of transactions associated to this function with Transaction.Type_Of_TT =CMD2RT and Transaction.Type_Of_TT =CMD2RTWD messages.
     >>>     The code algorithms are developed to manage all possible conditions. In case of future changes, the code is ready to manage it.
     >>> ------------------
     >>> STATEMENT justified at row 611, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     All the possible values of Type_Of_TT are listed.
     >>> ------------------

    Update_Trans_Info                                      :     100,0% (8/8)                 100,0% (1/1)                                       
     >>> BRANCH TRUE justified at row 639, col 10
     >>>   OTHER
     >>>     HOST
     >>>     The coverage lack is due to Update_Trans_Info called always with Enable == False. To reach coverage it is needed to Stubb En_Dis == Enable on host environment.(Related to missing coverage of Tansaction_Tables.Change_Trans_Enable)
     >>> ------------------
     >>> STATEMENT justified at row 641, col 10
     >>>   OTHER
     >>>     HOST
     >>>     The coverage lack is due to Update_Trans_Info called always with Enable == False. To reach coverage it is needed to Stubb En_Dis == Enable on host environment.(Related to missing coverage of Tansaction_Tables.Change_Trans_Enable)
     >>> ------------------
     >>> STATEMENT justified at row 644, col 10
     >>>   OTHER
     >>>     HOST
     >>>     The coverage lack is due to Update_Trans_Info called always with Enable == False. To reach coverage it is needed to Stubb En_Dis == Enable on host environment.(Related to missing coverage of Tansaction_Tables.Change_Trans_Enable)
     >>> ------------------
     >>> STATEMENT justified at row 646, col 10
     >>>   OTHER
     >>>     HOST
     >>>     The coverage lack is due to Update_Trans_Info called always with Enable == False. To reach coverage it is needed to Stubb En_Dis == Enable on host environment.(Related to missing coverage of Tansaction_Tables.Change_Trans_Enable)
     >>> ------------------

    Add_Transaction_To_Table                               :     100,0% (63/63)               100,0% (6/6)                                       
     >>> STATEMENT justified at row 783, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT.
     >>> ------------------
     >>> STATEMENT justified at row 784, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT.
     >>> ------------------
     >>> STATEMENT justified at row 785, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT.
     >>> ------------------
     >>> STATEMENT justified at row 786, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT.
     >>> ------------------
     >>> STATEMENT justified at row 787, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT.
     >>> ------------------
     >>> STATEMENT justified at row 789, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT.
     >>> ------------------
     >>> STATEMENT justified at row 805, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT.
     >>> ------------------
     >>> BRANCH FALSE justified at row 805, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 806, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 809, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 810, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 811, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 813, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 816, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = TSAP_MIL1553_BC.RT2RT and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 822, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>      All the possible values of Type_Of_TT are listed, "CMD2RT" and "CMD2RTWD" messages handling are not used
     >>> ------------------
     >>> STATEMENT justified at row 823, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>      All the possible values of Type_Of_TT are listed, "CMD2RT" and "CMD2RTWD" messages handling are not used
     >>> ------------------
     >>> STATEMENT justified at row 825, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>      All the possible values of Type_Of_TT are listed, "CMD2RT" and "CMD2RTWD" messages handling are not used
     >>> ------------------
     >>> STATEMENT justified at row 840, col 13
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>      All the possible values of Type_Of_TT are listed, "CMD2RT" and "CMD2RTWD" messages handling are not used
     >>> ------------------
     >>> BRANCH FALSE justified at row 840, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = "CMD2RT" or"CMD2RTWD" and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 841, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = "CMD2RT" or"CMD2RTWD" and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 844, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = "CMD2RT" or"CMD2RTWD" and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 845, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = "CMD2RT" or"CMD2RTWD" and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 846, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = "CMD2RT" or"CMD2RTWD" and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 848, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = "CMD2RT" or"CMD2RTWD" and then Ret_Val /= RET_OK.
     >>> ------------------
     >>> STATEMENT justified at row 851, col 16
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     the lack of coverage is due to lack of transactions associated to this function with Transaction.Type_Of_TT = "CMD2RT" or"CMD2RTWD" and then Ret_Val /= RET_OK.
     >>> ------------------

    Lru_Transactions_Insert                                :     100,0% (6/6)                 100,0% (2/2)                                       
    Add_Transaction_To_Not_Bc_List                         :     100,0% (5/5)                 100,0% (2/2)                                       
     >>> BRANCH FALSE justified at row 1027, col 13
     >>>   OTHER
     >>>     HOST
     >>>     The lack of coverage is due to missing case. Rt_Is_Ebau(Tx_Rt_Addr, Transaction.Bus) should be forced to return False.
     >>> ------------------

    Not_Bc_Trans_Insert                                    :     100,0% (2/2)                                                                    
    Ebau_Not_Bc_Trans_Insert                               :     100,0% (3/3)                                                                    
    Add_Acyclic_Trans_To_Table                             :     100,0% (16/16)               100,0% (1/1)                                       
     >>> STATEMENT justified at row 1183, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     When others --> null. At the moment only BC-to-RT transactions are managed as Acyclic.
     >>> ------------------

    Update_Transaction_Flags                               :     100,0% (10/10)               100,0% (1/1)                                       
    Initialize_Ebau1_Bc_Trans                              :     100,0% (31/31)               100,0% (1/1)                                       
    Initialize_Ebau1_Not_Bc_Trans                          :     100,0% (1/1)                                                                    
    Initialize_Ebau2_Bc_Trans                              :     100,0% (33/33)               100,0% (1/1)                                       
    Initialize_Ebau2_Not_Bc_Trans                          :     100,0% (2/2)                                                                    
    Initialize_Ebau1_Wrap                                  :     100,0% (6/6)                                                                    
    Initialize_Ebau2_Wrap                                  :     100,0% (6/6)                                                                    
    Get_Trans_Info                                         :     100,0% (1/1)                                                                    
    Get_Inp_Not_Bc_Trans_Info                              :     100,0% (1/1)                                                                    
    Get_Outp_Not_Bc_Trans_Info                             :     100,0% (1/1)                                                                    
    Get_Inp_Sync_Msg_Info                                  :     100,0% (4/4)                 100,0% (1/1)                                       
    Get_Inp_Init_Msg_Info                                  :     100,0% (4/4)                 100,0% (1/1)                                       
    Scheduled_At_Frame                                     :     100,0% (3/3)                 100,0% (1/1)                                       
    Get_CT_Trans_Num                                       :     100,0% (1/1)                                                                    
    To_Tsap_RT_Subaddress                                  :     100,0% (3/3)                 100,0% (1/1)                 100,0% (2/2)          
     >>> CONDITION C02 justified for decision at row 2102, col 10
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     The lack of coverage is due to the condition that verifies "Subaddr". The passed value is constrained to its range, therefore is impossible to reach " (Subaddr <= Mil_1553_Types.Subaddress'Last) == FALSE ".
     >>> ------------------

    Initialize_Trans                                       :     100,0% (17/17)               100,0% (1/1)                                       
     >>> STATEMENT justified at row 2175, col 25
     >>>   DEFENSIVE CODE
     >>>     Defensive Code:
     >>>     when others => null;
     >>>     no other subaddress need to be considered for this device.
     >>> ------------------

    Disable_Rt_Trans                                       :     100,0% (9/9)                                                                    
    Enable_Acyclic_Trans                                   :     100,0% (24/24)               100,0% (3/3)                                       
    Get_Not_Bc_Trans_Lists                                 :     100,0% (18/18)               100,0% (4/4)                 100,0% (4/4)          
    Change_Trans_Enable                                    :     100,0% (7/7)                 100,0% (3/3)                                       
     >>> BRANCH TRUE justified at row 2441, col 13
     >>>   OTHER
     >>>     HOST
     >>>     The coverage lack is due to Change_Trans_Enable called always with En_Dis == Disable. To reach coverage it is needed to Stubb En_Dis == Enable on host environment.
     >>> ------------------
     >>> STATEMENT justified at row 2442, col 13
     >>>   OTHER
     >>>     HOST
     >>>     The coverage lack is due to Change_Trans_Enable called always with En_Dis == Disable. To reach coverage it is needed to Stubb En_Dis == Enable on host environment.
     >>> ------------------

    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Transaction_Tables                                     :     100,0% (324/324)             100,0% (33/33)               100,0% (8/8)          


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\transaction_tables_types.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\trims_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\trims_state.2.ada
  Package: Trims_State
    Get_Wing_Flap_Supply_Voltage                           :     100,0% (7/7)                 100,0% (2/2)                  75,0% (3/4)          
    Set_Wing_Flap_Supply_Voltage                           :     100,0% (2/2)                                                                    
    Get_Wing_Flap_Position                                 :     100,0% (7/7)                 100,0% (2/2)                  75,0% (3/4)          
    Set_Wing_Flap_Position                                 :     100,0% (2/2)                                                                    
    Get_Wing_Flap_Symmetry                                 :     100,0% (2/2)                                                                    
    Set_Wing_Flap_Symmetry                                 :     100,0% (2/2)                                                                    
    Get_Term_Wing_Flap_Position_Percent                    :     100,0% (23/23)               100,0% (4/4)                 100,0% (5/5)          
     >>> CONDITION C02 justified for decision at row 414, col 10
     >>>   OTHER
     >>>     TSAP
     >>>     The coverage lack is due to missing case. Wing_Flap_Position_Mon(Side).Validity should be stimulated stubbing TSAP_ANALOG_IN.GET_VALUE, with Analog_Types.Wing_Flap_Position_Index, to Ret_Val different from TSAP_TYPES.RET_OK
     >>> ------------------
     >>> CONDITION C04 justified for decision at row 414, col 10
     >>>   OTHER
     >>>     TSAP
     >>>     The coverage lack is due to missing case. Wing_Flap_Supply_Voltage_Mon(Side).Value should be stimulated stubbing TSAP_ANALOG_IN.GET_VALUE, with Analog_Types.Wing_Flap_Supply_Voltage_Index, to be higher than Supply_Voltage_Upper_Bound
     >>> ------------------

    Get_Term_Position_Delta                                :     100,0% (9/9)                 100,0% (2/2)                 100,0% (2/2)          
    Get_Term_Flaps_Position                                :     100,0% (24/24)               100,0% (4/4)                 100,0% (8/8)          
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Trims_State                                            :     100,0% (78/78)               100,0% (14/14)                91,3% (21/23)        


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\wrap_manage.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\wrap_manage.2.ada
  Package: Wrap_Manage
    Get_Wrap_Around_Table                                  :     100,0% (1/1)                                                                    
    Process_Wrap_Input_Msg                                 :     100,0% (6/6)                 100,0% (1/1)                                       
    Prepare_Wrap_Output_Msg                                :     100,0% (4/4)                 100,0% (1/1)                                       
    Reset_Wrap                                             :     100,0% (4/4)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Wrap_Manage                                            :     100,0% (15/15)               100,0% (2/2)                                       


File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\wrap_trans.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\yoke_state.1.ada

File: C:\WRK\TMP\isCover\EBAU\APSW_iscover\yoke_state.2.ada
  Package: Yoke_State
    Get_Yoke_Hush_Button                                   :     100,0% (9/9)                 100,0% (2/2)                 100,0% (4/4)          
    Set_Yoke_Hush_Button                                   :     100,0% (2/2)                                                                    
    <elaboration_body>                                     :                                                                                     
    -------------------------------------------------------
    Yoke_State                                             :     100,0% (11/11)               100,0% (2/2)                 100,0% (4/4)          


-----------------------------------------------------------
Total                                                      :      99,9% (7063/7068)            99,6% (686/689)              98,7% (307/311)      



-------------------------
Result files used for coverage:
  [19] E1-TP1.1-FINO-STEP-5 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP1.1-FINO-STEP-5.log
          - imported time: 20/02/2023 - 15:52:27
          - blocks used: 1/1
  [20] E1-TP1.2-FINO-STEP-5 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP1.2-FINO-STEP-5.log
          - imported time: 20/02/2023 - 15:52:27
          - blocks used: 1/1
  [21] E1-TP1.3-FINO-STEP-3 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP1.3-FINO-STEP-3.log
          - imported time: 20/02/2023 - 15:52:27
          - blocks used: 1/1
  [22] E1-TP1.4-FINO-STEP-4 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP1.4-FINO-STEP-4.log
          - imported time: 20/02/2023 - 15:52:27
          - blocks used: 1/1
  [42] E1-TP10.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP10.0.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [43] E1-TP11.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP11.0.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [44] E1-TP12.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP12.0.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [45] E1-TP13.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP13.0.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [46] E1-TP14.0-STEP-10 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP14.0-STEP-10.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [47] E1-TP14.0-STEP-12 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP14.0-STEP-12.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [23] E1-TP1-FINO-STEP-7 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP1-FINO-STEP-7.log
          - imported time: 20/02/2023 - 15:52:27
          - blocks used: 3/3
  [24] E1-TP1-FINO-STEP-8 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP1-FINO-STEP-8.log
          - imported time: 20/02/2023 - 15:52:27
          - blocks used: 2/2
  [25] E1-TP2.1-FINO-STEP-35 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP2.1-FINO-STEP-35.log
          - imported time: 20/02/2023 - 15:52:27
          - blocks used: 1/1
  [26] E1-TP2.1-FINO-STEP-43 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP2.1-FINO-STEP-43.log
          - imported time: 20/02/2023 - 15:52:27
          - blocks used: 1/1
  [27] E1-TP2.2 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP2.2.log
          - imported time: 20/02/2023 - 15:52:27
          - blocks used: 1/1
  [31] E1-TP2.3-STEP-17 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP2.3-STEP-17.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [28] E1-TP2.3-STEP-3 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP2.3-STEP-3.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [29] E1-TP2.3-STEP-6 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP2.3-STEP-6.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [30] E1-TP2.3-STEP-9 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP2.3-STEP-9.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [32] E1-TP3.1 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP3.1.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [33] E1-TP3.2 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP3.2.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [34] E1-TP4.1 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP4.1.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [35] E1-TP4.2 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP4.2.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [36] E1-TP5.1 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP5.1.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [37] E1-TP5.2 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP5.2.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [38] E1-TP6.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP6.0.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [39] E1-TP7.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP7.0.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [40] E1-TP8.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP8.0.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [41] E1-TP9.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E1-TP9.0.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [48] E2-TP1.1-FINO-STEP-5 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP1.1-FINO-STEP-5.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [49] E2-TP1.2-FINO-STEP-5 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP1.2-FINO-STEP-5.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [50] E2-TP1.3-FINO-STEP-3 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP1.3-FINO-STEP-3.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [51] E2-TP1.4-FINO-STEP-4 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP1.4-FINO-STEP-4.log
          - imported time: 20/02/2023 - 15:52:28
          - blocks used: 1/1
  [71] E2-TP10.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP10.0.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [72] E2-TP11.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP11.0.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [73] E2-TP12.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP12.0.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [74] E2-TP13.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP13.0.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [75] E2-TP14.0-STEP-10 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP14.0-STEP-10.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [76] E2-TP14.0-STEP-12 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP14.0-STEP-12.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [52] E2-TP1-FINO-STEP-6 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP1-FINO-STEP-6.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 2/2
  [53] E2-TP1-FINO-STEP-9 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP1-FINO-STEP-9.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 2/2
  [54] E2-TP2.1-FINO-STEP-35 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP2.1-FINO-STEP-35.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [55] E2-TP2.1-FINO-STEP-43 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP2.1-FINO-STEP-43.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [56] E2-TP2.2 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP2.2.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [60] E2-TP2.3-STEP-17 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP2.3-STEP-17.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [57] E2-TP2.3-STEP-3 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP2.3-STEP-3.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [58] E2-TP2.3-STEP-6 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP2.3-STEP-6.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [59] E2-TP2.3-STEP-9 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP2.3-STEP-9.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [61] E2-TP3.1 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP3.1.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [62] E2-TP3.2 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP3.2.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [63] E2-TP4.1 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP4.1.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [64] E2-TP4.2 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP4.2.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [65] E2-TP5.1 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP5.1.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [66] E2-TP5.2 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP5.2.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [67] E2-TP6.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP6.0.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [68] E2-TP7.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP7.0.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [69] E2-TP8.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP8.0.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [70] E2-TP9.0 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA_EBAU_BCK\E2-TP9.0.log
          - imported time: 20/02/2023 - 15:52:29
          - blocks used: 1/1
  [1] EBAU1-2023_01_30_135740 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA E-BAU 4.3.2(BENCH)\EBAU1-2023_01_30_135740.log
          - imported time: 20/02/2023 - 15:51:40
          - blocks used: 112/112
  [2] EBAU1-2023_01_31_082705 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA E-BAU 4.3.2(BENCH)\EBAU1-2023_01_31_082705.log
          - imported time: 20/02/2023 - 15:51:40
          - blocks used: 32/32
  [3] EBAU1-2023_02_01_102628 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA E-BAU 4.3.2(BENCH)\EBAU1-2023_02_01_102628.log
          - imported time: 20/02/2023 - 15:51:41
          - blocks used: 17/17
  [4] EBAU1-2023_02_01_141519 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA E-BAU 4.3.2(BENCH)\EBAU1-2023_02_01_141519.log
          - imported time: 20/02/2023 - 15:51:41
          - blocks used: 6/6
  [5] EBAU2-2023_01_30_135741 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA E-BAU 4.3.2(BENCH)\EBAU2-2023_01_30_135741.log
          - imported time: 20/02/2023 - 15:51:42
          - blocks used: 112/112
  [6] EBAU2-2023_01_31_082705 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA E-BAU 4.3.2(BENCH)\EBAU2-2023_01_31_082705.log
          - imported time: 20/02/2023 - 15:51:42
          - blocks used: 32/32
  [7] EBAU2-2023_02_01_102629 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA E-BAU 4.3.2(BENCH)\EBAU2-2023_02_01_102629.log
          - imported time: 20/02/2023 - 15:51:42
          - blocks used: 17/17
  [8] EBAU2-2023_02_01_141519 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA E-BAU 4.3.2(BENCH)\EBAU2-2023_02_01_141519.log
          - imported time: 20/02/2023 - 15:51:43
          - blocks used: 6/6
  [9] putty_20230207_103740_COM1_stca_tg04tc23 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA EBAU 4.3.2 (MUP)\putty_20230207_103740_COM1_stca_tg04tc23.log
          - imported time: 20/02/2023 - 15:52:01
          - blocks used: 1/1
  [10] putty_20230207_103740_COM2_stca_tg04tc23 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA EBAU 4.3.2 (MUP)\putty_20230207_103740_COM2_stca_tg04tc23.log
          - imported time: 20/02/2023 - 15:52:01
          - blocks used: 1/1
  [11] putty_20230207_105740_COM1_stca_tg04tc24 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA EBAU 4.3.2 (MUP)\putty_20230207_105740_COM1_stca_tg04tc24.log
          - imported time: 20/02/2023 - 15:52:01
          - blocks used: 1/1
  [12] putty_20230207_105740_COM2_stca_tg04tc24 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA EBAU 4.3.2 (MUP)\putty_20230207_105740_COM2_stca_tg04tc24.log
          - imported time: 20/02/2023 - 15:52:01
          - blocks used: 1/1
  [13] putty_20230207_110628_COM1_stca_tg04tc25 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA EBAU 4.3.2 (MUP)\putty_20230207_110628_COM1_stca_tg04tc25.log
          - imported time: 20/02/2023 - 15:52:01
          - blocks used: 1/1
  [14] putty_20230207_110628_COM2_stca_tg04tc25 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA EBAU 4.3.2 (MUP)\putty_20230207_110628_COM2_stca_tg04tc25.log
          - imported time: 20/02/2023 - 15:52:01
          - blocks used: 1/1
  [15] putty_20230207_110953_COM1_stca_tg04tc26 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA EBAU 4.3.2 (MUP)\putty_20230207_110953_COM1_stca_tg04tc26.log
          - imported time: 20/02/2023 - 15:52:01
          - blocks used: 1/1
  [16] putty_20230207_110954_COM2_stca_tg04tc26 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA EBAU 4.3.2 (MUP)\putty_20230207_110954_COM2_stca_tg04tc26.log
          - imported time: 20/02/2023 - 15:52:01
          - blocks used: 1/1
  [17] putty_20230207_111339_COM1_stca_tg04tc27 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA EBAU 4.3.2 (MUP)\putty_20230207_111339_COM1_stca_tg04tc27.log
          - imported time: 20/02/2023 - 15:52:02
          - blocks used: 1/1
  [18] putty_20230207_111339_COM2_stca_tg04tc27 - C:\WRK\TMP\isCover\EBAU\isCover_Result\STCA EBAU 4.3.2 (MUP)\putty_20230207_111339_COM2_stca_tg04tc27.log
          - imported time: 20/02/2023 - 15:52:02
          - blocks used: 1/1
  [85] putty_20230214_092917_COM1 - C:\WRK\TMP\isCover\EBAU\isCover_Result\logs_EBAU_STCA_TSAP_2023-02-14\logs_86893401_SHUTDOWN\putty_20230214_092917_COM1.log
          - imported time: 20/02/2023 - 15:53:04
          - blocks used: 1/1
  [83] putty_20230214_094038_COM1 - C:\WRK\TMP\isCover\EBAU\isCover_Result\logs_EBAU_STCA_TSAP_2023-02-14\logs_86893402_INIT\putty_20230214_094038_COM1.log
          - imported time: 20/02/2023 - 15:53:03
          - blocks used: 1/1
  [84] putty_20230214_094038_COM2 - C:\WRK\TMP\isCover\EBAU\isCover_Result\logs_EBAU_STCA_TSAP_2023-02-14\logs_86893402_INIT\putty_20230214_094038_COM2.log
          - imported time: 20/02/2023 - 15:53:04
          - blocks used: 1/1
  [81] putty_20230214_094626_COM1 - C:\WRK\TMP\isCover\EBAU\isCover_Result\logs_EBAU_STCA_TSAP_2023-02-14\logs_86893403_TT\putty_20230214_094626_COM1.log
          - imported time: 20/02/2023 - 15:53:03
          - blocks used: 1/1
  [82] putty_20230214_094626_COM2 - C:\WRK\TMP\isCover\EBAU\isCover_Result\logs_EBAU_STCA_TSAP_2023-02-14\logs_86893403_TT\putty_20230214_094626_COM2.log
          - imported time: 20/02/2023 - 15:53:03
          - blocks used: 1/1
  [79] putty_20230214_095121_COM1 - C:\WRK\TMP\isCover\EBAU\isCover_Result\logs_EBAU_STCA_TSAP_2023-02-14\logs_86893404_BACKUP\putty_20230214_095121_COM1.log
          - imported time: 20/02/2023 - 15:53:03
          - blocks used: 1/1
  [80] putty_20230214_095121_COM2 - C:\WRK\TMP\isCover\EBAU\isCover_Result\logs_EBAU_STCA_TSAP_2023-02-14\logs_86893404_BACKUP\putty_20230214_095121_COM2.log
          - imported time: 20/02/2023 - 15:53:03
          - blocks used: 1/1
  [77] putty_20230214_095639_COM1 - C:\WRK\TMP\isCover\EBAU\isCover_Result\logs_EBAU_STCA_TSAP_2023-02-14\logs_86893405_CBIT\putty_20230214_095639_COM1.log
          - imported time: 20/02/2023 - 15:53:03
          - blocks used: 1/1
  [78] putty_20230214_095639_COM2 - C:\WRK\TMP\isCover\EBAU\isCover_Result\logs_EBAU_STCA_TSAP_2023-02-14\logs_86893405_CBIT\putty_20230214_095639_COM2.log
          - imported time: 20/02/2023 - 15:53:03
          - blocks used: 1/1



-------------------------
Report generated by isCover Ver. 3.1.11

