.TH "CMSIS_core_register" 3 "Viernes, 14 de Septiembre de 2018" "Ejercicio 1 - TP 5" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CMSIS_core_register \- Defines and Type Definitions
.PP
Type definitions and defines for Cortex-M processor based devices\&.  

.SS "M칩dulos"

.in +1c
.ti -1c
.RI "\fBStatus and Control Registers\fP"
.br
.RI "\fICore Register type definitions\&. \fP"
.ti -1c
.RI "\fBNested Vectored Interrupt Controller (NVIC)\fP"
.br
.RI "\fIType definitions for the NVIC Registers\&. \fP"
.ti -1c
.RI "\fBSystem Control Block (SCB)\fP"
.br
.RI "\fIType definitions for the System Control Block Registers\&. \fP"
.ti -1c
.RI "\fBSystem Tick Timer (SysTick)\fP"
.br
.RI "\fIType definitions for the System Timer Registers\&. \fP"
.ti -1c
.RI "\fBCore Debug Registers (CoreDebug)\fP"
.br
.RI "\fICortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor\&. Therefore they are not covered by the Cortex-M0 header file\&. \fP"
.ti -1c
.RI "\fBCore Definitions\fP"
.br
.RI "\fIDefinitions for base addresses, unions, and structures\&. \fP"
.ti -1c
.RI "\fBSystem Controls not in SCB (SCnSCB)\fP"
.br
.RI "\fIType definitions for the System Control and ID Register not in the SCB\&. \fP"
.ti -1c
.RI "\fBInstrumentation Trace Macrocell (ITM)\fP"
.br
.RI "\fIType definitions for the Instrumentation Trace Macrocell (ITM) \fP"
.ti -1c
.RI "\fBData Watchpoint and Trace (DWT)\fP"
.br
.RI "\fIType definitions for the Data Watchpoint and Trace (DWT) \fP"
.ti -1c
.RI "\fBTrace Port Interface (TPI)\fP"
.br
.RI "\fIType definitions for the Trace Port Interface (TPI) \fP"
.in -1c
.SH "Descripci칩n detallada"
.PP 
Type definitions and defines for Cortex-M processor based devices\&. 


.SH "Autor"
.PP 
Generado autom치ticamente por Doxygen para Ejercicio 1 - TP 5 del c칩digo fuente\&.
