// Seed: 3175857962
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout id_12;
  output id_11;
  inout id_10;
  output id_9;
  input id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_9 = id_5 ^ id_10;
  logic id_12;
  assign id_12 = id_7[1||1||1||1];
endmodule
