0.6
2018.2
Jul 26 2018
18:27:14
/home/exposedbuckle48/Documents/Semester_5/DSD/Homework_1/Homework_1/Homework_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/exposedbuckle48/Documents/Semester_5/DSD/Homework_1/Homework_1/Homework_1.srcs/sim_1/new/simple_logic_circuit_testbench.v,1537904822,verilog,,,,simple_logic_circuit_testbench,,,,,,,,
/home/exposedbuckle48/Documents/Semester_5/DSD/Homework_1/Homework_1/Homework_1.srcs/sources_1/new/simple_logic_circuit.v,1537721428,verilog,,/home/exposedbuckle48/Documents/Semester_5/DSD/Homework_1/Homework_1/Homework_1.srcs/sim_1/new/simple_logic_circuit_testbench.v,,simple_logic_circuit,,,,,,,,
