Date,Time,Name,Category,Hash,Comments
2024-08-21,13:37:47,chip_testchip_test_testdevice,Debug,0000,Empty
2024-08-21,13:38:26,chip_testchip_test_testdevice,Debug,0001,Empty
2024-08-21,13:39:02,chip_testchip_test_testdevice,Debug,0002,Empty
2024-08-21,13:39:37,chip_testchip_test_testdevice,Debug,0003,Empty
2024-08-21,13:41:21,chip_testchip_test_testdevice,Debug,0004,Empty
2024-08-21,13:44:46,chip_testchip_test_testdevice,Debug,0005,Empty
2024-08-21,13:45:52,chip_testchip_test_testdevice,Debug,0006,Empty
2024-08-21,13:46:10,chip_testchip_test_testdevice,Debug,0007,Empty
2024-08-21,13:47:04,chip_testchip_test_testdevice,Debug,0008,Header and Title Included
2024-08-21,13:50:59,chip_testchip_test_testdevice,Debug,0009,
2024-08-21,21:01:27,chip_testchip_test_testdevice,Debug,0010,
2024-08-21,21:02:11,chip_testchip_test_testdevice,Debug,0011,
2024-08-22,19:31:10,chip_chip_device_device,Dir_Write,0000,NIRRAM Direct Write Test
2024-08-22,19:33:31,chip_chip_device_device,Dir_Write,0001,NIRRAM Direct Write Test
2024-08-22,19:34:11,chip_chip_device_device,Dir_Write,0002,NIRRAM Direct Write Test
2024-08-22,19:34:36,chip_chip_device_device,Dir_Write,0003,NIRRAM Direct Write Test
2024-08-22,19:35:26,chip_chip_device_device,Dir_Write,0004,NIRRAM Direct Write Test
2024-08-22,19:39:23,chip_chip_device_device,Dir_Write,0005,NIRRAM Direct Write Test
2024-08-22,19:41:38,chip_chip_device_device,Dir_Write,0006,NIRRAM Direct Write Test
2024-08-22,19:42:15,chip_chip_device_device,Dir_Write,0007,NIRRAM Direct Write Test
2024-08-22,19:43:20,chip_chip_device_device,Dir_Write,0008,NIRRAM Direct Write Test
2024-08-22,19:43:50,chip_chip_device_device,Dir_Write,0009,NIRRAM Direct Write Test
2024-08-22,19:44:17,chip_chip_device_device,Dir_Write,0010,NIRRAM Direct Write Test
2024-08-22,19:49:11,chip_chip_device_device,Dir_Write,0011,NIRRAM Direct Write Test
2024-08-22,19:50:04,chip_chip_device_device,Dir_Write,0012,NIRRAM Direct Write Test
2024-08-22,19:50:11,chip_chip_device_device,Dir_Write,0013,NIRRAM Direct Write Test
2024-08-22,19:51:10,chip_chip_device_device,Dir_Write,0014,NIRRAM Direct Write Test
2024-08-22,19:51:18,chip_chip_device_device,Dir_Write,0015,NIRRAM Direct Write Test
2024-08-22,19:51:28,chip_chip_device_device,Dir_Write,0016,NIRRAM Direct Write Test
2024-08-22,19:52:20,chip_chip_device_device,Dir_Write,0017,NIRRAM Direct Write Test
2024-08-22,19:53:58,chip_chip_device_device,Dir_Write,0018,NIRRAM Direct Write Test
2024-08-22,19:54:10,chip_chip_device_device,Dir_Write,0019,NIRRAM Direct Write Test
2024-08-22,19:55:14,chip_chip_device_device,Dir_Write,0020,NIRRAM Direct Write Test
2024-08-22,19:55:24,chip_chip_device_device,Dir_Write,0021,NIRRAM Direct Write Test
2024-08-22,19:55:36,chip_chip_device_device,Dir_Write,0022,NIRRAM Direct Write Test
2024-08-22,19:56:22,chip_chip_device_device,Dir_Write,0023,NIRRAM Direct Write Test
2024-08-22,19:57:16,chip_chip_device_device,Dir_Write,0024,NIRRAM Direct Write Test
2024-08-22,19:58:17,chip_chip_device_device,Dir_Write,0025,NIRRAM Direct Write Test
2024-08-22,19:59:13,chip_chip_device_device,Dir_Write,0026,NIRRAM Direct Write Test
2024-08-22,19:59:24,chip_chip_device_device,Dir_Write,0027,NIRRAM Direct Write Test
2024-08-22,19:59:31,chip_chip_device_device,Dir_Write,0028,NIRRAM Direct Write Test
2024-08-22,20:00:24,chip_chip_device_device,Dir_Write,0029,NIRRAM Direct Write Test
2024-08-22,20:02:31,chip_chip_device_device,Dir_Write,0030,NIRRAM Direct Write Test
2024-08-22,20:02:39,chip_chip_device_device,Dir_Write,0031,NIRRAM Direct Write Test
2024-08-22,20:02:49,chip_chip_device_device,Dir_Write,0032,NIRRAM Direct Write Test
2024-08-22,20:02:56,chip_chip_device_device,Dir_Write,0033,NIRRAM Direct Write Test
2024-08-22,20:03:07,chip_chip_device_device,Dir_Write,0034,NIRRAM Direct Write Test
2024-08-22,20:05:23,chip_chip_device_device,Dir_Write,0035,NIRRAM Direct Write Test
2024-08-22,20:05:42,chip_chip_device_device,Dir_Write,0036,NIRRAM Direct Write Test
2024-08-22,20:06:30,chip_chip_device_device,Dir_Write,0037,NIRRAM Direct Write Test
2024-08-22,20:07:35,chip_chip_device_device,Dir_Write,0038,NIRRAM Direct Write Test
2024-08-22,20:09:29,chip_chip_device_device,Dir_Write,0039,NIRRAM Direct Write Test
2024-08-22,20:15:00,chip_chip_device_device,Dir_Write,0040,NIRRAM Direct Write Test
2024-08-22,20:17:15,chip_chip_device_device,Dir_Write,0041,NIRRAM Direct Write Test
2024-08-22,20:37:52,chip_chip_device_device,Dir_Write,0042,NIRRAM Direct Write Test
2024-08-22,20:38:07,chip_chip_device_device,Dir_Write,0043,NIRRAM Direct Write Test
2024-08-22,20:38:15,chip_chip_device_device,Dir_Write,0044,NIRRAM Direct Write Test
2024-08-22,20:38:22,chip_chip_device_device,Dir_Write,0045,NIRRAM Direct Write Test
2024-08-22,20:39:43,chip_chip_device_device,Dir_Write,0046,NIRRAM Direct Write Test
2024-08-22,20:39:52,chip_chip_device_device,Dir_Write,0047,NIRRAM Direct Write Test
2024-08-22,20:40:08,chip_chip_device_device,Dir_Write,0048,NIRRAM Direct Write Test
2024-08-22,20:40:19,chip_chip_device_device,Dir_Write,0049,NIRRAM Direct Write Test
2024-08-22,20:41:17,chip_chip_device_device,Dir_Write,0050,NIRRAM Direct Write Test
2024-08-22,20:41:58,chip_chip_device_device,Dir_Write,0051,NIRRAM Direct Write Test
2024-08-22,20:42:36,chip_chip_device_device,Dir_Write,0052,NIRRAM Direct Write Test
2024-08-22,20:43:18,chip_chip_device_device,Dir_Write,0053,NIRRAM Direct Write Test
2024-08-22,20:43:28,chip_chip_device_device,Dir_Write,0054,NIRRAM Direct Write Test
2024-08-22,20:44:47,chip_chip_device_device,Dir_Write,0055,NIRRAM Direct Write Test
2024-08-22,20:44:55,chip_chip_device_device,Dir_Write,0056,NIRRAM Direct Write Test
2024-08-22,20:45:02,chip_chip_device_device,Dir_Write,0057,NIRRAM Direct Write Test
2024-08-22,20:45:37,chip_chip_device_device,Dir_Write,0058,NIRRAM Direct Write Test
2024-08-22,20:45:54,chip_chip_device_device,Dir_Write,0059,NIRRAM Direct Write Test
2024-08-22,20:46:53,chip_chip_device_device,Dir_Write,0060,NIRRAM Direct Write Test
2024-08-23,11:56:06,chip_chip_device_device,Dir_Write,0000,NIRRAM Direct Write Test
2024-08-23,13:02:31,chip_chip_device_device,Dir_Write,0001,NIRRAM Direct Write Test
2024-08-23,13:02:56,chip_chip_device_device,Dir_Write,0002,NIRRAM Direct Write Test
2024-08-23,13:11:49,chip_chip_device_device,Dir_Write,0003,NIRRAM Direct Write Test
2024-08-23,13:12:27,chip_chip_device_device,Dir_Write,0004,NIRRAM Direct Write Test
2024-08-23,13:12:43,chip_chip_device_device,Dir_Write,0005,NIRRAM Direct Write Test
2024-08-23,13:13:10,chip_chip_device_device,Dir_Write,0006,NIRRAM Direct Write Test
2024-08-23,13:14:37,chip_chip_device_device,Dir_Write,0007,NIRRAM Direct Write Test
2024-08-23,13:14:44,chip_chip_device_device,Dir_Write,0008,NIRRAM Direct Write Test
2024-08-23,13:15:32,chip_chip_device_device,Dir_Write,0009,NIRRAM Direct Write Test
2024-08-23,13:15:45,chip_chip_device_device,Dir_Write,0010,NIRRAM Direct Write Test
2024-08-23,13:16:53,chip_chip_device_device,Dir_Write,0011,NIRRAM Direct Write Test
2024-08-23,13:17:15,chip_chip_device_device,Dir_Write,0012,NIRRAM Direct Write Test
2024-08-23,13:17:45,chip_chip_device_device,Dir_Write,0013,NIRRAM Direct Write Test
2024-08-23,13:22:13,chip_chip_device_device,Dir_Write,0014,NIRRAM Direct Write Test
2024-08-23,13:27:52,chip_chip_device_device,Dir_Write,0015,NIRRAM Direct Write Test
2024-08-23,13:28:02,chip_chip_device_device,Dir_Write,0016,NIRRAM Direct Write Test
2024-08-23,13:28:11,chip_chip_device_device,Dir_Write,0017,NIRRAM Direct Write Test
2024-08-23,13:28:40,chip_chip_device_device,Dir_Write,0018,NIRRAM Direct Write Test
2024-08-23,13:29:57,chip_chip_device_device,Dir_Write,0019,NIRRAM Direct Write Test
2024-08-23,13:30:06,chip_chip_device_device,Dir_Write,0020,NIRRAM Direct Write Test
2024-08-23,13:31:22,chip_chip_device_device,Dir_Write,0021,NIRRAM Direct Write Test
2024-08-23,13:32:35,chip_chip_device_device,Dir_Write,0022,NIRRAM Direct Write Test
2024-08-23,13:35:47,chip_chip_device_device,Dir_Write,0023,NIRRAM Direct Write Test
2024-08-23,13:36:55,chip_chip_device_device,Dir_Write,0024,NIRRAM Direct Write Test
2024-08-23,13:37:57,chip_chip_device_device,Dir_Write,0025,NIRRAM Direct Write Test
2024-08-23,13:38:56,chip_chip_device_device,Dir_Write,0026,NIRRAM Direct Write Test
2024-08-23,13:40:02,chip_chip_device_device,Dir_Write,0027,NIRRAM Direct Write Test
2024-08-23,13:40:08,chip_chip_device_device,Dir_Write,0028,NIRRAM Direct Write Test
2024-08-23,13:41:04,chip_chip_device_device,Dir_Write,0029,NIRRAM Direct Write Test
2024-08-23,13:41:19,chip_chip_device_device,Dir_Write,0030,NIRRAM Direct Write Test
2024-08-23,13:42:40,chip_chip_device_device,Dir_Write,0031,NIRRAM Direct Write Test
2024-08-23,13:43:43,chip_chip_device_device,Dir_Write,0032,NIRRAM Direct Write Test
2024-08-23,13:44:47,chip_chip_device_device,Dir_Write,0033,NIRRAM Direct Write Test
2024-08-23,13:45:46,chip_chip_device_device,Dir_Write,0034,NIRRAM Direct Write Test
2024-08-23,13:46:00,chip_chip_device_device,Dir_Write,0035,NIRRAM Direct Write Test
2024-08-23,13:46:14,chip_chip_device_device,Dir_Write,0036,NIRRAM Direct Write Test
2024-08-23,13:46:19,chip_chip_device_device,Dir_Write,0037,NIRRAM Direct Write Test
2024-08-23,13:48:48,chip_chip_device_device,Dir_Write,0038,NIRRAM Direct Write Test
2024-08-23,13:51:51,chip_chip_device_device,Dir_Write,0039,NIRRAM Direct Write Test
2024-08-23,13:53:10,chip_chip_device_device,Dir_Write,0040,NIRRAM Direct Write Test
2024-08-23,13:53:48,chip_chip_device_device,Dir_Write,0041,NIRRAM Direct Write Test
2024-08-23,13:55:05,chip_chip_device_device,Dir_Write,0042,NIRRAM Direct Write Test
2024-08-23,13:55:59,chip_chip_device_device,Dir_Write,0043,NIRRAM Direct Write Test
2024-08-23,13:56:52,chip_chip_device_device,Dir_Write,0044,NIRRAM Direct Write Test
2024-08-23,13:57:13,chip_chip_device_device,Dir_Write,0045,NIRRAM Direct Write Test
2024-08-23,13:57:35,chip_chip_device_device,Dir_Write,0046,NIRRAM Direct Write Test
2024-08-23,13:58:12,chip_chip_device_device,Dir_Write,0047,NIRRAM Direct Write Test
2024-08-23,13:59:29,chip_chip_device_device,Dir_Write,0048,NIRRAM Direct Write Test
2024-08-23,14:00:08,chip_chip_device_device,Dir_Write,0049,NIRRAM Direct Write Test
2024-08-23,14:03:14,chip_chip_device_device,Dir_Write,0050,NIRRAM Direct Write Test
2024-08-23,14:04:38,chip_chip_device_device,Dir_Write,0051,NIRRAM Direct Write Test
2024-08-23,14:06:02,chip_chip_device_device,Dir_Write,0052,NIRRAM Direct Write Test
2024-08-23,14:07:15,chip_chip_device_device,Dir_Write,0053,NIRRAM Direct Write Test
2024-08-23,14:08:14,chip_chip_device_device,Dir_Write,0054,NIRRAM Direct Write Test
2024-08-23,14:08:19,chip_chip_device_device,Dir_Write,0055,NIRRAM Direct Write Test
2024-08-23,14:09:06,chip_chip_device_device,Dir_Write,0056,NIRRAM Direct Write Test
2024-08-23,14:09:39,chip_chip_device_device,Dir_Write,0057,NIRRAM Direct Write Test
2024-08-23,14:09:57,chip_chip_device_device,Dir_Write,0058,NIRRAM Direct Write Test
2024-08-23,14:10:10,chip_chip_device_device,Dir_Write,0059,NIRRAM Direct Write Test
2024-08-23,14:10:19,chip_chip_device_device,Dir_Write,0060,NIRRAM Direct Write Test
2024-08-23,14:10:33,chip_chip_device_device,Dir_Write,0061,NIRRAM Direct Write Test
2024-08-23,14:11:27,chip_chip_device_device,Dir_Write,0062,NIRRAM Direct Write Test
2024-08-23,14:11:38,chip_chip_device_device,Dir_Write,0063,NIRRAM Direct Write Test
2024-08-23,14:11:44,chip_chip_device_device,Dir_Write,0064,NIRRAM Direct Write Test
2024-08-23,14:11:59,chip_chip_device_device,Dir_Write,0065,NIRRAM Direct Write Test
2024-08-23,14:12:08,chip_chip_device_device,Dir_Write,0066,NIRRAM Direct Write Test
2024-08-23,14:12:16,chip_chip_device_device,Dir_Write,0067,NIRRAM Direct Write Test
2024-08-23,14:14:05,chip_chip_device_device,Dir_Write,0068,NIRRAM Direct Write Test
2024-08-23,14:15:15,chip_chip_device_device,Dir_Write,0069,NIRRAM Direct Write Test
2024-08-23,14:15:31,chip_chip_device_device,Dir_Write,0070,NIRRAM Direct Write Test
2024-08-23,14:17:17,chip_chip_device_device,Dir_Write,0071,NIRRAM Direct Write Test
2024-08-23,14:18:00,chip_chip_device_device,Dir_Write,0072,NIRRAM Direct Write Test
2024-08-23,14:18:50,chip_chip_device_device,Dir_Write,0073,NIRRAM Direct Write Test
2024-08-23,14:19:32,chip_chip_device_device,Dir_Write,0074,NIRRAM Direct Write Test
2024-08-23,14:21:33,chip_chip_device_device,Dir_Write,0075,NIRRAM Direct Write Test
2024-08-23,14:21:51,chip_chip_device_device,Dir_Write,0076,NIRRAM Direct Write Test
2024-08-23,14:22:09,chip_chip_device_device,Dir_Write,0077,NIRRAM Direct Write Test
2024-08-23,14:23:05,chip_chip_device_device,Dir_Write,0078,NIRRAM Direct Write Test
2024-08-23,14:23:29,chip_chip_device_device,Dir_Write,0079,NIRRAM Direct Write Test
2024-08-23,14:23:54,chip_chip_device_device,Dir_Write,0080,NIRRAM Direct Write Test
2024-08-23,14:24:03,chip_chip_device_device,Dir_Write,0081,NIRRAM Direct Write Test
2024-08-23,14:24:15,chip_chip_device_device,Dir_Write,0082,NIRRAM Direct Write Test
2024-08-23,14:24:26,chip_chip_device_device,Dir_Write,0083,NIRRAM Direct Write Test
2024-08-23,14:24:37,chip_chip_device_device,Dir_Write,0084,NIRRAM Direct Write Test
2024-08-23,14:24:45,chip_chip_device_device,Dir_Write,0085,NIRRAM Direct Write Test
2024-08-23,14:24:53,chip_chip_device_device,Dir_Write,0086,NIRRAM Direct Write Test
2024-08-23,14:25:01,chip_chip_device_device,Dir_Write,0087,NIRRAM Direct Write Test
2024-08-23,14:25:33,chip_chip_device_device,Dir_Write,0088,NIRRAM Direct Write Test
2024-08-23,14:25:41,chip_chip_device_device,Dir_Write,0089,NIRRAM Direct Write Test
2024-08-23,14:25:52,chip_chip_device_device,Dir_Write,0090,NIRRAM Direct Write Test
2024-08-23,14:33:07,chip_chip_device_device,Dir_Write,0091,NIRRAM Direct Write Test
2024-08-23,14:44:18,chip_nochip_device_nodevice,CSA,0000,
2024-08-23,14:47:39,chip_nochip_device_nodevice,CSA,0001,
2024-08-23,14:47:44,chip_nochip_device_nodevice,CSA,0002,
2024-08-23,14:47:53,chip_nochip_device_nodevice,CSA,0003,
2024-08-23,15:02:21,chip_nochip_device_nodevice,CSA,0004,
2024-08-23,15:03:52,chip_nochip_device_nodevice,CSA,0005,
2024-08-23,15:04:41,chip_nochip_device_nodevice,CSA,0006,
2024-08-23,15:05:01,chip_nochip_device_nodevice,CSA,0007,
2024-08-23,15:05:28,chip_nochip_device_nodevice,CSA,0008,
2024-08-23,15:05:33,chip_nochip_device_nodevice,CSA,0009,
2024-08-23,15:05:46,chip_nochip_device_nodevice,CSA,0010,
2024-08-23,15:06:21,chip_nochip_device_nodevice,CSA,0011,
2024-08-23,15:06:55,chip_nochip_device_nodevice,CSA,0012,
2024-08-23,15:07:38,chip_nochip_device_nodevice,CSA,0013,
2024-08-23,15:08:44,chip_nochip_device_nodevice,CSA,0014,
2024-08-23,15:09:48,chip_nochip_device_nodevice,CSA,0015,
2024-08-23,15:10:03,chip_nochip_device_nodevice,CSA,0016,
2024-08-23,15:10:25,chip_nochip_device_nodevice,CSA,0017,
2024-08-23,15:11:01,chip_nochip_device_nodevice,CSA,0018,
2024-08-23,15:11:53,chip_nochip_device_nodevice,CSA,0019,
2024-08-23,15:13:23,chip_nochip_device_nodevice,CSA,0020,
2024-08-23,15:17:23,chip_nochip_device_nodevice,CSA,0021,
2024-08-23,15:32:19,chip_nochip_device_nodevice,CSA,0022,
2024-08-23,16:38:22,chip_chip_device_device,Dir_Write,0000,NIRRAM Direct Write Test
2024-08-23,16:38:46,chip_chip_device_device,Dir_Write,0001,NIRRAM Direct Write Test
2024-08-23,16:39:15,chip_chip_device_device,Dir_Write,0002,NIRRAM Direct Write Test
2024-08-23,16:39:25,chip_chip_device_device,Dir_Write,0003,NIRRAM Direct Write Test
2024-08-23,16:39:31,chip_chip_device_device,Dir_Write,0004,NIRRAM Direct Write Test
2024-08-23,16:40:31,chip_chip_device_device,Dir_Write,0005,NIRRAM Direct Write Test
2024-08-23,16:40:39,chip_chip_device_device,Dir_Write,0006,NIRRAM Direct Write Test
2024-08-23,16:40:53,chip_chip_device_device,Dir_Write,0007,NIRRAM Direct Write Test
2024-08-23,16:41:00,chip_chip_device_device,Dir_Write,0008,NIRRAM Direct Write Test
2024-08-23,16:41:10,chip_chip_device_device,Dir_Write,0009,NIRRAM Direct Write Test
2024-08-23,16:41:30,chip_chip_device_device,Dir_Write,0010,NIRRAM Direct Write Test
2024-08-23,16:44:24,chip_chip_device_device,Dir_Write,0011,NIRRAM Direct Write Test
2024-08-23,16:44:30,chip_chip_device_device,Dir_Write,0012,NIRRAM Direct Write Test
2024-08-23,16:45:32,chip_chip_device_device,Dir_Write,0013,NIRRAM Direct Write Test
2024-08-23,16:45:47,chip_chip_device_device,Dir_Write,0014,NIRRAM Direct Write Test
2024-08-23,16:47:57,chip_chip_device_device,Dir_Write,0015,NIRRAM Direct Write Test
2024-08-23,16:48:04,chip_chip_device_device,Dir_Write,0016,NIRRAM Direct Write Test
2024-08-23,16:49:19,chip_chip_device_device,Dir_Write,0017,NIRRAM Direct Write Test
2024-08-23,16:49:33,chip_chip_device_device,Dir_Write,0018,NIRRAM Direct Write Test
2024-08-23,16:49:45,chip_chip_device_device,Dir_Write,0019,NIRRAM Direct Write Test
2024-08-23,16:49:54,chip_chip_device_device,Dir_Write,0020,NIRRAM Direct Write Test
2024-08-23,16:50:02,chip_chip_device_device,Dir_Write,0021,NIRRAM Direct Write Test
2024-08-23,16:50:11,chip_chip_device_device,Dir_Write,0022,NIRRAM Direct Write Test
2024-08-23,16:50:36,chip_chip_device_device,Dir_Write,0023,NIRRAM Direct Write Test
2024-08-23,16:52:02,chip_chip_device_device,Dir_Write,0024,NIRRAM Direct Write Test
2024-08-23,16:53:18,chip_chip_device_device,Dir_Write,0025,NIRRAM Direct Write Test
2024-08-23,16:54:50,chip_chip_device_device,Dir_Write,0026,NIRRAM Direct Write Test
2024-08-23,16:55:45,chip_chip_device_device,Dir_Write,0027,NIRRAM Direct Write Test
2024-08-23,16:56:10,chip_chip_device_device,Dir_Write,0028,NIRRAM Direct Write Test
2024-08-23,16:56:31,chip_chip_device_device,Dir_Write,0029,NIRRAM Direct Write Test
2024-08-23,16:56:39,chip_chip_device_device,Dir_Write,0030,NIRRAM Direct Write Test
2024-08-23,16:57:19,chip_chip_device_device,Dir_Write,0031,NIRRAM Direct Write Test
2024-08-23,16:57:28,chip_chip_device_device,Dir_Write,0032,NIRRAM Direct Write Test
2024-08-23,16:57:40,chip_chip_device_device,Dir_Write,0033,NIRRAM Direct Write Test
2024-08-23,16:57:46,chip_chip_device_device,Dir_Write,0034,NIRRAM Direct Write Test
2024-08-23,16:57:52,chip_chip_device_device,Dir_Write,0035,NIRRAM Direct Write Test
2024-08-23,16:57:58,chip_chip_device_device,Dir_Write,0036,NIRRAM Direct Write Test
2024-08-23,16:59:04,chip_chip_device_device,Dir_Write,0037,NIRRAM Direct Write Test
2024-08-23,16:59:25,chip_chip_device_device,Dir_Write,0038,NIRRAM Direct Write Test
2024-08-23,16:59:44,chip_chip_device_device,Dir_Write,0039,NIRRAM Direct Write Test
2024-08-23,17:00:01,chip_chip_device_device,Dir_Write,0040,NIRRAM Direct Write Test
2024-08-23,17:00:32,chip_chip_device_device,Dir_Write,0041,NIRRAM Direct Write Test
2024-08-23,17:00:39,chip_chip_device_device,Dir_Write,0042,NIRRAM Direct Write Test
2024-08-23,17:01:16,chip_chip_device_device,Dir_Write,0043,NIRRAM Direct Write Test
2024-08-23,17:01:36,chip_chip_device_device,Dir_Write,0044,NIRRAM Direct Write Test
2024-08-23,17:01:55,chip_chip_device_device,Dir_Write,0045,NIRRAM Direct Write Test
2024-08-23,17:02:02,chip_chip_device_device,Dir_Write,0046,NIRRAM Direct Write Test
2024-08-23,17:03:54,chip_chip_device_device,Dir_Write,0047,NIRRAM Direct Write Test
2024-08-23,17:04:01,chip_chip_device_device,Dir_Write,0048,NIRRAM Direct Write Test
2024-08-23,17:04:08,chip_chip_device_device,Dir_Write,0049,NIRRAM Direct Write Test
2024-08-23,17:07:05,chip_chip_device_device,Dir_Write,0050,NIRRAM Direct Write Test
2024-08-23,17:07:13,chip_chip_device_device,Dir_Write,0051,NIRRAM Direct Write Test
2024-08-23,17:07:58,chip_chip_device_device,Dir_Write,0052,NIRRAM Direct Write Test
2024-08-23,17:08:08,chip_chip_device_device,Dir_Write,0053,NIRRAM Direct Write Test
2024-08-23,17:08:46,chip_chip_device_device,Dir_Write,0054,NIRRAM Direct Write Test
2024-08-23,17:08:55,chip_chip_device_device,Dir_Write,0055,NIRRAM Direct Write Test
2024-08-23,17:09:04,chip_chip_device_device,Dir_Write,0056,NIRRAM Direct Write Test
2024-08-23,17:09:17,chip_chip_device_device,Dir_Write,0057,NIRRAM Direct Write Test
2024-08-23,17:09:27,chip_chip_device_device,Dir_Write,0058,NIRRAM Direct Write Test
2024-08-23,17:10:53,chip_chip_device_device,Dir_Write,0059,NIRRAM Direct Write Test
2024-08-23,17:12:09,chip_chip_device_device,Dir_Write,0060,NIRRAM Direct Write Test
2024-08-23,17:12:36,chip_chip_device_device,Dir_Write,0061,NIRRAM Direct Write Test
2024-08-23,17:16:57,chip_chip_device_device,Dir_Write,0062,NIRRAM Direct Write Test
2024-08-23,17:23:19,chip_chip_device_device,Dir_Write,0063,NIRRAM Direct Write Test
2024-08-23,17:24:42,chip_chip_device_device,Dir_Write,0064,NIRRAM Direct Write Test
2024-08-23,17:24:49,chip_chip_device_device,Dir_Write,0065,NIRRAM Direct Write Test
2024-08-23,17:24:54,chip_chip_device_device,Dir_Write,0066,NIRRAM Direct Write Test
2024-08-23,17:26:46,chip_chip_device_device,Dir_Write,0067,NIRRAM Direct Write Test
2024-08-23,17:27:18,chip_chip_device_device,Dir_Write,0068,NIRRAM Direct Write Test
2024-08-23,17:27:27,chip_chip_device_device,Dir_Write,0069,NIRRAM Direct Write Test
2024-08-23,17:27:45,chip_chip_device_device,Dir_Write,0070,NIRRAM Direct Write Test
2024-08-23,17:28:17,chip_chip_device_device,Dir_Write,0071,NIRRAM Direct Write Test
2024-08-23,17:28:32,chip_chip_device_device,Dir_Write,0072,NIRRAM Direct Write Test
2024-08-23,17:28:58,chip_chip_device_device,Dir_Write,0073,NIRRAM Direct Write Test
2024-08-23,17:29:53,chip_chip_device_device,Dir_Write,0074,NIRRAM Direct Write Test
2024-08-23,17:30:06,chip_chip_device_device,Dir_Write,0075,NIRRAM Direct Write Test
2024-08-23,17:30:50,chip_chip_device_device,Dir_Write,0076,NIRRAM Direct Write Test
2024-08-23,17:32:37,chip_chip_device_device,Dir_Write,0077,NIRRAM Direct Write Test
2024-08-23,17:33:18,chip_chip_device_device,Dir_Write,0078,NIRRAM Direct Write Test
2024-08-23,17:36:02,chip_chip_device_device,Dir_Write,0079,NIRRAM Direct Write Test
2024-08-23,17:36:08,chip_chip_device_device,Dir_Write,0080,NIRRAM Direct Write Test
2024-08-23,17:36:14,chip_chip_device_device,Dir_Write,0081,NIRRAM Direct Write Test
2024-08-23,17:36:47,chip_chip_device_device,Dir_Write,0082,NIRRAM Direct Write Test
2024-08-23,17:37:45,chip_chip_device_device,Dir_Write,0083,NIRRAM Direct Write Test
2024-08-23,17:38:02,chip_chip_device_device,Dir_Write,0084,NIRRAM Direct Write Test
2024-08-23,17:38:14,chip_chip_device_device,Dir_Write,0085,NIRRAM Direct Write Test
2024-08-23,17:39:57,chip_chip_device_device,Dir_Write,0086,NIRRAM Direct Write Test
2024-08-23,17:40:13,chip_chip_device_device,Dir_Write,0087,NIRRAM Direct Write Test
2024-08-23,17:52:03,chip_chip_device_device,Dir_Write,0088,NIRRAM Direct Write Test
2024-08-23,17:52:26,chip_chip_device_device,Dir_Write,0089,NIRRAM Direct Write Test
2024-08-23,17:52:57,chip_chip_device_device,Dir_Write,0090,NIRRAM Direct Write Test
2024-08-23,17:53:54,chip_chip_device_device,Dir_Write,0091,NIRRAM Direct Write Test
2024-08-23,17:54:01,chip_chip_device_device,Dir_Write,0092,NIRRAM Direct Write Test
2024-08-23,17:54:13,chip_chip_device_device,Dir_Write,0093,NIRRAM Direct Write Test
2024-08-23,17:58:40,chip_chip_device_device,debug,0094,Debugging NIRRAM Pulse Operation.
2024-08-23,18:01:11,chip_chip_device_device,debug,0095,Debugging NIRRAM Pulse Operation.
2024-08-23,18:02:26,chip_chip_device_device,debug,0096,Debugging NIRRAM Pulse Operation.
2024-08-23,18:02:48,chip_chip_device_device,debug,0097,Debugging NIRRAM Pulse Operation.
2024-08-23,18:03:24,chip_chip_device_device,debug,0098,Debugging NIRRAM Pulse Operation.
2024-08-23,18:03:59,chip_chip_device_device,debug,0099,Debugging NIRRAM Pulse Operation.
2024-08-23,18:04:06,chip_chip_device_device,debug,0100,Debugging NIRRAM Pulse Operation.
2024-08-23,18:04:18,chip_chip_device_device,debug,0101,Debugging NIRRAM Pulse Operation.
2024-08-23,18:04:46,chip_chip_device_device,debug,0102,Debugging NIRRAM Pulse Operation.
2024-08-26,16:42:36,chip_chip_device_device,Dir_Write,0000,NIRRAM Direct Write Test
2024-08-26,16:56:23,chip_chip_device_device,Dir_Write,0001,NIRRAM Direct Write Test
2024-08-26,20:09:37,chip_chip_device_device,Dir_Write,0002,NIRRAM Direct Write Test
2024-08-26,20:11:18,chip_chip_device_device,Dir_Write,0003,NIRRAM Direct Write Test
2024-08-26,20:12:24,chip_chip_device_device,Dir_Write,0004,NIRRAM Direct Write Test
2024-08-26,20:12:32,chip_chip_device_device,Dir_Write,0005,NIRRAM Direct Write Test
2024-08-26,20:14:23,chip_chip_device_device,Dir_Write,0006,NIRRAM Direct Write Test
2024-08-26,20:15:04,chip_chip_device_device,Dir_Write,0007,NIRRAM Direct Write Test
2024-08-26,20:15:21,chip_chip_device_device,Dir_Write,0008,NIRRAM Direct Write Test
2024-08-26,20:15:28,chip_chip_device_device,Dir_Write,0009,NIRRAM Direct Write Test
2024-08-26,20:15:35,chip_chip_device_device,Dir_Write,0010,NIRRAM Direct Write Test
2024-08-26,20:15:42,chip_chip_device_device,Dir_Write,0011,NIRRAM Direct Write Test
2024-08-26,20:16:02,chip_chip_device_device,Dir_Write,0012,NIRRAM Direct Write Test
2024-08-26,20:16:35,chip_chip_device_device,Dir_Write,0013,NIRRAM Direct Write Test
2024-08-26,20:18:29,chip_chip_device_device,Dir_Write,0014,NIRRAM Direct Write Test
2024-08-26,20:19:55,chip_chip_device_device,Dir_Write,0015,NIRRAM Direct Write Test
2024-08-26,20:20:27,chip_chip_device_device,Dir_Write,0016,NIRRAM Direct Write Test
2024-08-26,20:20:46,chip_chip_device_device,Dir_Write,0017,NIRRAM Direct Write Test
2024-08-26,20:21:03,chip_chip_device_device,Dir_Write,0018,NIRRAM Direct Write Test
2024-08-26,20:22:01,chip_chip_device_device,Dir_Write,0019,NIRRAM Direct Write Test
2024-08-26,20:22:13,chip_chip_device_device,Dir_Write,0020,NIRRAM Direct Write Test
2024-08-26,20:22:41,chip_chip_device_device,Dir_Write,0021,NIRRAM Direct Write Test
2024-08-26,20:23:07,chip_chip_device_device,Dir_Write,0022,NIRRAM Direct Write Test
2024-08-26,20:23:16,chip_chip_device_device,Dir_Write,0023,NIRRAM Direct Write Test
2024-08-26,20:23:39,chip_chip_device_device,Dir_Write,0024,NIRRAM Direct Write Test
2024-08-26,20:24:05,chip_chip_device_device,Dir_Write,0025,NIRRAM Direct Write Test
2024-08-26,20:24:32,chip_chip_device_device,Dir_Write,0026,NIRRAM Direct Write Test
2024-08-26,20:25:02,chip_chip_device_device,Dir_Write,0027,NIRRAM Direct Write Test
2024-08-26,20:26:59,chip_chip_device_device,Dir_Write,0028,NIRRAM Direct Write Test
2024-08-26,20:33:43,chip_chip_device_device,Dir_Write,0029,NIRRAM Direct Write Test
2024-08-26,20:37:15,chip_chip_device_device,Dir_Write,0030,NIRRAM Direct Write Test
2024-08-26,20:38:05,chip_chip_device_device,Dir_Write,0031,NIRRAM Direct Write Test
2024-08-26,20:42:01,chip_chip_device_device,Dir_Write,0032,NIRRAM Direct Write Test
2024-08-26,20:43:01,chip_chip_device_device,Dir_Write,0033,NIRRAM Direct Write Test
2024-08-26,20:44:03,chip_chip_device_device,Dir_Write,0034,NIRRAM Direct Write Test
2024-08-26,20:45:43,chip_chip_device_device,Dir_Write,0035,NIRRAM Direct Write Test
2024-08-26,20:46:08,chip_chip_device_device,Dir_Write,0036,NIRRAM Direct Write Test
2024-08-26,20:46:47,chip_chip_device_device,Dir_Write,0037,NIRRAM Direct Write Test
2024-08-26,20:47:22,chip_chip_device_device,Dir_Write,0038,NIRRAM Direct Write Test
2024-08-26,20:48:08,chip_chip_device_device,Dir_Write,0039,NIRRAM Direct Write Test
2024-08-26,20:48:26,chip_chip_device_device,Dir_Write,0040,NIRRAM Direct Write Test
2024-08-26,20:49:21,chip_chip_device_device,Dir_Write,0041,NIRRAM Direct Write Test
2024-08-26,20:50:10,chip_chip_device_device,Dir_Write,0042,NIRRAM Direct Write Test
2024-08-26,20:50:23,chip_chip_device_device,Dir_Write,0043,NIRRAM Direct Write Test
2024-08-26,20:50:32,chip_chip_device_device,Dir_Write,0044,NIRRAM Direct Write Test
2024-08-26,20:50:48,chip_chip_device_device,Dir_Write,0045,NIRRAM Direct Write Test
2024-08-26,20:50:55,chip_chip_device_device,Dir_Write,0046,NIRRAM Direct Write Test
2024-08-26,20:51:10,chip_chip_device_device,Dir_Write,0047,NIRRAM Direct Write Test
2024-08-26,20:51:56,chip_chip_device_device,Dir_Write,0048,NIRRAM Direct Write Test
2024-08-27,10:20:56,chip_chip_device_device,Dir_Write,0000,NIRRAM Direct Write Test
2024-08-27,10:34:06,chip_chip_device_device,Dir_Write,0001,NIRRAM Direct Write Test
2024-08-27,10:39:54,chip_chip_device_device,Dir_Write,0002,NIRRAM Direct Write Test
2024-08-27,10:44:40,chip_chip_device_device,Dir_Write,0003,NIRRAM Direct Write Test
2024-08-27,10:48:44,chip_chip_device_device,Dir_Write,0004,NIRRAM Direct Write Test
2024-08-27,10:49:11,chip_chip_device_device,Dir_Write,0005,NIRRAM Direct Write Test
2024-08-27,10:50:42,chip_chip_device_device,Dir_Write,0006,NIRRAM Direct Write Test
2024-08-27,10:52:11,chip_chip_device_device,Dir_Write,0007,NIRRAM Direct Write Test
2024-08-27,10:53:27,chip_chip_device_device,Dir_Write,0008,NIRRAM Direct Write Test
2024-08-27,10:54:09,chip_chip_device_device,Dir_Write,0009,NIRRAM Direct Write Test
2024-08-27,10:56:17,chip_chip_device_device,Dir_Write,0010,NIRRAM Direct Write Test
2024-08-27,10:58:19,chip_chip_device_device,Dir_Write,0011,NIRRAM Direct Write Test
2024-08-27,11:08:19,chip_chip_device_device,Dir_Write,0012,NIRRAM Direct Write Test
2024-08-27,11:09:09,chip_chip_device_device,Dir_Write,0013,NIRRAM Direct Write Test
2024-08-27,11:11:39,chip_chip_device_device,Dir_Write,0014,NIRRAM Direct Write Test
2024-08-27,11:11:52,chip_chip_device_device,Dir_Write,0015,NIRRAM Direct Write Test
2024-08-27,11:11:59,chip_chip_device_device,Dir_Write,0016,NIRRAM Direct Write Test
2024-08-27,11:12:06,chip_chip_device_device,Dir_Write,0017,NIRRAM Direct Write Test
2024-08-27,11:13:40,chip_chip_device_device,Dir_Write,0018,NIRRAM Direct Write Test
2024-08-27,11:14:30,chip_chip_device_device,Dir_Write,0019,NIRRAM Direct Write Test
2024-08-27,11:15:11,chip_chip_device_device,Dir_Write,0020,NIRRAM Direct Write Test
2024-08-27,11:20:15,chip_chip_device_device,Dir_Write,0021,NIRRAM Direct Write Test
2024-08-27,11:53:44,chip_chip_device_device,Dir_Write,0022,NIRRAM Direct Write Test
2024-08-27,12:24:56,chip_chip_device_device,Dir_Write,0023,NIRRAM Direct Write Test
2024-08-27,12:25:28,chip_chip_device_device,Dir_Write,0024,NIRRAM Direct Write Test
2024-08-27,12:25:38,chip_chip_device_device,Dir_Write,0025,NIRRAM Direct Write Test
2024-08-27,12:25:47,chip_chip_device_device,Dir_Write,0026,NIRRAM Direct Write Test
2024-08-27,12:26:28,chip_chip_device_device,Dir_Write,0027,NIRRAM Direct Write Test
2024-08-27,12:30:37,chip_chip_device_device,Dir_Write,0028,NIRRAM Direct Write Test
2024-08-27,12:33:56,chip_chip_device_device,Dir_Write,0029,NIRRAM Direct Write Test
2024-08-27,12:34:52,chip_chip_device_device,Dir_Write,0030,NIRRAM Direct Write Test
2024-08-27,12:35:04,chip_chip_device_device,Dir_Write,0031,NIRRAM Direct Write Test
2024-08-27,12:35:09,chip_chip_device_device,Dir_Write,0032,NIRRAM Direct Write Test
2024-08-27,12:36:09,chip_chip_device_device,Dir_Write,0033,NIRRAM Direct Write Test
2024-08-27,12:37:35,chip_chip_device_device,Dir_Write,0034,NIRRAM Direct Write Test
2024-08-27,12:39:05,chip_chip_device_device,Dir_Write,0035,NIRRAM Direct Write Test
2024-08-27,12:39:14,chip_chip_device_device,Dir_Write,0036,NIRRAM Direct Write Test
2024-08-27,12:39:35,chip_chip_device_device,Dir_Write,0037,NIRRAM Direct Write Test
2024-08-27,12:41:20,chip_chip_device_device,Dir_Write,0038,NIRRAM Direct Write Test
2024-08-27,12:42:06,chip_chip_device_device,Dir_Write,0039,NIRRAM Direct Write Test
2024-08-27,12:42:46,chip_chip_device_device,Dir_Write,0040,NIRRAM Direct Write Test
2024-08-27,12:44:51,chip_chip_device_device,Dir_Write,0041,NIRRAM Direct Write Test
2024-08-27,13:00:35,chip_chip_device_device,Dir_Write,0042,NIRRAM Direct Write Test
2024-08-27,13:04:33,chip_chip_device_device,Dir_Write,0043,NIRRAM Direct Write Test
2024-08-27,13:04:45,chip_chip_device_device,Dir_Write,0044,NIRRAM Direct Write Test
2024-08-27,13:05:57,chip_chip_device_device,Dir_Write,0045,NIRRAM Direct Write Test
2024-08-27,13:06:10,chip_chip_device_device,Dir_Write,0046,NIRRAM Direct Write Test
2024-08-27,13:07:58,chip_chip_device_device,Dir_Write,0047,NIRRAM Direct Write Test
2024-08-27,13:08:19,chip_chip_device_device,Dir_Write,0048,NIRRAM Direct Write Test
2024-08-27,13:11:28,chip_chip_device_device,Dir_Write,0049,NIRRAM Direct Write Test
2024-08-27,13:17:58,chip_chip_device_device,Dir_Write,0050,NIRRAM Direct Write Test
2024-08-27,13:21:29,chip_chip_device_device,Dir_Write,0051,NIRRAM Direct Write Test
2024-08-27,13:26:00,chip_chip_device_device,Dir_Write,0052,NIRRAM Direct Write Test
2024-08-27,13:26:27,chip_chip_device_device,Dir_Write,0053,NIRRAM Direct Write Test
2024-08-27,13:27:14,chip_chip_device_device,Dir_Write,0054,NIRRAM Direct Write Test
2024-08-27,13:27:35,chip_chip_device_device,Dir_Write,0055,NIRRAM Direct Write Test
2024-08-27,13:27:51,chip_chip_device_device,Dir_Write,0056,NIRRAM Direct Write Test
2024-08-27,13:27:59,chip_chip_device_device,Dir_Write,0057,NIRRAM Direct Write Test
2024-08-27,13:28:06,chip_chip_device_device,Dir_Write,0058,NIRRAM Direct Write Test
2024-08-27,13:28:59,chip_chip_device_device,Dir_Write,0059,NIRRAM Direct Write Test
2024-08-27,13:29:05,chip_chip_device_device,Dir_Write,0060,NIRRAM Direct Write Test
2024-08-27,13:29:16,chip_chip_device_device,Dir_Write,0061,NIRRAM Direct Write Test
2024-08-27,13:29:23,chip_chip_device_device,Dir_Write,0062,NIRRAM Direct Write Test
2024-08-27,13:29:29,chip_chip_device_device,Dir_Write,0063,NIRRAM Direct Write Test
2024-08-27,13:30:29,chip_chip_device_device,Dir_Write,0064,NIRRAM Direct Write Test
2024-08-27,14:08:25,chip_chip_device_device,Dir_Write,0065,NIRRAM Direct Write Test
2024-08-27,14:09:12,chip_chip_device_device,Dir_Write,0066,NIRRAM Direct Write Test
2024-08-27,14:11:02,chip_chip_device_device,Dir_Write,0067,NIRRAM Direct Write Test
2024-08-27,14:12:01,chip_chip_device_device,Dir_Write,0068,NIRRAM Direct Write Test
2024-08-27,14:13:18,chip_chip_device_device,Dir_Write,0069,NIRRAM Direct Write Test
2024-08-27,14:14:55,chip_chip_device_device,Dir_Write,0070,NIRRAM Direct Write Test
2024-08-27,14:15:15,chip_chip_device_device,Dir_Write,0071,NIRRAM Direct Write Test
2024-08-27,14:16:44,chip_chip_device_device,Dir_Write,0072,NIRRAM Direct Write Test
2024-08-27,14:19:07,chip_chip_device_device,Dir_Write,0073,NIRRAM Direct Write Test
2024-08-27,14:20:20,chip_chip_device_device,Dir_Write,0074,NIRRAM Direct Write Test
2024-08-27,14:21:02,chip_chip_device_device,Dir_Write,0075,NIRRAM Direct Write Test
2024-08-27,14:22:01,chip_chip_device_device,Dir_Write,0076,NIRRAM Direct Write Test
2024-08-27,14:23:32,chip_chip_device_device,Dir_Write,0077,NIRRAM Direct Write Test
2024-08-27,14:24:06,chip_chip_device_device,Dir_Write,0078,NIRRAM Direct Write Test
2024-08-27,14:24:29,chip_chip_device_device,Dir_Write,0079,NIRRAM Direct Write Test
2024-08-27,14:26:05,chip_chip_device_device,Dir_Write,0080,NIRRAM Direct Write Test
2024-08-27,14:29:01,chip_chip_device_device,Dir_Write,0081,NIRRAM Direct Write Test
2024-08-27,14:29:18,chip_chip_device_device,Dir_Write,0082,NIRRAM Direct Write Test
2024-08-27,14:30:12,chip_chip_device_device,Dir_Write,0083,NIRRAM Direct Write Test
2024-08-27,14:30:36,chip_chip_device_device,Dir_Write,0084,NIRRAM Direct Write Test
2024-08-27,14:32:47,chip_chip_device_device,Dir_Write,0085,NIRRAM Direct Write Test
2024-08-27,14:34:50,chip_chip_device_device,Dir_Write,0086,NIRRAM Direct Write Test
2024-08-27,14:35:02,chip_chip_device_device,Dir_Write,0087,NIRRAM Direct Write Test
2024-08-27,14:36:39,chip_chip_device_device,Dir_Write,0088,NIRRAM Direct Write Test
2024-08-27,14:37:48,chip_chip_device_device,Dir_Write,0089,NIRRAM Direct Write Test
2024-08-27,14:39:40,chip_chip_device_device,Dir_Write,0090,NIRRAM Direct Write Test
2024-08-27,14:40:10,chip_chip_device_device,Dir_Write,0091,NIRRAM Direct Write Test
2024-08-27,14:41:35,chip_chip_device_device,Dir_Write,0092,NIRRAM Direct Write Test
2024-08-27,14:42:44,chip_chip_device_device,Dir_Write,0093,NIRRAM Direct Write Test
2024-08-27,14:43:47,chip_chip_device_device,Dir_Write,0094,NIRRAM Direct Write Test
2024-08-27,14:44:06,chip_chip_device_device,Dir_Write,0095,NIRRAM Direct Write Test
2024-08-27,14:47:49,chip_chip_device_device,Dir_Write,0096,NIRRAM Direct Write Test
2024-08-27,14:54:28,chip_chip_device_device,Dir_Write,0097,NIRRAM Direct Write Test
2024-08-27,14:59:08,chip_chip_device_device,Dir_Write,0098,NIRRAM Direct Write Test
2024-08-27,19:00:12,chip_chip1_device_Array,Dir_Write,0000,NIRRAM Direct Write Test
2024-08-27,19:01:16,chip_chip1_device_Array,Dir_Write,0001,NIRRAM Direct Write Test
2024-08-27,19:01:23,chip_chip1_device_Array,Dir_Write,0002,NIRRAM Direct Write Test
2024-08-27,19:01:30,chip_chip1_device_Array,Dir_Write,0003,NIRRAM Direct Write Test
2024-08-27,19:01:39,chip_chip1_device_Array,Dir_Write,0004,NIRRAM Direct Write Test
2024-08-27,19:02:03,chip_chip1_device_Array,Dir_Write,0005,NIRRAM Direct Write Test
2024-08-27,19:02:55,chip_chip1_device_Array,Dir_Write,0006,NIRRAM Direct Write Test
2024-08-27,19:03:29,chip_chip1_device_Array,Dir_Write,0007,NIRRAM Direct Write Test
2024-08-27,19:03:59,chip_chip1_device_Array,Dir_Write,0008,NIRRAM Direct Write Test
2024-08-27,19:04:42,chip_chip1_device_Array,Dir_Write,0009,NIRRAM Direct Write Test
2024-08-27,19:06:04,chip_chip1_device_Array,Dir_Write,0010,NIRRAM Direct Write Test
2024-08-27,19:06:22,chip_chip1_device_Array,Dir_Write,0011,NIRRAM Direct Write Test
2024-08-27,19:07:20,chip_chip1_device_Array,Dir_Write,0012,NIRRAM Direct Write Test
2024-08-27,19:07:40,chip_chip1_device_Array,Dir_Write,0013,NIRRAM Direct Write Test
2024-08-27,19:08:43,chip_chip1_device_Array,Dir_Write,0014,NIRRAM Direct Write Test
2024-08-27,19:08:57,chip_chip1_device_Array,Dir_Write,0015,NIRRAM Direct Write Test
2024-08-27,19:11:47,chip_chip1_device_Array,Dir_Write,0016,NIRRAM Direct Write Test
2024-08-27,19:13:08,chip_chip1_device_Array,Dir_Write,0017,NIRRAM Direct Write Test
2024-08-27,19:14:31,chip_chip1_device_Array,Dir_Write,0018,NIRRAM Direct Write Test
2024-08-27,19:15:09,chip_chip1_device_Array,Dir_Write,0019,NIRRAM Direct Write Test
2024-08-27,19:15:28,chip_chip1_device_Array,Dir_Write,0020,NIRRAM Direct Write Test
2024-08-27,19:17:06,chip_chip1_device_Array,Dir_Write,0021,NIRRAM Direct Write Test
2024-08-27,19:18:08,chip_chip1_device_Array,Dir_Write,0022,NIRRAM Direct Write Test
2024-08-27,19:18:45,chip_chip1_device_Array,Dir_Write,0023,NIRRAM Direct Write Test
2024-08-27,19:19:22,chip_chip1_device_Array,Dir_Write,0024,NIRRAM Direct Write Test
2024-08-27,19:19:38,chip_chip1_device_Array,Dir_Write,0025,NIRRAM Direct Write Test
2024-08-27,19:19:57,chip_chip1_device_Array,Dir_Write,0026,NIRRAM Direct Write Test
2024-08-27,19:20:20,chip_chip1_device_Array,Dir_Write,0027,NIRRAM Direct Write Test
2024-08-27,19:20:58,chip_chip1_device_Array,Dir_Write,0028,NIRRAM Direct Write Test
2024-08-27,19:22:03,chip_chip1_device_Array,Dir_Write,0029,NIRRAM Direct Write Test
2024-08-27,19:22:27,chip_chip1_device_Array,Dir_Write,0030,NIRRAM Direct Write Test
2024-08-27,19:22:44,chip_chip1_device_Array,Dir_Write,0031,NIRRAM Direct Write Test
2024-08-27,19:23:02,chip_chip1_device_Array,Dir_Write,0032,NIRRAM Direct Write Test
2024-08-27,19:23:18,chip_chip1_device_Array,Dir_Write,0033,NIRRAM Direct Write Test
2024-08-27,19:23:30,chip_chip1_device_Array,Dir_Write,0034,NIRRAM Direct Write Test
2024-08-27,19:23:45,chip_chip1_device_Array,Dir_Write,0035,NIRRAM Direct Write Test
2024-08-27,19:23:54,chip_chip1_device_Array,Dir_Write,0036,NIRRAM Direct Write Test
2024-08-27,19:24:06,chip_chip1_device_Array,Dir_Write,0037,NIRRAM Direct Write Test
2024-08-27,19:25:46,chip_chip1_device_Array,Dir_Write,0038,NIRRAM Direct Write Test
2024-08-27,19:26:46,chip_chip1_device_Array,Dir_Write,0039,NIRRAM Direct Write Test
2024-08-27,19:27:30,chip_chip1_device_Array,Dir_Write,0040,NIRRAM Direct Write Test
2024-08-27,19:27:59,chip_chip1_device_Array,Dir_Write,0041,NIRRAM Direct Write Test
2024-08-27,19:28:18,chip_chip1_device_Array,Dir_Write,0042,NIRRAM Direct Write Test
2024-08-27,19:29:00,chip_chip1_device_Array,Dir_Write,0043,NIRRAM Direct Write Test
2024-08-27,19:29:18,chip_chip1_device_Array,Dir_Write,0044,NIRRAM Direct Write Test
2024-08-27,19:29:48,chip_chip1_device_Array,Dir_Write,0045,NIRRAM Direct Write Test
2024-08-27,19:30:02,chip_chip1_device_Array,Dir_Write,0046,NIRRAM Direct Write Test
2024-08-27,19:30:08,chip_chip1_device_Array,Dir_Write,0047,NIRRAM Direct Write Test
2024-08-27,19:30:23,chip_chip1_device_Array,Dir_Write,0048,NIRRAM Direct Write Test
2024-08-27,19:30:39,chip_chip1_device_Array,Dir_Write,0049,NIRRAM Direct Write Test
2024-08-27,19:33:02,chip_chip1_device_Array,Dir_Write,0050,NIRRAM Direct Write Test
2024-08-27,19:35:13,chip_chip1_device_Array,Dir_Write,0051,NIRRAM Direct Write Test
2024-08-27,19:35:23,chip_chip1_device_Array,Dir_Write,0052,NIRRAM Direct Write Test
2024-08-27,19:36:13,chip_chip1_device_Array,Dir_Write,0053,NIRRAM Direct Write Test
2024-08-27,19:36:45,chip_chip1_device_Array,Dir_Write,0054,NIRRAM Direct Write Test
2024-08-27,19:37:12,chip_chip1_device_Array,Dir_Write,0055,NIRRAM Direct Write Test
2024-08-27,19:37:23,chip_chip1_device_Array,Dir_Write,0056,NIRRAM Direct Write Test
2024-08-27,19:37:29,chip_chip1_device_Array,Dir_Write,0057,NIRRAM Direct Write Test
2024-08-27,19:38:03,chip_chip1_device_Array,Dir_Write,0058,NIRRAM Direct Write Test
2024-08-27,19:38:09,chip_chip1_device_Array,Dir_Write,0059,NIRRAM Direct Write Test
2024-08-27,19:39:06,chip_chip1_device_Array,Dir_Write,0060,NIRRAM Direct Write Test
2024-08-27,19:39:17,chip_chip1_device_Array,Dir_Write,0061,NIRRAM Direct Write Test
2024-08-27,19:40:26,chip_chip1_device_Array,Dir_Write,0062,NIRRAM Direct Write Test
2024-08-27,19:41:36,chip_chip1_device_Array,Dir_Write,0063,NIRRAM Direct Write Test
2024-08-27,19:41:53,chip_chip1_device_Array,Dir_Write,0064,NIRRAM Direct Write Test
2024-08-27,19:42:20,chip_chip1_device_Array,Dir_Write,0065,NIRRAM Direct Write Test
2024-08-27,19:42:41,chip_chip1_device_Array,Dir_Write,0066,NIRRAM Direct Write Test
2024-08-27,19:43:05,chip_chip1_device_Array,Dir_Write,0067,NIRRAM Direct Write Test
2024-08-27,19:43:26,chip_chip1_device_Array,Dir_Write,0068,NIRRAM Direct Write Test
2024-08-27,19:45:04,chip_chip1_device_Array,Dir_Write,0069,NIRRAM Direct Write Test
2024-08-27,22:41:22,chip_chip1_device_Array,Dir_Write,0070,NIRRAM Direct Write Test
2024-08-27,22:42:02,chip_chip1_device_Array,Dir_Write,0071,NIRRAM Direct Write Test
2024-08-27,22:43:18,chip_chip1_device_Array,Dir_Write,0072,NIRRAM Direct Write Test
2024-08-27,22:46:06,chip_chip1_device_Array,Dir_Write,0073,NIRRAM Direct Write Test
2024-08-27,22:48:51,chip_chip1_device_Array,Dir_Write,0074,NIRRAM Direct Write Test
2024-08-27,22:49:06,chip_chip1_device_Array,Dir_Write,0075,NIRRAM Direct Write Test
2024-08-27,22:49:33,chip_chip1_device_Array,Dir_Write,0076,NIRRAM Direct Write Test
2024-08-27,22:50:49,chip_chip1_device_Array,Dir_Write,0077,NIRRAM Direct Write Test
2024-08-27,23:34:32,chip_chip1_device_Array,Dir_Write,0078,NIRRAM Direct Write Test
2024-08-28,11:41:35,chip_chip1_device_Array,Dir_Write,0000,NIRRAM Direct Write Test
2024-08-28,11:41:55,chip_chip1_device_Array,Dir_Write,0001,NIRRAM Direct Write Test
2024-08-28,11:42:42,chip_chip1_device_Array,Dir_Write,0002,NIRRAM Direct Write Test
2024-08-28,11:43:01,chip_chip1_device_Array,Dir_Write,0003,NIRRAM Direct Write Test
2024-08-28,11:43:36,chip_chip1_device_Array,Dir_Write,0004,NIRRAM Direct Write Test
2024-08-28,11:44:32,chip_chip1_device_Array,Dir_Write,0005,NIRRAM Direct Write Test
2024-08-28,11:45:10,chip_chip1_device_Array,Dir_Write,0006,NIRRAM Direct Write Test
2024-08-28,11:45:50,chip_chip1_device_Array,Dir_Write,0007,NIRRAM Direct Write Test
2024-08-28,11:50:18,chip_chip1_device_Array,Dir_Write,0008,NIRRAM Direct Write Test
2024-08-28,11:50:52,chip_chip1_device_Array,Dir_Write,0009,NIRRAM Direct Write Test
2024-08-28,11:52:15,chip_chip1_device_Array,Dir_Write,0010,NIRRAM Direct Write Test
2024-08-28,11:53:38,chip_chip1_device_Array,Dir_Write,0011,NIRRAM Direct Write Test
2024-08-28,11:55:40,chip_chip1_device_Array,Dir_Write,0012,NIRRAM Direct Write Test
2024-08-28,11:56:36,chip_chip1_device_Array,Dir_Write,0013,NIRRAM Direct Write Test
2024-08-28,11:57:08,chip_chip1_device_Array,Dir_Write,0014,NIRRAM Direct Write Test
2024-08-28,11:58:09,chip_chip1_device_Array,Dir_Write,0015,NIRRAM Direct Write Test
2024-08-28,11:58:48,chip_chip1_device_Array,Dir_Write,0016,NIRRAM Direct Write Test
2024-08-28,12:02:17,chip_chip1_device_Array,Dir_Write,0017,NIRRAM Direct Write Test
2024-08-28,12:02:31,chip_chip1_device_Array,Dir_Write,0018,NIRRAM Direct Write Test
2024-08-28,12:02:43,chip_chip1_device_Array,Dir_Write,0019,NIRRAM Direct Write Test
2024-08-28,12:45:57,chip_chip1_device_Array,Dir_Write,0020,NIRRAM Direct Write Test
2024-08-28,12:46:20,chip_chip1_device_Array,Dir_Write,0021,NIRRAM Direct Write Test
2024-08-28,12:46:38,chip_chip1_device_Array,Dir_Write,0022,NIRRAM Direct Write Test
2024-08-28,12:46:57,chip_chip1_device_Array,Dir_Write,0023,NIRRAM Direct Write Test
2024-08-28,12:47:07,chip_chip1_device_Array,Dir_Write,0024,NIRRAM Direct Write Test
2024-08-28,12:47:20,chip_chip1_device_Array,Dir_Write,0025,NIRRAM Direct Write Test
2024-08-28,12:48:32,chip_chip1_device_Array,Dir_Write,0026,NIRRAM Direct Write Test
2024-08-28,12:49:10,chip_chip1_device_Array,Dir_Write,0027,NIRRAM Direct Write Test
2024-08-28,12:49:23,chip_chip1_device_Array,Dir_Write,0028,NIRRAM Direct Write Test
2024-08-28,12:50:13,chip_chip1_device_Array,Dir_Write,0029,NIRRAM Direct Write Test
2024-08-28,12:51:17,chip_chip1_device_Array,Dir_Write,0030,NIRRAM Direct Write Test
2024-08-28,12:51:52,chip_chip1_device_Array,Dir_Write,0031,NIRRAM Direct Write Test
2024-08-28,12:52:31,chip_chip1_device_Array,Dir_Write,0032,NIRRAM Direct Write Test
2024-08-28,13:11:56,chip_nochip_device_nodevice,CSA,0000,
2024-08-28,13:18:47,chip_nochip_device_nodevice,CSA,0001,
2024-08-28,16:59:18,chip_nochip_device_nodevice,CSA,0002,
2024-08-28,19:30:15,chip_nochip_device_nodevice,CSA,0003,
2024-08-28,19:31:43,chip_nochip_device_nodevice,CSA,0004,
2024-08-28,19:35:56,chip_nochip_device_nodevice,CSA,0005,
2024-08-28,19:41:13,chip_nochip_device_nodevice,CSA,0006,
2024-08-28,23:31:11,chip_nochip_device_nodevice,CSA,0007,
2024-08-28,23:31:50,chip_chip1_device_Array,Dir_Write,0000,NIRRAM Direct Write Test
2024-08-28,23:32:16,chip_chip1_device_Array,Dir_Write,0001,NIRRAM Direct Write Test
2024-08-28,23:32:43,chip_chip1_device_Array,Dir_Write,0002,NIRRAM Direct Write Test
2024-08-28,23:32:59,chip_chip1_device_Array,Dir_Write,0003,NIRRAM Direct Write Test
2024-08-28,23:34:28,chip_chip1_device_Array,Dir_Write,0004,NIRRAM Direct Write Test
2024-08-29,13:02:23,chip_chip1_device_Array,Dir_Write,0000,NIRRAM Direct Write Test
2024-08-29,13:03:32,chip_chip1_device_Array,Dir_Write,0001,NIRRAM Direct Write Test
2024-08-29,13:04:04,chip_chip1_device_Array,Dir_Write,0002,NIRRAM Direct Write Test
2024-08-29,13:08:37,chip_chip1_device_Array,Dir_Write,0003,NIRRAM Direct Write Test
2024-08-29,13:08:46,chip_chip1_device_Array,Dir_Write,0004,NIRRAM Direct Write Test
2024-08-29,13:09:44,chip_chip1_device_Array,Dir_Write,0005,NIRRAM Direct Write Test
2024-08-29,13:10:05,chip_chip1_device_Array,Dir_Write,0006,NIRRAM Direct Write Test
2024-08-29,13:10:43,chip_chip1_device_Array,Dir_Write,0007,NIRRAM Direct Write Test
2024-08-29,13:11:03,chip_chip1_device_Array,Dir_Write,0008,NIRRAM Direct Write Test
2024-08-29,13:13:32,chip_chip1_device_Array,Dir_Write,0009,NIRRAM Direct Write Test
2024-08-29,13:14:03,chip_chip1_device_Array,Dir_Write,0010,NIRRAM Direct Write Test
2024-08-29,13:14:47,chip_chip1_device_Array,Dir_Write,0011,NIRRAM Direct Write Test
2024-08-29,13:15:52,chip_chip1_device_Array,Dir_Write,0012,NIRRAM Direct Write Test
2024-08-29,13:17:18,chip_chip1_device_Array,Dir_Write,0013,NIRRAM Direct Write Test
2024-08-29,13:19:24,chip_chip1_device_Array,Dir_Write,0014,NIRRAM Direct Write Test
2024-08-29,13:19:44,chip_chip1_device_Array,Dir_Write,0015,NIRRAM Direct Write Test
2024-08-29,13:20:14,chip_chip1_device_Array,Dir_Write,0016,NIRRAM Direct Write Test
2024-08-29,13:20:37,chip_chip1_device_Array,Dir_Write,0017,NIRRAM Direct Write Test
2024-08-29,13:49:36,chip_chip1_device_Array,Dir_Write,0018,NIRRAM Direct Write Test
2024-08-29,13:49:46,chip_chip1_device_Array,Dir_Write,0019,NIRRAM Direct Write Test
2024-08-29,13:49:52,chip_chip1_device_Array,Dir_Write,0020,NIRRAM Direct Write Test
2024-08-29,13:52:56,chip_chip1_device_Array,Dir_Write,0021,NIRRAM Direct Write Test
2024-08-29,13:53:10,chip_chip1_device_Array,Dir_Write,0022,NIRRAM Direct Write Test
2024-08-29,13:53:24,chip_chip1_device_Array,Dir_Write,0023,NIRRAM Direct Write Test
2024-08-29,13:55:36,chip_chip1_device_Array,Dir_Write,0024,NIRRAM Direct Write Test
2024-08-29,13:59:21,chip_chip1_device_Array,Dir_Write,0025,NIRRAM Direct Write Test
2024-08-29,14:00:20,chip_chip1_device_Array,Dir_Write,0026,NIRRAM Direct Write Test
2024-08-29,14:01:26,chip_chip1_device_Array,Dir_Write,0027,NIRRAM Direct Write Test
2024-08-29,14:02:18,chip_chip1_device_Array,Dir_Write,0028,NIRRAM Direct Write Test
2024-08-29,14:02:37,chip_chip1_device_Array,Dir_Write,0029,NIRRAM Direct Write Test
2024-08-29,14:04:09,chip_chip1_device_Array,Dir_Write,0030,NIRRAM Direct Write Test
2024-08-29,14:04:17,chip_chip1_device_Array,Dir_Write,0031,NIRRAM Direct Write Test
2024-08-29,14:14:08,chip_chip1_device_Array,Dir_Write,0032,NIRRAM Direct Write Test
2024-08-29,14:15:04,chip_chip1_device_Array,Dir_Write,0033,NIRRAM Direct Write Test
2024-08-29,14:16:33,chip_chip1_device_Array,Dir_Write,0034,NIRRAM Direct Write Test
2024-08-29,14:16:46,chip_chip1_device_Array,Dir_Write,0035,NIRRAM Direct Write Test
2024-08-29,14:17:02,chip_chip1_device_Array,Dir_Write,0036,NIRRAM Direct Write Test
2024-08-29,14:17:15,chip_chip1_device_Array,Dir_Write,0037,NIRRAM Direct Write Test
2024-08-29,14:18:35,chip_chip1_device_Array,Dir_Write,0038,NIRRAM Direct Write Test
2024-08-29,20:15:00,chip_chip1_device_Array,Dir_Write,0039,NIRRAM Direct Write Test
2024-08-29,20:15:26,chip_chip1_device_Array,Dir_Write,0040,NIRRAM Direct Write Test
2024-08-29,20:16:00,chip_chip1_device_Array,Dir_Write,0041,NIRRAM Direct Write Test
2024-08-29,20:31:24,chip_chip1_device_Array,Dir_Write,0042,NIRRAM Direct Write Test
2024-08-29,20:31:51,chip_chip1_device_Array,Dir_Write,0043,NIRRAM Direct Write Test
2024-08-29,20:32:42,chip_chip1_device_Array,Dir_Write,0044,NIRRAM Direct Write Test
2024-08-29,20:33:01,chip_chip1_device_Array,Dir_Write,0045,NIRRAM Direct Write Test
2024-08-30,20:35:57,chip_chip1_device_Array,Dir_Write,0000,NIRRAM Direct Write Test
2024-08-30,20:36:05,chip_chip1_device_Array,Dir_Write,0001,NIRRAM Direct Write Test
2024-08-30,20:37:08,chip_chip1_device_Array,Dir_Write,0002,NIRRAM Direct Write Test
2024-08-30,20:37:28,chip_chip1_device_Array,Dir_Write,0003,NIRRAM Direct Write Test
2024-08-30,20:38:12,chip_chip1_device_Array,Dir_Write,0004,NIRRAM Direct Write Test
2024-08-30,20:38:52,chip_chip1_device_Array,Dir_Write,0005,NIRRAM Direct Write Test
2024-08-30,20:39:53,chip_chip1_device_Array,Dir_Write,0006,NIRRAM Direct Write Test
2024-08-30,20:41:14,chip_chip1_device_Array,Dir_Write,0007,NIRRAM Direct Write Test
2024-08-30,20:41:53,chip_chip1_device_Array,Dir_Write,0008,NIRRAM Direct Write Test
2024-08-30,20:42:01,chip_chip1_device_Array,Dir_Write,0009,NIRRAM Direct Write Test
2024-08-30,20:42:23,chip_chip1_device_Array,Dir_Write,0010,NIRRAM Direct Write Test
2024-08-30,20:42:37,chip_chip1_device_Array,Dir_Write,0011,NIRRAM Direct Write Test
2024-08-30,20:42:57,chip_chip1_device_Array,Dir_Write,0012,NIRRAM Direct Write Test
2024-08-30,20:43:25,chip_chip1_device_Array,Dir_Write,0013,NIRRAM Direct Write Test
2024-08-30,20:44:25,chip_chip1_device_Array,Dir_Write,0014,NIRRAM Direct Write Test
2024-08-30,20:45:09,chip_chip1_device_Array,Dir_Write,0015,NIRRAM Direct Write Test
2024-08-30,21:07:40,chip_chip1_device_Array,Dir_Write,0016,NIRRAM Direct Write Test
2024-08-31,16:27:28,chip_chip1_device_Array,Dir_Write,0000,NIRRAM Direct Write Test
2024-08-31,16:27:40,chip_chip1_device_Array,Dir_Write,0001,NIRRAM Direct Write Test
2024-08-31,16:27:49,chip_chip1_device_Array,Dir_Write,0002,NIRRAM Direct Write Test
2024-08-31,16:28:02,chip_chip1_device_Array,Dir_Write,0003,NIRRAM Direct Write Test
2024-08-31,16:28:37,chip_chip1_device_Array,Dir_Write,0004,NIRRAM Direct Write Test
2024-08-31,16:28:59,chip_chip1_device_Array,Dir_Write,0005,NIRRAM Direct Write Test
2024-08-31,16:29:14,chip_chip1_device_Array,Dir_Write,0006,NIRRAM Direct Write Test
2024-08-31,16:30:03,chip_chip1_device_Array,Dir_Write,0007,NIRRAM Direct Write Test
2024-08-31,16:30:21,chip_chip1_device_Array,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-02,17:12:38,chip_chip1_device_Array,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-02,17:12:59,chip_chip1_device_Array,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-02,17:13:14,chip_chip1_device_Array,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-04,13:59:17,chip_chip1_device_Array,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-04,13:59:28,chip_chip1_device_Array,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-04,15:30:10,chip_chip1_device_Array,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-04,15:31:11,chip_chip1_device_Array,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-04,15:32:47,chip_chip1_device_Array,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-04,15:33:10,chip_chip1_device_Array,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-04,15:34:56,chip_chip1_device_Array,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-04,15:35:10,chip_chip1_device_Array,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-04,15:35:23,chip_chip1_device_Array,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-04,15:35:37,chip_chip1_device_Array,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-04,15:37:07,chip_chip1_device_Array,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-04,15:37:20,chip_chip1_device_Array,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-04,15:37:28,chip_chip1_device_Array,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-04,15:38:00,chip_chip1_device_Array,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-04,15:38:12,chip_chip1_device_Array,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-04,15:39:10,chip_chip1_device_Array,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-04,15:39:19,chip_chip1_device_Array,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-04,15:39:30,chip_chip1_device_Array,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-04,15:39:53,chip_chip1_device_Array,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-04,15:40:00,chip_chip1_device_Array,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-04,15:40:43,chip_chip1_device_Array,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-04,15:42:33,chip_chip1_device_Array,Dir_Write,0021,NIRRAM Direct Write Test
2024-09-04,15:43:12,chip_chip1_device_Array,Dir_Write,0022,NIRRAM Direct Write Test
2024-09-04,15:51:37,chip_chip1_device_Array,Dir_Write,0023,NIRRAM Direct Write Test
2024-09-04,15:52:04,chip_chip1_device_Array,Dir_Write,0024,NIRRAM Direct Write Test
2024-09-04,15:54:12,chip_chip1_device_Array,Dir_Write,0025,NIRRAM Direct Write Test
2024-09-04,15:59:28,chip_chip1_device_Array,Dir_Write,0026,NIRRAM Direct Write Test
2024-09-04,16:00:01,chip_chip1_device_Array,Dir_Write,0027,NIRRAM Direct Write Test
2024-09-04,16:01:01,chip_chip1_device_Array,Dir_Write,0028,NIRRAM Direct Write Test
2024-09-04,16:01:58,chip_chip1_device_Array,Dir_Write,0029,NIRRAM Direct Write Test
2024-09-04,16:02:42,chip_chip1_device_Array,Dir_Write,0030,NIRRAM Direct Write Test
2024-09-04,16:03:04,chip_chip1_device_Array,Dir_Write,0031,NIRRAM Direct Write Test
2024-09-04,16:03:19,chip_chip1_device_Array,Dir_Write,0032,NIRRAM Direct Write Test
2024-09-04,16:04:30,chip_chip1_device_Array,Dir_Write,0033,NIRRAM Direct Write Test
2024-09-04,16:06:25,chip_chip1_device_Array,Dir_Write,0034,NIRRAM Direct Write Test
2024-09-04,16:07:43,chip_chip1_device_Array,Dir_Write,0035,NIRRAM Direct Write Test
2024-09-04,16:09:08,chip_chip1_device_Array,Dir_Write,0036,NIRRAM Direct Write Test
2024-09-04,16:11:26,chip_chip1_device_Array,Dir_Write,0037,NIRRAM Direct Write Test
2024-09-04,16:12:36,chip_chip1_device_Array,Dir_Write,0038,NIRRAM Direct Write Test
2024-09-04,16:12:54,chip_chip1_device_Array,Dir_Write,0039,NIRRAM Direct Write Test
2024-09-04,16:15:10,chip_chip1_device_Array,Dir_Write,0040,NIRRAM Direct Write Test
2024-09-04,16:15:28,chip_chip1_device_Array,Dir_Write,0041,NIRRAM Direct Write Test
2024-09-04,16:16:12,chip_chip1_device_Array,Dir_Write,0042,NIRRAM Direct Write Test
2024-09-04,16:16:18,chip_chip1_device_Array,Dir_Write,0043,NIRRAM Direct Write Test
2024-09-04,16:16:57,chip_chip1_device_Array,Dir_Write,0044,NIRRAM Direct Write Test
2024-09-04,16:17:05,chip_chip1_device_Array,Dir_Write,0045,NIRRAM Direct Write Test
2024-09-04,16:17:40,chip_chip1_device_Array,Dir_Write,0046,NIRRAM Direct Write Test
2024-09-04,16:17:46,chip_chip1_device_Array,Dir_Write,0047,NIRRAM Direct Write Test
2024-09-04,16:18:21,chip_chip1_device_Array,Dir_Write,0048,NIRRAM Direct Write Test
2024-09-04,16:18:26,chip_chip1_device_Array,Dir_Write,0049,NIRRAM Direct Write Test
2024-09-04,16:19:01,chip_chip1_device_Array,Dir_Write,0050,NIRRAM Direct Write Test
2024-09-04,16:19:05,chip_chip1_device_Array,Dir_Write,0051,NIRRAM Direct Write Test
2024-09-04,16:19:09,chip_chip1_device_Array,Dir_Write,0052,NIRRAM Direct Write Test
2024-09-04,16:19:34,chip_chip1_device_Array,Dir_Write,0053,NIRRAM Direct Write Test
2024-09-04,16:20:04,chip_chip1_device_Array,Dir_Write,0054,NIRRAM Direct Write Test
2024-09-04,16:20:09,chip_chip1_device_Array,Dir_Write,0055,NIRRAM Direct Write Test
2024-09-04,16:20:13,chip_chip1_device_Array,Dir_Write,0056,NIRRAM Direct Write Test
2024-09-04,16:20:16,chip_chip1_device_Array,Dir_Write,0057,NIRRAM Direct Write Test
2024-09-04,16:20:52,chip_chip1_device_Array,Dir_Write,0058,NIRRAM Direct Write Test
2024-09-04,16:20:59,chip_chip1_device_Array,Dir_Write,0059,NIRRAM Direct Write Test
2024-09-04,16:23:19,chip_chip1_device_Array,Dir_Write,0060,NIRRAM Direct Write Test
2024-09-04,16:23:40,chip_chip1_device_Array,Dir_Write,0061,NIRRAM Direct Write Test
2024-09-04,16:24:09,chip_chip1_device_Array,Dir_Write,0062,NIRRAM Direct Write Test
2024-09-04,16:24:22,chip_chip1_device_Array,Dir_Write,0063,NIRRAM Direct Write Test
2024-09-04,16:26:16,chip_chip1_device_Array,Dir_Write,0064,NIRRAM Direct Write Test
2024-09-04,16:26:30,chip_chip1_device_Array,Dir_Write,0065,NIRRAM Direct Write Test
2024-09-04,16:26:42,chip_chip1_device_Array,Dir_Write,0066,NIRRAM Direct Write Test
2024-09-04,16:26:49,chip_chip1_device_Array,Dir_Write,0067,NIRRAM Direct Write Test
2024-09-04,16:27:21,chip_chip1_device_Array,Dir_Write,0068,NIRRAM Direct Write Test
2024-09-04,16:27:37,chip_chip1_device_Array,Dir_Write,0069,NIRRAM Direct Write Test
2024-09-04,16:28:46,chip_chip1_device_Array,Dir_Write,0070,NIRRAM Direct Write Test
2024-09-04,16:29:17,chip_chip1_device_Array,Dir_Write,0071,NIRRAM Direct Write Test
2024-09-04,16:29:42,chip_chip1_device_Array,Dir_Write,0072,NIRRAM Direct Write Test
2024-09-04,16:32:38,chip_chip1_device_Array,Dir_Write,0073,NIRRAM Direct Write Test
2024-09-04,16:33:09,chip_chip1_device_Array,Dir_Write,0074,NIRRAM Direct Write Test
2024-09-04,16:34:06,chip_chip1_device_Array,Dir_Write,0075,NIRRAM Direct Write Test
2024-09-04,16:35:28,chip_chip1_device_Array,Dir_Write,0076,NIRRAM Direct Write Test
2024-09-04,16:36:00,chip_chip1_device_Array,Dir_Write,0077,NIRRAM Direct Write Test
2024-09-04,16:37:03,chip_chip1_device_Array,Dir_Write,0078,NIRRAM Direct Write Test
2024-09-04,16:41:15,chip_chip1_device_Array,Dir_Write,0079,NIRRAM Direct Write Test
2024-09-04,16:44:03,chip_chip1_device_Array,Dir_Write,0080,NIRRAM Direct Write Test
2024-09-04,16:45:42,chip_chip1_device_Array,Dir_Write,0081,NIRRAM Direct Write Test
2024-09-04,16:46:04,chip_chip1_device_Array,Dir_Write,0082,NIRRAM Direct Write Test
2024-09-04,16:46:38,chip_chip1_device_Array,Dir_Write,0083,NIRRAM Direct Write Test
2024-09-04,16:47:31,chip_chip1_device_Array,Dir_Write,0084,NIRRAM Direct Write Test
2024-09-04,16:50:01,chip_chip1_device_Array,Dir_Write,0085,NIRRAM Direct Write Test
2024-09-04,17:00:32,chip_chip1_device_Array,Dir_Write,0086,NIRRAM Direct Write Test
2024-09-04,17:02:40,chip_chip1_device_Array,Dir_Write,0087,NIRRAM Direct Write Test
2024-09-04,17:03:36,chip_chip1_device_Array,Dir_Write,0088,NIRRAM Direct Write Test
2024-09-04,17:03:42,chip_chip1_device_Array,Dir_Write,0089,NIRRAM Direct Write Test
2024-09-04,17:27:51,chip_chip1_device_Array,Dir_Write,0090,NIRRAM Direct Write Test
2024-09-04,17:27:56,chip_chip1_device_Array,Dir_Write,0091,NIRRAM Direct Write Test
2024-09-04,17:30:09,chip_chip1_device_Array,Dir_Write,0092,NIRRAM Direct Write Test
2024-09-04,17:31:07,chip_chip1_device_Array,Dir_Write,0093,NIRRAM Direct Write Test
2024-09-04,17:31:42,chip_chip1_device_Array,Dir_Write,0094,NIRRAM Direct Write Test
2024-09-04,17:31:48,chip_chip1_device_Array,Dir_Write,0095,NIRRAM Direct Write Test
2024-09-04,17:34:30,chip_chip1_device_Array,Dir_Write,0096,NIRRAM Direct Write Test
2024-09-04,17:35:36,chip_chip1_device_Array,Dir_Write,0097,NIRRAM Direct Write Test
2024-09-04,17:39:11,chip_chip1_device_Array,Dir_Write,0098,NIRRAM Direct Write Test
2024-09-04,17:39:46,chip_chip1_device_Array,Dir_Write,0099,NIRRAM Direct Write Test
2024-09-04,17:41:19,chip_chip1_device_Array,Dir_Write,0100,NIRRAM Direct Write Test
2024-09-04,17:43:55,chip_chip1_device_Array,Dir_Write,0101,NIRRAM Direct Write Test
2024-09-04,17:45:50,chip_chip1_device_Array,Dir_Write,0102,NIRRAM Direct Write Test
2024-09-04,17:47:09,chip_chip1_device_Array,Dir_Write,0103,NIRRAM Direct Write Test
2024-09-04,17:47:43,chip_chip1_device_Array,Dir_Write,0104,NIRRAM Direct Write Test
2024-09-04,17:48:09,chip_chip1_device_Array,Dir_Write,0105,NIRRAM Direct Write Test
2024-09-04,17:48:47,chip_chip1_device_Array,Dir_Write,0106,NIRRAM Direct Write Test
2024-09-04,17:49:15,chip_chip1_device_Array,Dir_Write,0107,NIRRAM Direct Write Test
2024-09-06,14:48:50,chip_chip1_device_Array,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-06,14:49:06,chip_chip1_device_Array,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-13,10:51:47,chip_chip1_device_Array,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-13,10:52:43,chip_chip1_device_Array,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-13,10:53:17,chip_chip1_device_Array,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-13,10:54:09,chip_chip1_device_Array,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-13,10:54:27,chip_chip1_device_Array,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-13,10:54:35,chip_chip1_device_Array,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-13,10:55:47,chip_chip1_device_Array,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-13,10:56:01,chip_chip1_device_Array,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-13,10:56:08,chip_chip1_device_Array,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-13,10:56:46,chip_chip1_device_Array,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-13,10:56:56,chip_chip1_device_Array,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-13,10:57:56,chip_chip1_device_Array,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-13,10:58:27,chip_chip1_device_Array,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-13,10:58:47,chip_chip1_device_Array,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-13,10:59:01,chip_chip1_device_Array,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-13,11:00:41,chip_chip1_device_Array,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-13,11:00:57,chip_chip1_device_Array,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-13,11:01:09,chip_chip1_device_Array,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-13,11:06:03,chip_chip1_device_Array,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-13,11:06:25,chip_chip1_device_Array,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-13,11:07:08,chip_chip1_device_Array,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-13,11:07:48,chip_chip1_device_Array,Dir_Write,0021,NIRRAM Direct Write Test
2024-09-13,11:08:08,chip_chip1_device_Array,Dir_Write,0022,NIRRAM Direct Write Test
2024-09-13,11:09:54,chip_chip1_device_Array,Dir_Write,0023,NIRRAM Direct Write Test
2024-09-13,12:52:17,chip_wafer1_device_Chip2,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-13,12:54:08,chip_wafer1_device_Chip2,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-13,12:56:14,chip_wafer1_device_Chip2,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-13,13:03:08,chip_wafer1_device_Chip2,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-13,13:03:33,chip_wafer1_device_Chip2,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-13,13:03:48,chip_wafer1_device_Chip2,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-13,13:04:44,chip_wafer1_device_Chip2,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-13,13:05:01,chip_wafer1_device_Chip2,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-13,13:06:41,chip_wafer1_device_Chip2,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-13,13:07:07,chip_wafer1_device_Chip2,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-13,13:07:21,chip_wafer1_device_Chip2,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-13,13:07:47,chip_wafer1_device_Chip2,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-13,13:08:20,chip_wafer1_device_Chip2,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-13,13:08:40,chip_wafer1_device_Chip2,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-13,13:10:26,chip_wafer1_device_Chip2,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-13,13:10:38,chip_wafer1_device_Chip2,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-13,13:10:47,chip_wafer1_device_Chip2,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-13,13:11:21,chip_wafer1_device_Chip2,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-13,13:11:55,chip_wafer1_device_Chip2,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-13,13:13:08,chip_wafer1_device_Chip2,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-13,13:14:40,chip_wafer1_device_Chip2,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-13,13:15:07,chip_wafer1_device_Chip2,Dir_Write,0021,NIRRAM Direct Write Test
2024-09-13,13:15:12,chip_wafer1_device_Chip2,Dir_Write,0022,NIRRAM Direct Write Test
2024-09-13,13:16:51,chip_wafer1_device_Chip2,Dir_Write,0023,NIRRAM Direct Write Test
2024-09-13,13:17:03,chip_wafer1_device_Chip2,Dir_Write,0024,NIRRAM Direct Write Test
2024-09-13,13:19:12,chip_wafer1_device_Chip2,Dir_Write,0025,NIRRAM Direct Write Test
2024-09-13,13:19:55,chip_wafer1_device_Chip2,Dir_Write,0026,NIRRAM Direct Write Test
2024-09-13,13:21:08,chip_wafer1_device_Chip2,Dir_Write,0027,NIRRAM Direct Write Test
2024-09-13,13:21:46,chip_wafer1_device_Chip2,Dir_Write,0028,NIRRAM Direct Write Test
2024-09-13,13:22:08,chip_wafer1_device_Chip2,Dir_Write,0029,NIRRAM Direct Write Test
2024-09-13,13:22:44,chip_wafer1_device_Chip2,Dir_Write,0030,NIRRAM Direct Write Test
2024-09-13,13:23:23,chip_wafer1_device_Chip2,Dir_Write,0031,NIRRAM Direct Write Test
2024-09-13,13:23:58,chip_wafer1_device_Chip2,Dir_Write,0032,NIRRAM Direct Write Test
2024-09-13,13:24:32,chip_wafer1_device_Chip2,Dir_Write,0033,NIRRAM Direct Write Test
2024-09-13,13:25:10,chip_wafer1_device_Chip2,Dir_Write,0034,NIRRAM Direct Write Test
2024-09-13,13:25:39,chip_wafer1_device_Chip2,Dir_Write,0035,NIRRAM Direct Write Test
2024-09-13,13:26:04,chip_wafer1_device_Chip2,Dir_Write,0036,NIRRAM Direct Write Test
2024-09-13,13:26:12,chip_wafer1_device_Chip2,Dir_Write,0037,NIRRAM Direct Write Test
2024-09-13,13:26:47,chip_wafer1_device_Chip2,Dir_Write,0038,NIRRAM Direct Write Test
2024-09-13,13:28:30,chip_wafer1_device_Chip2,Dir_Write,0039,NIRRAM Direct Write Test
2024-09-13,13:28:44,chip_wafer1_device_Chip2,Dir_Write,0040,NIRRAM Direct Write Test
2024-09-13,13:30:11,chip_wafer1_device_Chip2,Dir_Write,0041,NIRRAM Direct Write Test
2024-09-13,13:42:11,chip_wafer1_device_Chip2,Dir_Write,0042,NIRRAM Direct Write Test
2024-09-16,17:40:15,chip_wafer1_device_Chip2,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-16,17:40:50,chip_wafer1_device_Chip2,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-16,17:42:16,chip_wafer1_device_Chip2,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-16,17:42:42,chip_wafer1_device_Chip2,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-16,17:44:20,chip_wafer1_device_Chip2,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-16,17:46:18,chip_wafer1_device_Chip2,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-16,17:47:57,chip_wafer1_device_Chip2,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-16,17:48:58,chip_wafer1_device_Chip2,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-16,17:50:51,chip_wafer1_device_Chip2,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-16,17:51:34,chip_wafer1_device_Chip2,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-16,17:52:11,chip_wafer1_device_Chip2,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-16,17:54:43,chip_wafer1_device_Chip2,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-16,17:55:14,chip_wafer1_device_Chip2,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-16,17:55:25,chip_wafer1_device_Chip2,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-16,17:56:36,chip_wafer1_device_Chip2,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-16,17:58:55,chip_wafer1_device_Chip2,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-16,18:08:45,chip_wafer1_device_Chip2,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-16,18:11:17,chip_wafer1_device_Chip2,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-16,18:12:28,chip_wafer1_device_Chip2,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-16,18:12:43,chip_wafer1_device_Chip2,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-16,18:13:19,chip_wafer1_device_Chip2,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-16,18:14:04,chip_wafer1_device_Chip2,Dir_Write,0021,NIRRAM Direct Write Test
2024-09-16,18:14:33,chip_wafer1_device_Chip2,Dir_Write,0022,NIRRAM Direct Write Test
2024-09-16,18:15:35,chip_wafer1_device_Chip2,Dir_Write,0023,NIRRAM Direct Write Test
2024-09-16,18:16:20,chip_wafer1_device_Chip2,Dir_Write,0024,NIRRAM Direct Write Test
2024-09-16,18:17:14,chip_wafer1_device_Chip2,Dir_Write,0025,NIRRAM Direct Write Test
2024-09-16,18:17:43,chip_wafer1_device_Chip2,Dir_Write,0026,NIRRAM Direct Write Test
2024-09-16,18:18:03,chip_wafer1_device_Chip2,Dir_Write,0027,NIRRAM Direct Write Test
2024-09-16,18:18:40,chip_wafer1_device_Chip2,Dir_Write,0028,NIRRAM Direct Write Test
2024-09-16,18:19:12,chip_wafer1_device_Chip2,Dir_Write,0029,NIRRAM Direct Write Test
2024-09-16,18:19:29,chip_wafer1_device_Chip2,Dir_Write,0030,NIRRAM Direct Write Test
2024-09-16,18:19:49,chip_wafer1_device_Chip2,Dir_Write,0031,NIRRAM Direct Write Test
2024-09-16,18:20:51,chip_wafer1_device_Chip2,Dir_Write,0032,NIRRAM Direct Write Test
2024-09-16,18:21:06,chip_wafer1_device_Chip2,Dir_Write,0033,NIRRAM Direct Write Test
2024-09-16,18:29:35,chip_wafer1_device_Chip2,Dir_Write,0034,NIRRAM Direct Write Test
2024-09-16,18:31:15,chip_wafer1_device_Chip2,Dir_Write,0035,NIRRAM Direct Write Test
2024-09-16,18:45:38,chip_wafer1_device_Chip2,Dir_Write,0036,NIRRAM Direct Write Test
2024-09-16,18:46:02,chip_wafer1_device_Chip2,Dir_Write,0037,NIRRAM Direct Write Test
2024-09-16,18:46:35,chip_wafer1_device_Chip2,Dir_Write,0038,NIRRAM Direct Write Test
2024-09-16,18:47:32,chip_wafer1_device_Chip2,Dir_Write,0039,NIRRAM Direct Write Test
2024-09-16,18:47:53,chip_wafer1_device_Chip2,Dir_Write,0040,NIRRAM Direct Write Test
2024-09-16,18:48:29,chip_wafer1_device_Chip2,Dir_Write,0041,NIRRAM Direct Write Test
2024-09-16,18:49:55,chip_wafer1_device_Chip2,Dir_Write,0042,NIRRAM Direct Write Test
2024-09-16,18:50:07,chip_wafer1_device_Chip2,Dir_Write,0043,NIRRAM Direct Write Test
2024-09-16,18:50:19,chip_wafer1_device_Chip2,Dir_Write,0044,NIRRAM Direct Write Test
2024-09-16,18:50:32,chip_wafer1_device_Chip2,Dir_Write,0045,NIRRAM Direct Write Test
2024-09-16,18:50:48,chip_wafer1_device_Chip2,Dir_Write,0046,NIRRAM Direct Write Test
2024-09-16,18:51:09,chip_wafer1_device_Chip2,Dir_Write,0047,NIRRAM Direct Write Test
2024-09-16,18:51:20,chip_wafer1_device_Chip2,Dir_Write,0048,NIRRAM Direct Write Test
2024-09-16,18:51:32,chip_wafer1_device_Chip2,Dir_Write,0049,NIRRAM Direct Write Test
2024-09-16,18:51:52,chip_wafer1_device_Chip2,Dir_Write,0050,NIRRAM Direct Write Test
2024-09-16,18:52:06,chip_wafer1_device_Chip2,Dir_Write,0051,NIRRAM Direct Write Test
2024-09-16,18:52:42,chip_wafer1_device_Chip2,Dir_Write,0052,NIRRAM Direct Write Test
2024-09-16,19:03:35,chip_wafer1_device_Chip2,Dir_Write,0053,NIRRAM Direct Write Test
2024-09-16,19:03:41,chip_wafer1_device_Chip2,Dir_Write,0054,NIRRAM Direct Write Test
2024-09-16,19:03:46,chip_wafer1_device_Chip2,Dir_Write,0055,NIRRAM Direct Write Test
2024-09-16,19:03:56,chip_wafer1_device_Chip2,Dir_Write,0056,NIRRAM Direct Write Test
2024-09-16,19:04:48,chip_wafer1_device_Chip2,Dir_Write,0057,NIRRAM Direct Write Test
2024-09-16,19:04:56,chip_wafer1_device_Chip2,Dir_Write,0058,NIRRAM Direct Write Test
2024-09-16,19:05:03,chip_wafer1_device_Chip2,Dir_Write,0059,NIRRAM Direct Write Test
2024-09-16,19:05:15,chip_wafer1_device_Chip2,Dir_Write,0060,NIRRAM Direct Write Test
2024-09-16,19:05:54,chip_wafer1_device_Chip2,Dir_Write,0061,NIRRAM Direct Write Test
2024-09-16,19:05:59,chip_wafer1_device_Chip2,Dir_Write,0062,NIRRAM Direct Write Test
2024-09-16,19:06:04,chip_wafer1_device_Chip2,Dir_Write,0063,NIRRAM Direct Write Test
2024-09-16,19:06:09,chip_wafer1_device_Chip2,Dir_Write,0064,NIRRAM Direct Write Test
2024-09-16,19:06:14,chip_wafer1_device_Chip2,Dir_Write,0065,NIRRAM Direct Write Test
2024-09-16,19:06:19,chip_wafer1_device_Chip2,Dir_Write,0066,NIRRAM Direct Write Test
2024-09-16,19:06:24,chip_wafer1_device_Chip2,Dir_Write,0067,NIRRAM Direct Write Test
2024-09-16,19:06:29,chip_wafer1_device_Chip2,Dir_Write,0068,NIRRAM Direct Write Test
2024-09-16,19:06:34,chip_wafer1_device_Chip2,Dir_Write,0069,NIRRAM Direct Write Test
2024-09-16,19:08:40,chip_wafer1_device_Chip2,Dir_Write,0070,NIRRAM Direct Write Test
2024-09-16,19:11:45,chip_wafer1_device_Chip2,Dir_Write,0071,NIRRAM Direct Write Test
2024-09-16,19:12:16,chip_wafer1_device_Chip2,Dir_Write,0072,NIRRAM Direct Write Test
2024-09-16,19:12:52,chip_wafer1_device_Chip2,Dir_Write,0073,NIRRAM Direct Write Test
2024-09-16,19:13:33,chip_wafer1_device_Chip2,Dir_Write,0074,NIRRAM Direct Write Test
2024-09-16,19:15:19,chip_wafer1_device_Chip2,Dir_Write,0075,NIRRAM Direct Write Test
2024-09-16,19:15:43,chip_wafer1_device_Chip2,Dir_Write,0076,NIRRAM Direct Write Test
2024-09-16,19:23:51,chip_wafer1_device_Chip2,Dir_Write,0077,NIRRAM Direct Write Test
2024-09-16,19:24:42,chip_wafer1_device_Chip2,Dir_Write,0078,NIRRAM Direct Write Test
2024-09-16,19:26:08,chip_wafer1_device_Chip2,Dir_Write,0079,NIRRAM Direct Write Test
2024-09-16,19:26:27,chip_wafer1_device_Chip2,Dir_Write,0080,NIRRAM Direct Write Test
2024-09-16,19:26:44,chip_wafer1_device_Chip2,Dir_Write,0081,NIRRAM Direct Write Test
2024-09-16,19:27:36,chip_wafer1_device_Chip2,Dir_Write,0082,NIRRAM Direct Write Test
2024-09-16,19:28:30,chip_wafer1_device_Chip2,Dir_Write,0083,NIRRAM Direct Write Test
2024-09-16,19:28:43,chip_wafer1_device_Chip2,Dir_Write,0084,NIRRAM Direct Write Test
2024-09-16,19:29:24,chip_wafer1_device_Chip2,Dir_Write,0085,NIRRAM Direct Write Test
2024-09-16,19:29:57,chip_wafer1_device_Chip2,Dir_Write,0086,NIRRAM Direct Write Test
2024-09-16,19:31:29,chip_wafer1_device_Chip2,Dir_Write,0087,NIRRAM Direct Write Test
2024-09-16,19:32:06,chip_wafer1_device_Chip2,Dir_Write,0088,NIRRAM Direct Write Test
2024-09-16,19:32:22,chip_wafer1_device_Chip2,Dir_Write,0089,NIRRAM Direct Write Test
2024-09-16,19:32:59,chip_wafer1_device_Chip2,Dir_Write,0090,NIRRAM Direct Write Test
2024-09-16,19:33:47,chip_wafer1_device_Chip2,Dir_Write,0091,NIRRAM Direct Write Test
2024-09-16,19:35:09,chip_wafer1_device_Chip2,Dir_Write,0092,NIRRAM Direct Write Test
2024-09-16,19:38:22,chip_wafer1_device_Chip2,Dir_Write,0093,NIRRAM Direct Write Test
2024-09-16,19:39:14,chip_wafer1_device_Chip2,Dir_Write,0094,NIRRAM Direct Write Test
2024-09-16,19:40:59,chip_wafer1_device_Chip2,Dir_Write,0095,NIRRAM Direct Write Test
2024-09-16,21:20:34,chip_wafer1_device_Chip2,Dir_Write,0096,NIRRAM Direct Write Test
2024-09-16,21:21:00,chip_wafer1_device_Chip2,Dir_Write,0097,NIRRAM Direct Write Test
2024-09-16,21:21:26,chip_wafer1_device_Chip2,Dir_Write,0098,NIRRAM Direct Write Test
2024-09-16,21:21:53,chip_wafer1_device_Chip2,Dir_Write,0099,NIRRAM Direct Write Test
2024-09-16,21:22:11,chip_wafer1_device_Chip2,Dir_Write,0100,NIRRAM Direct Write Test
2024-09-16,21:22:55,chip_wafer1_device_Chip2,Dir_Write,0101,NIRRAM Direct Write Test
2024-09-16,21:24:51,chip_wafer1_device_Chip2,Dir_Write,0102,NIRRAM Direct Write Test
2024-09-16,21:25:09,chip_wafer1_device_Chip2,Dir_Write,0103,NIRRAM Direct Write Test
2024-09-16,21:26:40,chip_wafer1_device_Chip2,Dir_Write,0104,NIRRAM Direct Write Test
2024-09-16,21:27:09,chip_wafer1_device_Chip2,Dir_Write,0105,NIRRAM Direct Write Test
2024-09-16,21:27:30,chip_wafer1_device_Chip2,Dir_Write,0106,NIRRAM Direct Write Test
2024-09-16,21:27:41,chip_wafer1_device_Chip2,Dir_Write,0107,NIRRAM Direct Write Test
2024-09-16,21:28:01,chip_wafer1_device_Chip2,Dir_Write,0108,NIRRAM Direct Write Test
2024-09-16,21:28:17,chip_wafer1_device_Chip2,Dir_Write,0109,NIRRAM Direct Write Test
2024-09-16,21:28:27,chip_wafer1_device_Chip2,Dir_Write,0110,NIRRAM Direct Write Test
2024-09-16,21:28:43,chip_wafer1_device_Chip2,Dir_Write,0111,NIRRAM Direct Write Test
2024-09-16,21:28:54,chip_wafer1_device_Chip2,Dir_Write,0112,NIRRAM Direct Write Test
2024-09-16,21:32:19,chip_wafer1_device_Chip2,Dir_Write,0113,NIRRAM Direct Write Test
2024-09-16,21:33:05,chip_wafer1_device_Chip2,Dir_Write,0114,NIRRAM Direct Write Test
2024-09-16,21:33:11,chip_wafer1_device_Chip2,Dir_Write,0115,NIRRAM Direct Write Test
2024-09-16,21:33:43,chip_wafer1_device_Chip2,Dir_Write,0116,NIRRAM Direct Write Test
2024-09-16,21:35:13,chip_wafer1_device_Chip2,Dir_Write,0117,NIRRAM Direct Write Test
2024-09-16,21:35:57,chip_wafer1_device_Chip2,Dir_Write,0118,NIRRAM Direct Write Test
2024-09-17,10:49:30,chip_wafer1_device_Chip2,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-17,10:51:34,chip_wafer1_device_Chip2,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-17,10:52:01,chip_wafer1_device_Chip2,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-17,10:52:55,chip_wafer1_device_Chip2,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-17,10:53:25,chip_wafer1_device_Chip2,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-17,10:54:57,chip_wafer1_device_Chip2,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-17,10:56:33,chip_wafer1_device_Chip2,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-17,10:56:40,chip_wafer1_device_Chip2,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-17,10:57:12,chip_wafer1_device_Chip2,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-17,10:57:38,chip_wafer1_device_Chip2,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-17,11:00:14,chip_wafer1_device_Chip2,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-17,11:01:15,chip_wafer1_device_Chip2,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-17,11:02:45,chip_wafer1_device_Chip2,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-17,11:08:16,chip_wafer1_device_Chip2,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-17,11:08:42,chip_wafer1_device_Chip2,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-17,11:11:08,chip_wafer1_device_Chip2,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-17,11:12:21,chip_wafer1_device_Chip2,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-17,11:13:20,chip_wafer1_device_Chip2,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-17,11:14:20,chip_wafer1_device_Chip2,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-17,11:15:38,chip_wafer1_device_Chip2,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-17,11:23:45,chip_wafer1_device_Chip2,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-17,11:24:03,chip_wafer1_device_Chip2,Dir_Write,0021,NIRRAM Direct Write Test
2024-09-17,11:25:11,chip_wafer1_device_Chip2,Dir_Write,0022,NIRRAM Direct Write Test
2024-09-17,11:39:10,chip_wafer1_device_Chip2,Dir_Write,0023,NIRRAM Direct Write Test
2024-09-17,11:40:04,chip_wafer1_device_Chip2,Dir_Write,0024,NIRRAM Direct Write Test
2024-09-17,11:41:48,chip_wafer1_device_Chip2,Dir_Write,0025,NIRRAM Direct Write Test
2024-09-17,11:43:02,chip_wafer1_device_Chip2,Dir_Write,0026,NIRRAM Direct Write Test
2024-09-17,11:50:10,chip_wafer1_device_Chip2,Dir_Write,0027,NIRRAM Direct Write Test
2024-09-17,11:52:07,chip_wafer1_device_Chip2,Dir_Write,0028,NIRRAM Direct Write Test
2024-09-17,11:54:05,chip_wafer1_device_Chip2,Dir_Write,0029,NIRRAM Direct Write Test
2024-09-17,11:54:31,chip_wafer1_device_Chip2,Dir_Write,0030,NIRRAM Direct Write Test
2024-09-17,11:55:13,chip_wafer1_device_Chip2,Dir_Write,0031,NIRRAM Direct Write Test
2024-09-17,11:56:38,chip_wafer1_device_Chip2,Dir_Write,0032,NIRRAM Direct Write Test
2024-09-17,11:57:33,chip_wafer1_device_Chip2,Dir_Write,0033,NIRRAM Direct Write Test
2024-09-17,12:03:50,chip_wafer1_device_Chip2,Dir_Write,0034,NIRRAM Direct Write Test
2024-09-17,12:05:06,chip_wafer1_device_Chip2,Dir_Write,0035,NIRRAM Direct Write Test
2024-09-17,12:05:39,chip_wafer1_device_Chip2,Dir_Write,0036,NIRRAM Direct Write Test
2024-09-17,12:06:05,chip_wafer1_device_Chip2,Dir_Write,0037,NIRRAM Direct Write Test
2024-09-17,12:06:34,chip_wafer1_device_Chip2,Dir_Write,0038,NIRRAM Direct Write Test
2024-09-17,12:06:47,chip_wafer1_device_Chip2,Dir_Write,0039,NIRRAM Direct Write Test
2024-09-17,12:07:32,chip_wafer1_device_Chip2,Dir_Write,0040,NIRRAM Direct Write Test
2024-09-17,12:07:41,chip_wafer1_device_Chip2,Dir_Write,0041,NIRRAM Direct Write Test
2024-09-17,12:09:07,chip_wafer1_device_Chip2,Dir_Write,0042,NIRRAM Direct Write Test
2024-09-17,12:10:18,chip_wafer1_device_Chip2,Dir_Write,0043,NIRRAM Direct Write Test
2024-09-17,12:11:31,chip_wafer1_device_Chip2,Dir_Write,0044,NIRRAM Direct Write Test
2024-09-17,12:38:05,chip_wafer1_device_Chip2,Dir_Write,0045,NIRRAM Direct Write Test
2024-09-17,12:38:57,chip_wafer1_device_Chip2,Dir_Write,0046,NIRRAM Direct Write Test
2024-09-17,12:42:12,chip_wafer1_device_Chip2,Dir_Write,0047,NIRRAM Direct Write Test
2024-09-17,12:42:31,chip_wafer1_device_Chip2,Dir_Write,0048,NIRRAM Direct Write Test
2024-09-17,12:42:54,chip_wafer1_device_Chip2,Dir_Write,0049,NIRRAM Direct Write Test
2024-09-17,12:43:38,chip_wafer1_device_Chip2,Dir_Write,0050,NIRRAM Direct Write Test
2024-09-17,12:43:44,chip_wafer1_device_Chip2,Dir_Write,0051,NIRRAM Direct Write Test
2024-09-17,12:44:51,chip_wafer1_device_Chip2,Dir_Write,0052,NIRRAM Direct Write Test
2024-09-17,12:45:52,chip_wafer1_device_Chip2,Dir_Write,0053,NIRRAM Direct Write Test
2024-09-17,12:46:08,chip_wafer1_device_Chip2,Dir_Write,0054,NIRRAM Direct Write Test
2024-09-17,12:46:59,chip_wafer1_device_Chip2,Dir_Write,0055,NIRRAM Direct Write Test
2024-09-17,12:47:33,chip_wafer1_device_Chip2,Dir_Write,0056,NIRRAM Direct Write Test
2024-09-17,12:48:10,chip_wafer1_device_Chip2,Dir_Write,0057,NIRRAM Direct Write Test
2024-09-17,12:48:26,chip_wafer1_device_Chip2,Dir_Write,0058,NIRRAM Direct Write Test
2024-09-17,12:48:42,chip_wafer1_device_Chip2,Dir_Write,0059,NIRRAM Direct Write Test
2024-09-17,12:48:57,chip_wafer1_device_Chip2,Dir_Write,0060,NIRRAM Direct Write Test
2024-09-17,12:49:09,chip_wafer1_device_Chip2,Dir_Write,0061,NIRRAM Direct Write Test
2024-09-17,12:49:13,chip_wafer1_device_Chip2,Dir_Write,0062,NIRRAM Direct Write Test
2024-09-17,12:49:27,chip_wafer1_device_Chip2,Dir_Write,0063,NIRRAM Direct Write Test
2024-09-17,12:51:03,chip_wafer1_device_Chip2,Dir_Write,0064,NIRRAM Direct Write Test
2024-09-17,12:51:13,chip_wafer1_device_Chip2,Dir_Write,0065,NIRRAM Direct Write Test
2024-09-17,12:51:42,chip_wafer1_device_Chip2,Dir_Write,0066,NIRRAM Direct Write Test
2024-09-17,12:52:09,chip_wafer1_device_Chip2,Dir_Write,0067,NIRRAM Direct Write Test
2024-09-17,13:14:31,chip_wafer1_device_Chip2,Dir_Write,0068,NIRRAM Direct Write Test
2024-09-17,13:15:07,chip_wafer1_device_Chip2,Dir_Write,0069,NIRRAM Direct Write Test
2024-09-17,13:15:43,chip_wafer1_device_Chip2,Dir_Write,0070,NIRRAM Direct Write Test
2024-09-17,13:15:50,chip_wafer1_device_Chip2,Dir_Write,0071,NIRRAM Direct Write Test
2024-09-17,13:16:31,chip_wafer1_device_Chip2,Dir_Write,0072,NIRRAM Direct Write Test
2024-09-17,13:17:36,chip_wafer1_device_Chip2,Dir_Write,0073,NIRRAM Direct Write Test
2024-09-17,13:18:13,chip_wafer1_device_Chip2,Dir_Write,0074,NIRRAM Direct Write Test
2024-09-17,13:18:42,chip_wafer1_device_Chip2,Dir_Write,0075,NIRRAM Direct Write Test
2024-09-17,13:19:11,chip_wafer1_device_Chip2,Dir_Write,0076,NIRRAM Direct Write Test
2024-09-17,13:19:53,chip_wafer1_device_Chip2,Dir_Write,0077,NIRRAM Direct Write Test
2024-09-17,13:20:35,chip_wafer1_device_Chip2,Dir_Write,0078,NIRRAM Direct Write Test
2024-09-17,13:20:55,chip_wafer1_device_Chip2,Dir_Write,0079,NIRRAM Direct Write Test
2024-09-17,13:21:35,chip_wafer1_device_Chip2,Dir_Write,0080,NIRRAM Direct Write Test
2024-09-17,13:22:31,chip_wafer1_device_Chip2,Dir_Write,0081,NIRRAM Direct Write Test
2024-09-17,13:23:03,chip_wafer1_device_Chip2,Dir_Write,0082,NIRRAM Direct Write Test
2024-09-17,13:23:28,chip_wafer1_device_Chip2,Dir_Write,0083,NIRRAM Direct Write Test
2024-09-17,13:23:55,chip_wafer1_device_Chip2,Dir_Write,0084,NIRRAM Direct Write Test
2024-09-17,13:24:31,chip_wafer1_device_Chip2,Dir_Write,0085,NIRRAM Direct Write Test
2024-09-17,13:24:46,chip_wafer1_device_Chip2,Dir_Write,0086,NIRRAM Direct Write Test
2024-09-17,13:25:03,chip_wafer1_device_Chip2,Dir_Write,0087,NIRRAM Direct Write Test
2024-09-17,13:25:40,chip_wafer1_device_Chip2,Dir_Write,0088,NIRRAM Direct Write Test
2024-09-17,13:26:15,chip_wafer1_device_Chip2,Dir_Write,0089,NIRRAM Direct Write Test
2024-09-17,13:26:43,chip_wafer1_device_Chip2,Dir_Write,0090,NIRRAM Direct Write Test
2024-09-17,13:27:03,chip_wafer1_device_Chip2,Dir_Write,0091,NIRRAM Direct Write Test
2024-09-17,13:27:39,chip_wafer1_device_Chip2,Dir_Write,0092,NIRRAM Direct Write Test
2024-09-17,13:27:44,chip_wafer1_device_Chip2,Dir_Write,0093,NIRRAM Direct Write Test
2024-09-17,13:27:58,chip_wafer1_device_Chip2,Dir_Write,0094,NIRRAM Direct Write Test
2024-09-17,13:28:15,chip_wafer1_device_Chip2,Dir_Write,0095,NIRRAM Direct Write Test
2024-09-17,13:28:41,chip_wafer1_device_Chip2,Dir_Write,0096,NIRRAM Direct Write Test
2024-09-17,13:29:12,chip_wafer1_device_Chip2,Dir_Write,0097,NIRRAM Direct Write Test
2024-09-17,13:29:21,chip_wafer1_device_Chip2,Dir_Write,0098,NIRRAM Direct Write Test
2024-09-17,13:29:28,chip_wafer1_device_Chip2,Dir_Write,0099,NIRRAM Direct Write Test
2024-09-17,13:29:35,chip_wafer1_device_Chip2,Dir_Write,0100,NIRRAM Direct Write Test
2024-09-17,13:30:12,chip_wafer1_device_Chip2,Dir_Write,0101,NIRRAM Direct Write Test
2024-09-17,13:30:19,chip_wafer1_device_Chip2,Dir_Write,0102,NIRRAM Direct Write Test
2024-09-17,13:30:42,chip_wafer1_device_Chip2,Dir_Write,0103,NIRRAM Direct Write Test
2024-09-17,13:30:53,chip_wafer1_device_Chip2,Dir_Write,0104,NIRRAM Direct Write Test
2024-09-17,13:31:25,chip_wafer1_device_Chip2,Dir_Write,0105,NIRRAM Direct Write Test
2024-09-17,13:31:36,chip_wafer1_device_Chip2,Dir_Write,0106,NIRRAM Direct Write Test
2024-09-17,13:32:11,chip_wafer1_device_Chip2,Dir_Write,0107,NIRRAM Direct Write Test
2024-09-17,13:32:21,chip_wafer1_device_Chip2,Dir_Write,0108,NIRRAM Direct Write Test
2024-09-17,13:32:30,chip_wafer1_device_Chip2,Dir_Write,0109,NIRRAM Direct Write Test
2024-09-17,13:32:52,chip_wafer1_device_Chip2,Dir_Write,0110,NIRRAM Direct Write Test
2024-09-17,13:32:57,chip_wafer1_device_Chip2,Dir_Write,0111,NIRRAM Direct Write Test
2024-09-17,13:33:05,chip_wafer1_device_Chip2,Dir_Write,0112,NIRRAM Direct Write Test
2024-09-17,13:33:24,chip_wafer1_device_Chip2,Dir_Write,0113,NIRRAM Direct Write Test
2024-09-17,13:33:38,chip_wafer1_device_Chip2,Dir_Write,0114,NIRRAM Direct Write Test
2024-09-17,13:34:24,chip_wafer1_device_Chip2,Dir_Write,0115,NIRRAM Direct Write Test
2024-09-17,13:35:19,chip_wafer1_device_Chip2,Dir_Write,0116,NIRRAM Direct Write Test
2024-09-17,13:35:40,chip_wafer1_device_Chip2,Dir_Write,0117,NIRRAM Direct Write Test
2024-09-17,13:36:15,chip_wafer1_device_Chip2,Dir_Write,0118,NIRRAM Direct Write Test
2024-09-17,13:36:19,chip_wafer1_device_Chip2,Dir_Write,0119,NIRRAM Direct Write Test
2024-09-17,13:36:36,chip_wafer1_device_Chip2,Dir_Write,0120,NIRRAM Direct Write Test
2024-09-17,13:36:53,chip_wafer1_device_Chip2,Dir_Write,0121,NIRRAM Direct Write Test
2024-09-17,13:37:24,chip_wafer1_device_Chip2,Dir_Write,0122,NIRRAM Direct Write Test
2024-09-17,13:37:33,chip_wafer1_device_Chip2,Dir_Write,0123,NIRRAM Direct Write Test
2024-09-17,13:37:42,chip_wafer1_device_Chip2,Dir_Write,0124,NIRRAM Direct Write Test
2024-09-17,13:38:18,chip_wafer1_device_Chip2,Dir_Write,0125,NIRRAM Direct Write Test
2024-09-17,13:38:36,chip_wafer1_device_Chip2,Dir_Write,0126,NIRRAM Direct Write Test
2024-09-17,13:38:41,chip_wafer1_device_Chip2,Dir_Write,0127,NIRRAM Direct Write Test
2024-09-17,13:38:52,chip_wafer1_device_Chip2,Dir_Write,0128,NIRRAM Direct Write Test
2024-09-17,13:39:04,chip_wafer1_device_Chip2,Dir_Write,0129,NIRRAM Direct Write Test
2024-09-17,13:39:15,chip_wafer1_device_Chip2,Dir_Write,0130,NIRRAM Direct Write Test
2024-09-17,13:39:30,chip_wafer1_device_Chip2,Dir_Write,0131,NIRRAM Direct Write Test
2024-09-17,13:39:49,chip_wafer1_device_Chip2,Dir_Write,0132,NIRRAM Direct Write Test
2024-09-17,13:39:55,chip_wafer1_device_Chip2,Dir_Write,0133,NIRRAM Direct Write Test
2024-09-17,13:40:09,chip_wafer1_device_Chip2,Dir_Write,0134,NIRRAM Direct Write Test
2024-09-17,13:40:22,chip_wafer1_device_Chip2,Dir_Write,0135,NIRRAM Direct Write Test
2024-09-17,13:40:42,chip_wafer1_device_Chip2,Dir_Write,0136,NIRRAM Direct Write Test
2024-09-17,13:40:57,chip_wafer1_device_Chip2,Dir_Write,0137,NIRRAM Direct Write Test
2024-09-17,13:41:09,chip_wafer1_device_Chip2,Dir_Write,0138,NIRRAM Direct Write Test
2024-09-17,13:41:15,chip_wafer1_device_Chip2,Dir_Write,0139,NIRRAM Direct Write Test
2024-09-17,13:43:28,chip_wafer1_device_Chip2,Dir_Write,0140,NIRRAM Direct Write Test
2024-09-17,13:43:40,chip_wafer1_device_Chip2,Dir_Write,0141,NIRRAM Direct Write Test
2024-09-17,13:50:48,chip_wafer1_device_Chip2,Dir_Write,0142,NIRRAM Direct Write Test
2024-09-17,13:50:59,chip_wafer1_device_Chip2,Dir_Write,0143,NIRRAM Direct Write Test
2024-09-17,13:51:12,chip_wafer1_device_Chip2,Dir_Write,0144,NIRRAM Direct Write Test
2024-09-17,13:51:17,chip_wafer1_device_Chip2,Dir_Write,0145,NIRRAM Direct Write Test
2024-09-17,13:51:39,chip_wafer1_device_Chip2,Dir_Write,0146,NIRRAM Direct Write Test
2024-09-17,13:51:44,chip_wafer1_device_Chip2,Dir_Write,0147,NIRRAM Direct Write Test
2024-09-17,13:51:56,chip_wafer1_device_Chip2,Dir_Write,0148,NIRRAM Direct Write Test
2024-09-17,13:52:18,chip_wafer1_device_Chip2,Dir_Write,0149,NIRRAM Direct Write Test
2024-09-17,13:52:23,chip_wafer1_device_Chip2,Dir_Write,0150,NIRRAM Direct Write Test
2024-09-17,13:52:28,chip_wafer1_device_Chip2,Dir_Write,0151,NIRRAM Direct Write Test
2024-09-17,13:52:46,chip_wafer1_device_Chip2,Dir_Write,0152,NIRRAM Direct Write Test
2024-09-17,13:52:51,chip_wafer1_device_Chip2,Dir_Write,0153,NIRRAM Direct Write Test
2024-09-17,13:52:57,chip_wafer1_device_Chip2,Dir_Write,0154,NIRRAM Direct Write Test
2024-09-17,13:53:06,chip_wafer1_device_Chip2,Dir_Write,0155,NIRRAM Direct Write Test
2024-09-17,13:53:26,chip_wafer1_device_Chip2,Dir_Write,0156,NIRRAM Direct Write Test
2024-09-17,13:53:34,chip_wafer1_device_Chip2,Dir_Write,0157,NIRRAM Direct Write Test
2024-09-17,13:53:48,chip_wafer1_device_Chip2,Dir_Write,0158,NIRRAM Direct Write Test
2024-09-17,13:54:13,chip_wafer1_device_Chip2,Dir_Write,0159,NIRRAM Direct Write Test
2024-09-17,13:54:19,chip_wafer1_device_Chip2,Dir_Write,0160,NIRRAM Direct Write Test
2024-09-17,13:54:23,chip_wafer1_device_Chip2,Dir_Write,0161,NIRRAM Direct Write Test
2024-09-17,13:54:29,chip_wafer1_device_Chip2,Dir_Write,0162,NIRRAM Direct Write Test
2024-09-17,13:54:44,chip_wafer1_device_Chip2,Dir_Write,0163,NIRRAM Direct Write Test
2024-09-17,13:54:58,chip_wafer1_device_Chip2,Dir_Write,0164,NIRRAM Direct Write Test
2024-09-17,13:55:24,chip_wafer1_device_Chip2,Dir_Write,0165,NIRRAM Direct Write Test
2024-09-17,13:55:31,chip_wafer1_device_Chip2,Dir_Write,0166,NIRRAM Direct Write Test
2024-09-17,13:55:38,chip_wafer1_device_Chip2,Dir_Write,0167,NIRRAM Direct Write Test
2024-09-17,13:55:54,chip_wafer1_device_Chip2,Dir_Write,0168,NIRRAM Direct Write Test
2024-09-17,13:55:58,chip_wafer1_device_Chip2,Dir_Write,0169,NIRRAM Direct Write Test
2024-09-17,13:56:08,chip_wafer1_device_Chip2,Dir_Write,0170,NIRRAM Direct Write Test
2024-09-17,13:56:13,chip_wafer1_device_Chip2,Dir_Write,0171,NIRRAM Direct Write Test
2024-09-17,13:56:22,chip_wafer1_device_Chip2,Dir_Write,0172,NIRRAM Direct Write Test
2024-09-17,13:56:34,chip_wafer1_device_Chip2,Dir_Write,0173,NIRRAM Direct Write Test
2024-09-17,13:56:45,chip_wafer1_device_Chip2,Dir_Write,0174,NIRRAM Direct Write Test
2024-09-17,13:57:02,chip_wafer1_device_Chip2,Dir_Write,0175,NIRRAM Direct Write Test
2024-09-17,13:57:08,chip_wafer1_device_Chip2,Dir_Write,0176,NIRRAM Direct Write Test
2024-09-17,13:57:20,chip_wafer1_device_Chip2,Dir_Write,0177,NIRRAM Direct Write Test
2024-09-17,13:57:32,chip_wafer1_device_Chip2,Dir_Write,0178,NIRRAM Direct Write Test
2024-09-17,13:57:45,chip_wafer1_device_Chip2,Dir_Write,0179,NIRRAM Direct Write Test
2024-09-17,13:58:03,chip_wafer1_device_Chip2,Dir_Write,0180,NIRRAM Direct Write Test
2024-09-17,13:58:33,chip_wafer1_device_Chip2,Dir_Write,0181,NIRRAM Direct Write Test
2024-09-17,13:58:38,chip_wafer1_device_Chip2,Dir_Write,0182,NIRRAM Direct Write Test
2024-09-17,13:58:55,chip_wafer1_device_Chip2,Dir_Write,0183,NIRRAM Direct Write Test
2024-09-17,13:59:00,chip_wafer1_device_Chip2,Dir_Write,0184,NIRRAM Direct Write Test
2024-09-17,13:59:09,chip_wafer1_device_Chip2,Dir_Write,0185,NIRRAM Direct Write Test
2024-09-17,14:00:13,chip_wafer1_device_Chip2,Dir_Write,0186,NIRRAM Direct Write Test
2024-09-17,14:00:26,chip_wafer1_device_Chip2,Dir_Write,0187,NIRRAM Direct Write Test
2024-09-17,14:00:40,chip_wafer1_device_Chip2,Dir_Write,0188,NIRRAM Direct Write Test
2024-09-17,14:00:59,chip_wafer1_device_Chip2,Dir_Write,0189,NIRRAM Direct Write Test
2024-09-17,14:01:05,chip_wafer1_device_Chip2,Dir_Write,0190,NIRRAM Direct Write Test
2024-09-17,14:01:28,chip_wafer1_device_Chip2,Dir_Write,0191,NIRRAM Direct Write Test
2024-09-17,14:01:43,chip_wafer1_device_Chip2,Dir_Write,0192,NIRRAM Direct Write Test
2024-09-17,14:01:52,chip_wafer1_device_Chip2,Dir_Write,0193,NIRRAM Direct Write Test
2024-09-17,14:02:31,chip_wafer1_device_Chip2,Dir_Write,0194,NIRRAM Direct Write Test
2024-09-17,14:03:18,chip_wafer1_device_Chip2,Dir_Write,0195,NIRRAM Direct Write Test
2024-09-17,14:03:53,chip_wafer1_device_Chip2,Dir_Write,0196,NIRRAM Direct Write Test
2024-09-17,14:04:09,chip_wafer1_device_Chip2,Dir_Write,0197,NIRRAM Direct Write Test
2024-09-17,14:04:37,chip_wafer1_device_Chip2,Dir_Write,0198,NIRRAM Direct Write Test
2024-09-17,14:04:53,chip_wafer1_device_Chip2,Dir_Write,0199,NIRRAM Direct Write Test
2024-09-17,14:05:15,chip_wafer1_device_Chip2,Dir_Write,0200,NIRRAM Direct Write Test
2024-09-17,14:05:22,chip_wafer1_device_Chip2,Dir_Write,0201,NIRRAM Direct Write Test
2024-09-17,14:05:27,chip_wafer1_device_Chip2,Dir_Write,0202,NIRRAM Direct Write Test
2024-09-17,14:05:33,chip_wafer1_device_Chip2,Dir_Write,0203,NIRRAM Direct Write Test
2024-09-17,14:05:45,chip_wafer1_device_Chip2,Dir_Write,0204,NIRRAM Direct Write Test
2024-09-17,14:06:08,chip_wafer1_device_Chip2,Dir_Write,0205,NIRRAM Direct Write Test
2024-09-17,14:06:13,chip_wafer1_device_Chip2,Dir_Write,0206,NIRRAM Direct Write Test
2024-09-17,14:06:19,chip_wafer1_device_Chip2,Dir_Write,0207,NIRRAM Direct Write Test
2024-09-17,14:06:48,chip_wafer1_device_Chip2,Dir_Write,0208,NIRRAM Direct Write Test
2024-09-17,14:06:52,chip_wafer1_device_Chip2,Dir_Write,0209,NIRRAM Direct Write Test
2024-09-17,14:06:59,chip_wafer1_device_Chip2,Dir_Write,0210,NIRRAM Direct Write Test
2024-09-17,14:07:17,chip_wafer1_device_Chip2,Dir_Write,0211,NIRRAM Direct Write Test
2024-09-17,14:07:26,chip_wafer1_device_Chip2,Dir_Write,0212,NIRRAM Direct Write Test
2024-09-17,14:07:42,chip_wafer1_device_Chip2,Dir_Write,0213,NIRRAM Direct Write Test
2024-09-17,14:07:52,chip_wafer1_device_Chip2,Dir_Write,0214,NIRRAM Direct Write Test
2024-09-17,14:08:11,chip_wafer1_device_Chip2,Dir_Write,0215,NIRRAM Direct Write Test
2024-09-17,14:08:21,chip_wafer1_device_Chip2,Dir_Write,0216,NIRRAM Direct Write Test
2024-09-17,14:08:26,chip_wafer1_device_Chip2,Dir_Write,0217,NIRRAM Direct Write Test
2024-09-17,14:08:35,chip_wafer1_device_Chip2,Dir_Write,0218,NIRRAM Direct Write Test
2024-09-17,14:08:52,chip_wafer1_device_Chip2,Dir_Write,0219,NIRRAM Direct Write Test
2024-09-17,14:08:59,chip_wafer1_device_Chip2,Dir_Write,0220,NIRRAM Direct Write Test
2024-09-17,14:09:17,chip_wafer1_device_Chip2,Dir_Write,0221,NIRRAM Direct Write Test
2024-09-17,14:09:32,chip_wafer1_device_Chip2,Dir_Write,0222,NIRRAM Direct Write Test
2024-09-17,14:09:44,chip_wafer1_device_Chip2,Dir_Write,0223,NIRRAM Direct Write Test
2024-09-17,14:09:49,chip_wafer1_device_Chip2,Dir_Write,0224,NIRRAM Direct Write Test
2024-09-17,17:24:43,chip_wafer1_device_Chip1,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-17,17:25:24,chip_wafer1_device_Chip2,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-17,17:25:48,chip_wafer1_device_Chip2,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-17,17:26:43,chip_wafer1_device_Chip2,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-17,17:27:03,chip_wafer1_device_Chip2,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-17,17:32:44,chip_wafer1_device_Chip1,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-17,17:33:06,chip_wafer1_device_Chip1,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-17,17:34:18,chip_wafer1_device_Chip1,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-17,17:34:26,chip_wafer1_device_Chip1,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-17,17:34:54,chip_wafer1_device_Chip1,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-17,17:35:18,chip_wafer1_device_Chip1,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-17,17:36:09,chip_wafer1_device_Chip1,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-17,17:36:16,chip_wafer1_device_Chip1,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-17,17:37:15,chip_wafer1_device_Chip1,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-17,17:37:24,chip_wafer1_device_Chip1,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-17,17:37:40,chip_wafer1_device_Chip1,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-17,17:38:34,chip_wafer1_device_Chip1,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-17,17:38:43,chip_wafer1_device_Chip1,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-17,17:39:29,chip_wafer1_device_Chip1,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-17,17:47:09,chip_wafer1_device_Chip1,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-17,17:48:25,chip_wafer1_device_Chip1,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-17,17:52:01,chip_wafer1_device_Chip1,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-17,17:52:27,chip_wafer1_device_Chip1,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-17,17:53:21,chip_wafer1_device_Chip1,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-17,17:53:38,chip_wafer1_device_Chip1,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-17,17:54:20,chip_wafer1_device_Chip1,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-17,17:55:23,chip_wafer1_device_Chip2,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-17,17:56:12,chip_wafer1_device_Chip2,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-17,17:56:47,chip_wafer1_device_Chip2,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-17,19:13:19,chip_wafer1_device_Chip1,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-17,19:13:34,chip_wafer1_device_Chip1,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-17,19:13:49,chip_wafer1_device_Chip1,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-17,19:14:08,chip_wafer1_device_Chip1,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-17,19:14:30,chip_wafer1_device_Chip1,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-17,19:14:37,chip_wafer1_device_Chip1,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-17,19:15:30,chip_wafer1_device_Chip1,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-17,19:17:07,chip_wafer1_device_Chip1,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-17,19:17:57,chip_wafer1_device_Chip1,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-17,19:18:10,chip_wafer1_device_Chip1,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-17,19:18:18,chip_wafer1_device_Chip1,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-17,19:18:31,chip_wafer1_device_Chip1,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-17,19:18:51,chip_wafer1_device_Chip1,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-17,19:19:01,chip_wafer1_device_Chip1,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-17,19:19:38,chip_wafer1_device_Chip1,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-17,19:19:53,chip_wafer1_device_Chip1,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-17,19:21:56,chip_wafer1_device_Chip1,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-17,19:22:15,chip_wafer1_device_Chip1,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-17,19:22:20,chip_wafer1_device_Chip1,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-17,19:23:07,chip_wafer1_device_Chip1,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-17,19:23:36,chip_wafer1_device_Chip1,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-17,19:24:03,chip_wafer1_device_Chip1,Dir_Write,0021,NIRRAM Direct Write Test
2024-09-17,19:24:08,chip_wafer1_device_Chip1,Dir_Write,0022,NIRRAM Direct Write Test
2024-09-17,19:24:21,chip_wafer1_device_Chip1,Dir_Write,0023,NIRRAM Direct Write Test
2024-09-17,19:24:42,chip_wafer1_device_Chip1,Dir_Write,0024,NIRRAM Direct Write Test
2024-09-17,19:24:49,chip_wafer1_device_Chip1,Dir_Write,0025,NIRRAM Direct Write Test
2024-09-17,19:24:54,chip_wafer1_device_Chip1,Dir_Write,0026,NIRRAM Direct Write Test
2024-09-17,19:25:05,chip_wafer1_device_Chip1,Dir_Write,0027,NIRRAM Direct Write Test
2024-09-17,19:25:11,chip_wafer1_device_Chip1,Dir_Write,0028,NIRRAM Direct Write Test
2024-09-17,19:25:33,chip_wafer1_device_Chip1,Dir_Write,0029,NIRRAM Direct Write Test
2024-09-17,19:25:57,chip_wafer1_device_Chip1,Dir_Write,0030,NIRRAM Direct Write Test
2024-09-17,19:26:11,chip_wafer1_device_Chip1,Dir_Write,0031,NIRRAM Direct Write Test
2024-09-17,19:26:28,chip_wafer1_device_Chip1,Dir_Write,0032,NIRRAM Direct Write Test
2024-09-17,19:26:43,chip_wafer1_device_Chip1,Dir_Write,0033,NIRRAM Direct Write Test
2024-09-17,19:27:11,chip_wafer1_device_Chip1,Dir_Write,0034,NIRRAM Direct Write Test
2024-09-17,19:27:51,chip_wafer1_device_Chip1,Dir_Write,0035,NIRRAM Direct Write Test
2024-09-17,19:28:30,chip_wafer1_device_Chip1,Dir_Write,0036,NIRRAM Direct Write Test
2024-09-17,19:28:50,chip_wafer1_device_Chip1,Dir_Write,0037,NIRRAM Direct Write Test
2024-09-17,19:28:59,chip_wafer1_device_Chip1,Dir_Write,0038,NIRRAM Direct Write Test
2024-09-17,19:29:05,chip_wafer1_device_Chip1,Dir_Write,0039,NIRRAM Direct Write Test
2024-09-17,19:29:28,chip_wafer1_device_Chip1,Dir_Write,0040,NIRRAM Direct Write Test
2024-09-17,19:29:35,chip_wafer1_device_Chip1,Dir_Write,0041,NIRRAM Direct Write Test
2024-09-17,19:30:01,chip_wafer1_device_Chip1,Dir_Write,0042,NIRRAM Direct Write Test
2024-09-17,19:31:05,chip_wafer1_device_Chip1,Dir_Write,0043,NIRRAM Direct Write Test
2024-09-17,19:33:23,chip_wafer1_device_Chip1,Dir_Write,0044,NIRRAM Direct Write Test
2024-09-17,19:33:29,chip_wafer1_device_Chip1,Dir_Write,0045,NIRRAM Direct Write Test
2024-09-17,19:33:45,chip_wafer1_device_Chip1,Dir_Write,0046,NIRRAM Direct Write Test
2024-09-17,19:34:04,chip_wafer1_device_Chip1,Dir_Write,0047,NIRRAM Direct Write Test
2024-09-17,19:34:10,chip_wafer1_device_Chip1,Dir_Write,0048,NIRRAM Direct Write Test
2024-09-17,19:35:13,chip_wafer1_device_Chip1,Dir_Write,0049,NIRRAM Direct Write Test
2024-09-17,19:35:19,chip_wafer1_device_Chip1,Dir_Write,0050,NIRRAM Direct Write Test
2024-09-17,19:35:40,chip_wafer1_device_Chip1,Dir_Write,0051,NIRRAM Direct Write Test
2024-09-17,19:36:10,chip_wafer1_device_Chip1,Dir_Write,0052,NIRRAM Direct Write Test
2024-09-17,19:36:15,chip_wafer1_device_Chip1,Dir_Write,0053,NIRRAM Direct Write Test
2024-09-17,19:36:23,chip_wafer1_device_Chip1,Dir_Write,0054,NIRRAM Direct Write Test
2024-09-17,19:36:38,chip_wafer1_device_Chip1,Dir_Write,0055,NIRRAM Direct Write Test
2024-09-17,19:36:48,chip_wafer1_device_Chip1,Dir_Write,0056,NIRRAM Direct Write Test
2024-09-17,19:37:02,chip_wafer1_device_Chip1,Dir_Write,0057,NIRRAM Direct Write Test
2024-09-17,19:42:27,chip_wafer1_device_Chip1,Dir_Write,0058,NIRRAM Direct Write Test
2024-09-17,19:42:49,chip_wafer1_device_Chip1,Dir_Write,0059,NIRRAM Direct Write Test
2024-09-17,19:42:55,chip_wafer1_device_Chip1,Dir_Write,0060,NIRRAM Direct Write Test
2024-09-17,19:43:20,chip_wafer1_device_Chip1,Dir_Write,0061,NIRRAM Direct Write Test
2024-09-17,19:43:29,chip_wafer1_device_Chip1,Dir_Write,0062,NIRRAM Direct Write Test
2024-09-17,19:43:38,chip_wafer1_device_Chip1,Dir_Write,0063,NIRRAM Direct Write Test
2024-09-17,19:43:55,chip_wafer1_device_Chip1,Dir_Write,0064,NIRRAM Direct Write Test
2024-09-17,19:44:15,chip_wafer1_device_Chip1,Dir_Write,0065,NIRRAM Direct Write Test
2024-09-17,19:44:24,chip_wafer1_device_Chip1,Dir_Write,0066,NIRRAM Direct Write Test
2024-09-17,19:44:41,chip_wafer1_device_Chip1,Dir_Write,0067,NIRRAM Direct Write Test
2024-09-17,19:45:00,chip_wafer1_device_Chip1,Dir_Write,0068,NIRRAM Direct Write Test
2024-09-17,19:45:07,chip_wafer1_device_Chip1,Dir_Write,0069,NIRRAM Direct Write Test
2024-09-17,19:45:36,chip_wafer1_device_Chip1,Dir_Write,0070,NIRRAM Direct Write Test
2024-09-17,19:45:49,chip_wafer1_device_Chip1,Dir_Write,0071,NIRRAM Direct Write Test
2024-09-17,19:46:20,chip_wafer1_device_Chip1,Dir_Write,0072,NIRRAM Direct Write Test
2024-09-17,19:46:26,chip_wafer1_device_Chip1,Dir_Write,0073,NIRRAM Direct Write Test
2024-09-17,19:46:44,chip_wafer1_device_Chip1,Dir_Write,0074,NIRRAM Direct Write Test
2024-09-17,19:47:29,chip_wafer1_device_Chip1,Dir_Write,0075,NIRRAM Direct Write Test
2024-09-17,19:47:36,chip_wafer1_device_Chip1,Dir_Write,0076,NIRRAM Direct Write Test
2024-09-17,19:48:05,chip_wafer1_device_Chip1,Dir_Write,0077,NIRRAM Direct Write Test
2024-09-17,19:48:11,chip_wafer1_device_Chip1,Dir_Write,0078,NIRRAM Direct Write Test
2024-09-17,19:48:18,chip_wafer1_device_Chip1,Dir_Write,0079,NIRRAM Direct Write Test
2024-09-17,19:48:22,chip_wafer1_device_Chip1,Dir_Write,0080,NIRRAM Direct Write Test
2024-09-17,19:48:26,chip_wafer1_device_Chip1,Dir_Write,0081,NIRRAM Direct Write Test
2024-09-17,19:48:34,chip_wafer1_device_Chip1,Dir_Write,0082,NIRRAM Direct Write Test
2024-09-17,19:48:51,chip_wafer1_device_Chip1,Dir_Write,0083,NIRRAM Direct Write Test
2024-09-17,19:49:29,chip_wafer1_device_Chip1,Dir_Write,0084,NIRRAM Direct Write Test
2024-09-17,19:50:00,chip_wafer1_device_Chip1,Dir_Write,0085,NIRRAM Direct Write Test
2024-09-17,19:50:11,chip_wafer1_device_Chip1,Dir_Write,0086,NIRRAM Direct Write Test
2024-09-17,19:50:21,chip_wafer1_device_Chip1,Dir_Write,0087,NIRRAM Direct Write Test
2024-09-17,19:50:31,chip_wafer1_device_Chip1,Dir_Write,0088,NIRRAM Direct Write Test
2024-09-17,19:50:39,chip_wafer1_device_Chip1,Dir_Write,0089,NIRRAM Direct Write Test
2024-09-17,19:50:52,chip_wafer1_device_Chip1,Dir_Write,0090,NIRRAM Direct Write Test
2024-09-17,19:51:15,chip_wafer1_device_Chip1,Dir_Write,0091,NIRRAM Direct Write Test
2024-09-17,19:51:22,chip_wafer1_device_Chip1,Dir_Write,0092,NIRRAM Direct Write Test
2024-09-17,19:51:32,chip_wafer1_device_Chip1,Dir_Write,0093,NIRRAM Direct Write Test
2024-09-17,21:59:37,chip_wafer1_device_Chip1,Dir_Write,0094,NIRRAM Direct Write Test
2024-09-17,22:00:50,chip_wafer1_device_Chip1,Dir_Write,0095,NIRRAM Direct Write Test
2024-09-17,22:01:30,chip_wafer1_device_Chip1,Dir_Write,0096,NIRRAM Direct Write Test
2024-09-17,22:01:39,chip_wafer1_device_Chip1,Dir_Write,0097,NIRRAM Direct Write Test
2024-09-17,22:02:38,chip_wafer1_device_Chip1,Dir_Write,0098,NIRRAM Direct Write Test
2024-09-17,22:02:49,chip_wafer1_device_Chip1,Dir_Write,0099,NIRRAM Direct Write Test
2024-09-17,22:03:26,chip_wafer1_device_Chip1,Dir_Write,0100,NIRRAM Direct Write Test
2024-09-17,22:04:04,chip_wafer1_device_Chip1,Dir_Write,0101,NIRRAM Direct Write Test
2024-09-17,22:04:43,chip_wafer1_device_Chip1,Dir_Write,0102,NIRRAM Direct Write Test
2024-09-17,22:05:46,chip_wafer1_device_Chip1,Dir_Write,0103,NIRRAM Direct Write Test
2024-09-17,22:05:57,chip_wafer1_device_Chip1,Dir_Write,0104,NIRRAM Direct Write Test
2024-09-17,22:06:31,chip_wafer1_device_Chip1,Dir_Write,0105,NIRRAM Direct Write Test
2024-09-17,22:06:45,chip_wafer1_device_Chip1,Dir_Write,0106,NIRRAM Direct Write Test
2024-09-17,22:07:06,chip_wafer1_device_Chip1,Dir_Write,0107,NIRRAM Direct Write Test
2024-09-17,22:07:22,chip_wafer1_device_Chip1,Dir_Write,0108,NIRRAM Direct Write Test
2024-09-17,22:07:35,chip_wafer1_device_Chip1,Dir_Write,0109,NIRRAM Direct Write Test
2024-09-18,22:19:07,chip_wafer1_device_Chip1,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-18,22:19:56,chip_wafer1_device_Chip1,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-18,22:22:24,chip_wafer1_device_Chip1,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-18,22:23:43,chip_wafer1_device_Chip1,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-18,22:23:56,chip_wafer1_device_Chip1,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-19,17:26:46,chip_wafer1_device_Chip1,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,17:29:14,chip_wafer1_device_Chip1,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-19,17:30:15,chip_wafer1_device_Chip1,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-19,17:32:29,chip_wafer1_device_Chip1,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-19,17:32:49,chip_wafer1_device_Chip1,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-19,17:34:00,chip_wafer1_device_Chip1,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-19,17:34:21,chip_wafer1_device_Chip1,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-19,17:35:02,chip_wafer1_device_Chip1,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-19,17:36:00,chip_wafer1_device_Chip1,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-19,17:36:06,chip_wafer1_device_Chip1,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-19,17:36:28,chip_wafer1_device_Chip1,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-19,17:36:49,chip_wafer1_device_Chip1,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-19,17:38:28,chip_wafer1_device_Chip1,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-19,17:43:51,chip_wafer1_device_Chip1,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-19,17:44:36,chip_wafer1_device_Chip1,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-19,17:45:03,chip_wafer1_device_Chip1,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-19,17:47:10,chip_wafer1_device_Chip1,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-19,17:47:19,chip_wafer1_device_Chip1,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-19,17:55:53,chip_wafer1_device_Chip1,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-19,17:58:37,chip_wafer1_device_Chip1,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-19,17:58:43,chip_wafer1_device_Chip1,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-19,17:59:19,chip_wafer1_device_Chip1,Dir_Write,0021,NIRRAM Direct Write Test
2024-09-19,18:02:10,chip_wafer1_device_Chip1,Dir_Write,0022,NIRRAM Direct Write Test
2024-09-19,18:02:37,chip_wafer1_device_Chip1,Dir_Write,0023,NIRRAM Direct Write Test
2024-09-19,18:44:26,chip_wafer1_device_Chip5,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,18:54:30,chip_wafer1_device_Chip5,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-19,18:55:13,chip_wafer1_device_Chip5,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-19,18:56:35,chip_wafer1_device_Chip5,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-19,18:56:43,chip_wafer1_device_Chip5,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-19,18:57:20,chip_wafer1_device_Chip5,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-19,18:57:49,chip_wafer1_device_Chip5,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-19,18:59:08,chip_wafer1_device_Chip5,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-19,18:59:35,chip_wafer1_device_Chip5,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-19,19:00:18,chip_wafer1_device_Chip5,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-19,19:00:32,chip_wafer1_device_Chip5,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-19,19:00:59,chip_wafer1_device_Chip5,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-19,19:01:41,chip_wafer1_device_Chip5,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-19,19:02:38,chip_wafer1_device_Chip1,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,19:02:53,chip_wafer1_device_Chip5,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,19:03:00,chip_wafer1_device_Chip5,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-19,19:03:08,chip_wafer1_device_Chip5,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-19,19:03:48,chip_wafer1_device_Chip5,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-19,19:04:17,chip_wafer1_device_Chip5,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-19,19:05:48,chip_wafer1_device_Chip5,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-19,19:06:20,chip_wafer1_device_Chip5,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-19,19:07:54,chip_wafer1_device_Chip5,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-19,19:08:16,chip_wafer1_device_Chip5,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-19,19:08:21,chip_wafer1_device_Chip5,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-19,19:08:34,chip_wafer1_device_Chip5,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-19,19:09:18,chip_wafer1_device_Chip5,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-19,19:09:33,chip_wafer1_device_Chip5,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-19,19:09:41,chip_wafer1_device_Chip5,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-19,19:10:12,chip_wafer1_device_Chip5,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-19,19:10:23,chip_wafer1_device_Chip5,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-19,19:12:13,chip_wafer1_device_Chip5,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-19,19:12:55,chip_wafer1_device_Chip5,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-19,19:13:06,chip_wafer1_device_Chip5,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-19,19:13:17,chip_wafer1_device_Chip5,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-19,19:13:47,chip_wafer1_device_Chip5,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-19,19:14:48,chip_wafer1_device_Chip5,Dir_Write,0021,NIRRAM Direct Write Test
2024-09-19,19:14:57,chip_wafer1_device_Chip5,Dir_Write,0022,NIRRAM Direct Write Test
2024-09-19,19:15:18,chip_wafer1_device_Chip5,Dir_Write,0023,NIRRAM Direct Write Test
2024-09-19,19:16:22,chip_wafer1_device_Chip5,Dir_Write,0024,NIRRAM Direct Write Test
2024-09-19,19:16:56,chip_wafer1_device_Chip5,Dir_Write,0025,NIRRAM Direct Write Test
2024-09-19,19:17:13,chip_wafer1_device_Chip5,Dir_Write,0026,NIRRAM Direct Write Test
2024-09-19,19:17:34,chip_wafer1_device_Chip5,Dir_Write,0027,NIRRAM Direct Write Test
2024-09-19,19:18:20,chip_wafer1_device_Chip5,Dir_Write,0028,NIRRAM Direct Write Test
2024-09-19,19:18:52,chip_wafer1_device_Chip5,Dir_Write,0029,NIRRAM Direct Write Test
2024-09-19,19:19:12,chip_wafer1_device_Chip5,Dir_Write,0030,NIRRAM Direct Write Test
2024-09-19,19:19:36,chip_wafer1_device_Chip5,Dir_Write,0031,NIRRAM Direct Write Test
2024-09-19,19:20:36,chip_wafer1_device_Chip5,Dir_Write,0032,NIRRAM Direct Write Test
2024-09-19,19:22:28,chip_wafer1_device_Chip5,Dir_Write,0033,NIRRAM Direct Write Test
2024-09-19,19:22:37,chip_wafer1_device_Chip5,Dir_Write,0034,NIRRAM Direct Write Test
2024-09-19,19:23:29,chip_wafer1_device_Chip5,Dir_Write,0035,NIRRAM Direct Write Test
2024-09-19,19:23:57,chip_wafer1_device_Chip5,Dir_Write,0036,NIRRAM Direct Write Test
2024-09-19,19:25:08,chip_wafer1_device_Chip5,Dir_Write,0037,NIRRAM Direct Write Test
2024-09-19,19:25:31,chip_wafer1_device_Chip5,Dir_Write,0038,NIRRAM Direct Write Test
2024-09-19,19:25:39,chip_wafer1_device_Chip5,Dir_Write,0039,NIRRAM Direct Write Test
2024-09-19,19:25:51,chip_wafer1_device_Chip5,Dir_Write,0040,NIRRAM Direct Write Test
2024-09-19,19:25:58,chip_wafer1_device_Chip5,Dir_Write,0041,NIRRAM Direct Write Test
2024-09-19,19:26:07,chip_wafer1_device_Chip5,Dir_Write,0042,NIRRAM Direct Write Test
2024-09-19,19:26:17,chip_wafer1_device_Chip5,Dir_Write,0043,NIRRAM Direct Write Test
2024-09-19,19:26:25,chip_wafer1_device_Chip5,Dir_Write,0044,NIRRAM Direct Write Test
2024-09-19,19:26:33,chip_wafer1_device_Chip5,Dir_Write,0045,NIRRAM Direct Write Test
2024-09-19,19:26:42,chip_wafer1_device_Chip5,Dir_Write,0046,NIRRAM Direct Write Test
2024-09-19,19:26:51,chip_wafer1_device_Chip5,Dir_Write,0047,NIRRAM Direct Write Test
2024-09-19,19:27:04,chip_wafer1_device_Chip5,Dir_Write,0048,NIRRAM Direct Write Test
2024-09-19,19:27:16,chip_wafer1_device_Chip5,Dir_Write,0049,NIRRAM Direct Write Test
2024-09-19,19:29:00,chip_wafer1_device_Chip4,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,19:31:55,chip_wafer1_device_Chip4,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-19,19:32:03,chip_wafer1_device_Chip5,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,19:32:20,chip_wafer1_device_Chip5,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-19,19:32:41,chip_wafer1_device_Chip5,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-19,19:34:21,chip_wafer1_device_Chip4,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,19:34:31,chip_wafer1_device_Chip4,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-19,19:34:39,chip_wafer1_device_Chip5,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,19:34:55,chip_wafer1_device_Chip4,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,19:35:07,chip_wafer1_device_Chip4,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-19,19:35:12,chip_wafer1_device_Chip4,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-19,19:35:16,chip_wafer1_device_Chip4,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-19,19:36:45,chip_wafer1_device_Chip4,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-19,19:36:58,chip_wafer1_device_Chip4,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-19,19:37:21,chip_wafer1_device_Chip4,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-19,19:38:58,chip_wafer1_device_Chip4,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-19,19:39:37,chip_wafer1_device_Chip5,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,19:40:43,chip_wafer1_device_Chip5,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-19,19:41:34,chip_wafer1_device_Chip5,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-19,19:42:11,chip_wafer1_device_Chip5,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-19,19:42:47,chip_wafer1_device_Chip5,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-19,19:43:12,chip_wafer1_device_Chip5,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-19,19:43:37,chip_wafer1_device_Chip4,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,19:45:20,chip_wafer1_device_Chip4,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-19,19:45:24,chip_wafer1_device_Chip5,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,19:46:13,chip_wafer1_device_Chip5,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-19,19:46:30,chip_wafer1_device_Chip4,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-19,19:46:43,chip_wafer1_device_Chip4,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-19,19:47:40,chip_wafer1_device_Chip4,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-19,19:49:00,chip_wafer1_device_Chip4,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-19,19:49:21,chip_wafer1_device_Chip4,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-19,19:53:01,chip_wafer1_device_Chip4,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-19,19:53:18,chip_wafer1_device_Chip4,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-19,19:53:33,chip_wafer1_device_Chip4,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-19,19:53:53,chip_wafer1_device_Chip4,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-19,19:54:28,chip_wafer1_device_Chip4,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-19,19:55:45,chip_wafer1_device_Chip4,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-19,19:58:17,chip_wafer1_device_Chip4,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-19,19:58:24,chip_wafer1_device_Chip4,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-19,19:58:35,chip_wafer1_device_Chip4,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-19,19:58:40,chip_wafer1_device_Chip4,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-19,19:59:08,chip_wafer1_device_Chip4,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-19,19:59:15,chip_wafer1_device_Chip4,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-19,19:59:20,chip_wafer1_device_Chip4,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-19,19:59:39,chip_wafer1_device_Chip4,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-19,19:59:45,chip_wafer1_device_Chip4,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-19,20:00:06,chip_wafer1_device_Chip4,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-19,20:00:25,chip_wafer1_device_Chip4,Dir_Write,0021,NIRRAM Direct Write Test
2024-09-19,20:00:31,chip_wafer1_device_Chip4,Dir_Write,0022,NIRRAM Direct Write Test
2024-09-19,20:00:44,chip_wafer1_device_Chip4,Dir_Write,0023,NIRRAM Direct Write Test
2024-09-19,20:01:27,chip_wafer1_device_Chip4,Dir_Write,0024,NIRRAM Direct Write Test
2024-09-19,20:02:23,chip_wafer1_device_Chip4,Dir_Write,0025,NIRRAM Direct Write Test
2024-09-19,20:03:13,chip_wafer1_device_Chip4,Dir_Write,0026,NIRRAM Direct Write Test
2024-09-19,20:03:50,chip_wafer1_device_Chip4,Dir_Write,0027,NIRRAM Direct Write Test
2024-09-19,20:07:57,chip_wafer1_device_Chip4,Dir_Write,0028,NIRRAM Direct Write Test
2024-09-19,20:08:36,chip_wafer1_device_Chip4,Dir_Write,0029,NIRRAM Direct Write Test
2024-09-19,20:09:07,chip_wafer1_device_Chip4,Dir_Write,0030,NIRRAM Direct Write Test
2024-09-19,20:09:25,chip_wafer1_device_Chip4,Dir_Write,0031,NIRRAM Direct Write Test
2024-09-19,20:09:43,chip_wafer1_device_Chip4,Dir_Write,0032,NIRRAM Direct Write Test
2024-09-19,20:10:08,chip_wafer1_device_Chip4,Dir_Write,0033,NIRRAM Direct Write Test
2024-09-19,20:10:26,chip_wafer1_device_Chip4,Dir_Write,0034,NIRRAM Direct Write Test
2024-09-19,20:11:08,chip_wafer1_device_Chip4,Dir_Write,0035,NIRRAM Direct Write Test
2024-09-19,20:11:41,chip_wafer1_device_Chip4,Dir_Write,0036,NIRRAM Direct Write Test
2024-09-19,20:12:20,chip_wafer1_device_Chip4,Dir_Write,0037,NIRRAM Direct Write Test
2024-09-19,20:12:44,chip_wafer1_device_Chip4,Dir_Write,0038,NIRRAM Direct Write Test
2024-09-19,20:13:41,chip_wafer1_device_Chip4,Dir_Write,0039,NIRRAM Direct Write Test
2024-09-19,20:14:36,chip_wafer1_device_Chip4,Dir_Write,0040,NIRRAM Direct Write Test
2024-09-19,20:14:52,chip_wafer1_device_Chip4,Dir_Write,0041,NIRRAM Direct Write Test
2024-09-19,20:15:54,chip_wafer1_device_Chip4,Dir_Write,0042,NIRRAM Direct Write Test
2024-09-19,20:17:31,chip_wafer1_device_Chip4,Dir_Write,0043,NIRRAM Direct Write Test
2024-09-19,20:17:40,chip_wafer1_device_Chip4,Dir_Write,0044,NIRRAM Direct Write Test
2024-09-19,20:18:22,chip_wafer1_device_Chip4,Dir_Write,0045,NIRRAM Direct Write Test
2024-09-19,20:19:07,chip_wafer1_device_Chip4,Dir_Write,0046,NIRRAM Direct Write Test
2024-09-19,20:20:39,chip_wafer1_device_Chip4,Dir_Write,0047,NIRRAM Direct Write Test
2024-09-19,20:21:00,chip_wafer1_device_Chip4,Dir_Write,0048,NIRRAM Direct Write Test
2024-09-19,20:23:38,chip_wafer1_device_Chip4,Dir_Write,0049,NIRRAM Direct Write Test
2024-09-19,20:25:17,chip_wafer1_device_Chip4,Dir_Write,0050,NIRRAM Direct Write Test
2024-09-19,20:25:39,chip_wafer1_device_Chip4,Dir_Write,0051,NIRRAM Direct Write Test
2024-09-19,20:26:09,chip_wafer1_device_Chip4,Dir_Write,0052,NIRRAM Direct Write Test
2024-09-19,20:26:21,chip_wafer1_device_Chip4,Dir_Write,0053,NIRRAM Direct Write Test
2024-09-19,20:26:50,chip_wafer1_device_Chip4,Dir_Write,0054,NIRRAM Direct Write Test
2024-09-19,20:27:02,chip_wafer1_device_Chip4,Dir_Write,0055,NIRRAM Direct Write Test
2024-09-19,20:27:21,chip_wafer1_device_Chip4,Dir_Write,0056,NIRRAM Direct Write Test
2024-09-20,09:01:28,chip_wafer1_device_Chip4,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-20,09:01:38,chip_wafer1_device_Chip4,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-20,09:01:55,chip_wafer1_device_Chip4,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-20,09:02:25,chip_wafer1_device_Chip4,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-20,09:03:52,chip_wafer1_device_Chip4,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-20,09:04:34,chip_wafer1_device_Chip4,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-20,09:05:13,chip_wafer1_device_Chip4,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-20,09:05:28,chip_wafer1_device_Chip4,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-20,09:07:06,chip_wafer1_device_Chip4,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-20,09:08:32,chip_wafer1_device_Chip4,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-20,09:10:11,chip_wafer1_device_Chip4,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-20,09:10:16,chip_wafer1_device_Chip4,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-20,09:10:36,chip_wafer1_device_Chip4,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-20,09:11:13,chip_wafer1_device_Chip4,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-20,09:11:59,chip_wafer1_device_Chip4,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-20,09:12:29,chip_wafer1_device_Chip4,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-20,09:13:01,chip_wafer1_device_Chip4,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-20,09:14:45,chip_wafer1_device_Chip4,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-20,09:15:18,chip_wafer1_device_Chip4,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-20,09:16:07,chip_wafer1_device_Chip4,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-20,09:17:23,chip_wafer1_device_Chip4,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-20,09:17:28,chip_wafer1_device_Chip4,Dir_Write,0021,NIRRAM Direct Write Test
2024-09-20,09:17:51,chip_wafer1_device_Chip4,Dir_Write,0022,NIRRAM Direct Write Test
2024-09-20,09:18:04,chip_wafer1_device_Chip4,Dir_Write,0023,NIRRAM Direct Write Test
2024-09-20,09:18:48,chip_wafer1_device_Chip4,Dir_Write,0024,NIRRAM Direct Write Test
2024-09-20,09:19:14,chip_wafer1_device_Chip4,Dir_Write,0025,NIRRAM Direct Write Test
2024-09-20,09:19:37,chip_wafer1_device_Chip4,Dir_Write,0026,NIRRAM Direct Write Test
2024-09-20,09:20:40,chip_wafer1_device_Chip4,Dir_Write,0027,NIRRAM Direct Write Test
2024-09-20,09:22:15,chip_wafer1_device_Chip4,Dir_Write,0028,NIRRAM Direct Write Test
2024-09-20,09:22:50,chip_wafer1_device_Chip4,Dir_Write,0029,NIRRAM Direct Write Test
2024-09-21,15:10:49,chip_none_device_open,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-21,15:11:10,chip_none_device_open,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-21,15:12:21,chip_none_device_open,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-21,15:13:04,chip_none_device_open,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-21,15:13:13,chip_none_device_open,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-21,15:14:50,chip_none_device_open,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-21,15:15:07,chip_none_device_open,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-21,15:15:18,chip_none_device_open,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-21,15:15:38,chip_none_device_open,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-21,15:15:58,chip_none_device_open,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-21,15:16:15,chip_none_device_open,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-21,15:16:34,chip_none_device_open,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-21,15:16:48,chip_none_device_open,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-21,15:17:22,chip_none_device_open,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-21,15:18:44,chip_none_device_open,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-21,15:19:40,chip_none_device_open,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-21,15:21:46,chip_none_device_open,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-21,15:23:07,chip_none_device_open,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-21,15:23:21,chip_none_device_open,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-21,15:23:31,chip_none_device_open,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-21,15:24:18,chip_none_device_open,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-21,15:24:42,chip_none_device_open,Dir_Write,0021,NIRRAM Direct Write Test
2024-09-21,15:25:19,chip_none_device_open,Dir_Write,0022,NIRRAM Direct Write Test
2024-09-21,15:26:06,chip_none_device_open,Dir_Write,0023,NIRRAM Direct Write Test
2024-09-21,15:28:58,chip_none_device_open,Dir_Write,0024,NIRRAM Direct Write Test
2024-09-21,15:29:15,chip_none_device_open,Dir_Write,0025,NIRRAM Direct Write Test
2024-09-21,15:30:33,chip_none_device_open,Dir_Write,0026,NIRRAM Direct Write Test
2024-09-21,15:31:00,chip_none_device_open,Dir_Write,0027,NIRRAM Direct Write Test
2024-09-21,15:31:26,chip_none_device_open,Dir_Write,0028,NIRRAM Direct Write Test
2024-09-21,15:31:56,chip_none_device_open,Dir_Write,0029,NIRRAM Direct Write Test
2024-09-21,15:32:32,chip_none_device_open,Dir_Write,0030,NIRRAM Direct Write Test
2024-09-21,15:33:24,chip_none_device_open,Dir_Write,0031,NIRRAM Direct Write Test
2024-09-21,15:33:55,chip_none_device_open,Dir_Write,0032,NIRRAM Direct Write Test
2024-09-21,15:34:47,chip_none_device_open,Dir_Write,0033,NIRRAM Direct Write Test
2024-09-21,15:35:45,chip_none_device_open,Dir_Write,0034,NIRRAM Direct Write Test
2024-09-21,15:38:44,chip_wafer1_device_Chip4,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-21,15:39:50,chip_wafer1_device_Chip4,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-21,15:40:14,chip_wafer1_device_Chip4,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-21,15:40:32,chip_wafer1_device_Chip4,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-21,15:40:57,chip_wafer1_device_Chip4,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-21,15:44:26,chip_wafer1_device_Chip4,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-21,15:46:05,chip_wafer1_device_Chip4,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-21,15:54:57,chip_wafer1_device_Chip4,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-21,15:55:18,chip_wafer1_device_Chip4,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-21,15:55:37,chip_wafer1_device_Chip4,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-21,15:56:29,chip_wafer1_device_Chip4,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-21,15:56:48,chip_wafer1_device_Chip4,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-21,15:57:12,chip_wafer1_device_Chip4,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-21,15:57:17,chip_wafer1_device_Chip4,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-21,15:57:36,chip_wafer1_device_Chip4,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-21,15:57:50,chip_wafer1_device_Chip4,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-21,15:57:56,chip_wafer1_device_Chip4,Dir_Write,0016,NIRRAM Direct Write Test
2024-09-21,15:58:17,chip_wafer1_device_Chip4,Dir_Write,0017,NIRRAM Direct Write Test
2024-09-21,15:59:02,chip_wafer1_device_Chip4,Dir_Write,0018,NIRRAM Direct Write Test
2024-09-21,15:59:23,chip_wafer1_device_Chip4,Dir_Write,0019,NIRRAM Direct Write Test
2024-09-21,15:59:32,chip_wafer1_device_Chip4,Dir_Write,0020,NIRRAM Direct Write Test
2024-09-21,15:59:55,chip_wafer1_device_Chip4,Dir_Write,0021,NIRRAM Direct Write Test
2024-09-21,16:00:12,chip_wafer1_device_Chip4,Dir_Write,0022,NIRRAM Direct Write Test
2024-09-21,16:00:24,chip_wafer1_device_Chip4,Dir_Write,0023,NIRRAM Direct Write Test
2024-09-21,16:00:38,chip_wafer1_device_Chip4,Dir_Write,0024,NIRRAM Direct Write Test
2024-09-21,16:00:44,chip_wafer1_device_Chip4,Dir_Write,0025,NIRRAM Direct Write Test
2024-09-21,16:00:49,chip_wafer1_device_Chip4,Dir_Write,0026,NIRRAM Direct Write Test
2024-09-21,16:00:59,chip_wafer1_device_Chip4,Dir_Write,0027,NIRRAM Direct Write Test
2024-09-21,16:01:03,chip_wafer1_device_Chip4,Dir_Write,0028,NIRRAM Direct Write Test
2024-09-21,16:02:31,chip_wafer1_device_Chip4,Dir_Write,0029,NIRRAM Direct Write Test
2024-09-21,16:03:38,chip_wafer1_device_Chip4,Dir_Write,0030,NIRRAM Direct Write Test
2024-09-21,16:04:29,chip_wafer1_device_Chip4,Dir_Write,0031,NIRRAM Direct Write Test
2024-09-21,16:10:54,chip_wafer1_device_Chip4,Dir_Write,0032,NIRRAM Direct Write Test
2024-09-21,16:12:12,chip_wafer1_device_Chip4,Dir_Write,0033,NIRRAM Direct Write Test
2024-09-21,16:12:39,chip_wafer1_device_Chip4,Dir_Write,0034,NIRRAM Direct Write Test
2024-09-21,16:13:10,chip_wafer1_device_Chip4,Dir_Write,0035,NIRRAM Direct Write Test
2024-09-21,16:13:56,chip_wafer1_device_Chip4,Dir_Write,0036,NIRRAM Direct Write Test
2024-09-21,16:14:19,chip_wafer1_device_Chip4,Dir_Write,0037,NIRRAM Direct Write Test
2024-09-21,16:14:57,chip_wafer1_device_Chip4,Dir_Write,0038,NIRRAM Direct Write Test
2024-09-21,16:15:25,chip_wafer1_device_Chip4,Dir_Write,0039,NIRRAM Direct Write Test
2024-09-21,16:15:44,chip_wafer1_device_Chip4,Dir_Write,0040,NIRRAM Direct Write Test
2024-09-21,16:17:00,chip_wafer1_device_Chip4,Dir_Write,0041,NIRRAM Direct Write Test
2024-09-21,16:17:06,chip_wafer1_device_Chip4,Dir_Write,0042,NIRRAM Direct Write Test
2024-09-21,16:19:40,chip_wafer1_device_Chip4,Dir_Write,0043,NIRRAM Direct Write Test
2024-09-21,16:20:21,chip_wafer1_device_Chip4,Dir_Write,0044,NIRRAM Direct Write Test
2024-09-21,16:24:35,chip_wafer1_device_Chip4,Dir_Write,0045,NIRRAM Direct Write Test
2024-09-21,16:26:04,chip_wafer1_device_Chip4,Dir_Write,0046,NIRRAM Direct Write Test
2024-09-21,16:27:14,chip_wafer1_device_Chip4,Dir_Write,0047,NIRRAM Direct Write Test
2024-09-21,16:30:09,chip_wafer1_device_Chip4,Dir_Write,0048,NIRRAM Direct Write Test
2024-09-21,16:30:33,chip_wafer1_device_Chip4,Dir_Write,0049,NIRRAM Direct Write Test
2024-09-21,16:31:08,chip_wafer1_device_Chip4,Dir_Write,0050,NIRRAM Direct Write Test
2024-09-21,16:31:22,chip_wafer1_device_Chip4,Dir_Write,0051,NIRRAM Direct Write Test
2024-09-23,21:42:38,chip_wafer1_device_Chip4,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-23,21:43:16,chip_wafer1_device_Chip25NMOS,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-23,21:43:38,chip_wafer1_device_Chip25NMOS,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-23,21:43:46,chip_wafer1_device_Chip25NMOS,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-23,21:45:53,chip_wafer1_device_Chip25NMOS,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-23,21:48:19,chip_wafer1_device_Chip25NMOS,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-23,21:49:06,chip_wafer1_device_Chip25NMOS,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-23,21:49:57,chip_wafer1_device_Chip25NMOS,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-23,21:51:34,chip_wafer1_device_Chip25NMOS,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-23,21:51:54,chip_wafer1_device_Chip25NMOS,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-23,21:53:51,chip_wafer1_device_Chip24NMOS,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-23,21:56:17,chip_wafer1_device_Chip24NMOS,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-23,22:03:02,chip_wafer1_device_Chip24NMOS,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-23,22:03:23,chip_wafer1_device_Chip24NMOS,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-23,22:03:59,chip_wafer1_device_Chip24NMOS,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-23,22:04:40,chip_wafer1_device_Chip24NMOS,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-23,22:05:24,chip_wafer1_device_Chip24NMOS,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-23,22:06:20,chip_wafer1_device_Chip24NMOS,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-23,22:06:46,chip_wafer1_device_Chip24NMOS,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-23,22:07:34,chip_wafer1_device_Chip24NMOS,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-26,16:54:21,chip_wafer1_device_Chip24NMOS,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-26,16:55:26,chip_wafer1_device_Chip24NMOS,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-26,16:56:07,chip_wafer1_device_Chip24NMOS,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-26,17:00:10,chip_wafer1_device_Chip24NMOS,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-26,17:08:40,chip_wafer1_device_Chip24NMOS,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-26,17:09:12,chip_wafer1_device_Chip24NMOS,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-26,17:10:14,chip_wafer1_device_Chip24NMOS,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-26,17:10:29,chip_wafer1_device_Chip24NMOS,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-26,17:11:08,chip_wafer1_device_Chip24NMOS,Dir_Write,0008,NIRRAM Direct Write Test
2024-09-26,17:12:26,chip_wafer1_device_Chip24NMOS,Dir_Write,0009,NIRRAM Direct Write Test
2024-09-26,17:13:53,chip_wafer1_device_Chip24NMOS,Dir_Write,0010,NIRRAM Direct Write Test
2024-09-26,17:14:15,chip_wafer1_device_Chip24NMOS,Dir_Write,0011,NIRRAM Direct Write Test
2024-09-26,17:15:27,chip_wafer1_device_Chip24NMOS,Dir_Write,0012,NIRRAM Direct Write Test
2024-09-26,17:15:51,chip_wafer1_device_Chip24NMOS,Dir_Write,0013,NIRRAM Direct Write Test
2024-09-26,17:16:11,chip_wafer1_device_Chip24NMOS,Dir_Write,0014,NIRRAM Direct Write Test
2024-09-26,17:22:41,chip_wafer1_device_Chip24NMOS,Dir_Write,0015,NIRRAM Direct Write Test
2024-09-26,19:50:35,chip_chip3nmos_device_wl0bl0,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-26,19:51:19,chip_chip3nmos_device_wl0bl0,Dir_Write,0001,NIRRAM Direct Write Test
2024-09-26,19:51:24,chip_chip3nmos_device_wl0bl0,Dir_Write,0002,NIRRAM Direct Write Test
2024-09-26,19:51:36,chip_chip3nmos_device_wl0bl0,Dir_Write,0003,NIRRAM Direct Write Test
2024-09-26,19:51:45,chip_chip3nmos_device_wl0bl0,Dir_Write,0004,NIRRAM Direct Write Test
2024-09-26,19:51:55,chip_chip3nmos_device_wl0bl0,Dir_Write,0005,NIRRAM Direct Write Test
2024-09-26,19:52:03,chip_chip3nmos_device_wl0bl0,Dir_Write,0006,NIRRAM Direct Write Test
2024-09-26,19:54:17,chip_chip3nmos_device_wl0bl0,Dir_Write,0007,NIRRAM Direct Write Test
2024-09-26,19:55:17,chip_chip3nmos_device_fullarray,Dir_Write,0000,NIRRAM Direct Write Test
2024-09-26,19:56:19,chip_chip3nmos_device_fullarray,Dir_Write,0001,Full NMOS array chip 3
2024-09-26,19:59:28,chip_chip3nmos_device_wl3bl12,Dir_Write,0000,IV Curve
2024-09-26,20:00:54,chip_chip3nmos_device_BL12,Dir_Write,0000,WL Leakage Measurement
2024-09-26,20:01:05,chip_chip3nmos_device_BL12,Dir_Write,0001,WL Leakage Measurement
2024-09-26,20:02:32,chip_chip3nmos_device_BL12,Dir_Write,0002,WL Leakage Measurement
2024-09-26,20:03:28,chip_chip3nmos_device_BL12,Dir_Write,0003,WL Leakage Measurement
2024-09-26,20:04:31,chip_chip3nmos_device_BL12,Dir_Write,0004,WL Leakage Measurement
2024-09-26,20:04:53,chip_chip3nmos_device_BL12,Dir_Write,0005,WL Leakage Measurement
2024-09-26,20:09:31,chip_chip3nmos_device_FullArrayRaw,Dir_Write,0000,WL Leakage Measurement
2024-09-27,13:56:50,chip_chip2nmos_device_FullArrayRaw,Dir_Write,0000,Full Array Measurement
2024-09-29,17:26:15,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0000,Full CSA Direct Measurement
2024-09-29,17:26:24,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0001,Full CSA Direct Measurement
2024-09-29,19:38:41,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0002,Full CSA Direct Measurement
2024-09-30,18:18:13,chip_chipXnmos_device_FullArrayRaw,Dir_Write,0000,Full CSA Direct Measurement
2024-09-30,18:18:21,chip_chipXnmos_device_FullArrayRaw,Dir_Write,0001,Full CSA Direct Measurement
2024-09-30,18:18:42,chip_chipXnmos_device_FullArrayRaw,Dir_Write,0002,Full CSA Direct Measurement
2024-09-30,18:19:17,chip_chipXnmos_device_FullArrayRaw,Dir_Write,0003,Full CSA Direct Measurement
2024-09-30,18:19:30,chip_chipXnmos_device_FullArrayRaw,Dir_Write,0004,Full CSA Direct Measurement
2024-10-08,11:52:53,chip_chipXnmos_device_FullArrayRaw,Dir_Write,0000,Full CSA Direct Measurement
2024-10-08,11:53:46,chip_chipXnmos_device_FullArrayRaw,Dir_Write,0001,Full CSA Direct Measurement
2024-10-13,18:37:10,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0000,Set Check
2024-10-13,18:37:25,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0001,Set Check
2024-10-13,18:38:03,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0002,Set Check
2024-10-13,18:38:18,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0003,Set Check
2024-10-13,18:38:32,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0004,Set Check
2024-10-13,18:38:52,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0005,Set Check
2024-10-13,18:39:23,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0006,Set Check
2024-10-13,18:39:43,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0007,Set Check
2024-10-13,18:43:33,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0008,Set Check
2024-10-13,18:44:16,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0009,Set Check
2024-10-13,18:44:52,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0010,Set Check
2024-10-13,18:45:01,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0011,Set Check
2024-10-13,18:45:33,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0012,Set Check
2024-10-13,18:45:50,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0013,Set Check
2024-10-13,18:46:07,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0014,Set Check
2024-10-13,18:46:32,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0015,Set Check
2024-10-13,18:48:41,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0016,Set Check
2024-10-13,18:48:50,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0017,Set Check
2024-10-13,18:49:02,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0018,Set Check
2024-10-13,18:53:29,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0019,Set Check
2024-10-13,18:54:21,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0020,Set Check
2024-10-13,18:56:23,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0021,Set Check
2024-10-13,18:58:58,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0022,Set Check
2024-10-13,18:59:38,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0023,Set Check
2024-10-13,19:04:37,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0024,Set Check
2024-10-13,19:05:39,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0025,Set Check
2024-10-13,19:06:55,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0026,Set Check
2024-10-13,19:07:22,chip_chip4nmos_device_FullArrayRaw,Dir_Write,0027,Set Check
2024-10-21,16:19:01,chip_chip5nmos_device_FullArrayRaw,Dir_Write,0000,Set Check
2024-10-21,16:20:20,chip_chip5nmos_device_FullArrayRaw,Dir_Write,0001,Set Check
2024-10-21,16:21:11,chip_chip5nmos_device_FullArrayRaw,Dir_Write,0002,Set Check
2024-10-21,16:21:50,chip_chip5nmos_device_FullArrayRaw,Dir_Write,0003,Set Check
2024-10-21,16:23:07,chip_chip5nmos_device_FullArrayRaw,Dir_Write,0004,Set Check
2024-10-21,16:23:15,chip_chip5nmos_device_FullArrayRaw,Dir_Write,0005,Set Check
2024-10-21,16:34:23,chip_chip5nmos_device_FullArrayRaw,Dir_Write,0006,Set Check
2024-10-21,16:35:05,chip_chip5nmos_device_FullArrayRaw,Dir_Write,0007,Set Check
2024-10-21,16:36:37,chip_chip5nmos_device_FullArrayRaw,Dir_Write,0008,Set Check
2024-10-21,16:37:39,chip_chip5nmos_device_FullArrayRaw,Dir_Write,0009,Set Check
2024-10-21,18:54:04,chip_chip5nmos_device_FullArrayRaw,Dir_Write,0010,Set Check
2024-10-21,19:00:05,chip_chip1nmos_device_0-0,Dir_Write,0000,IV_Measure
2024-10-21,19:00:55,chip_chip1nmos_device_0-0,Dir_Write,0001,IV_Measure
2024-10-21,19:01:15,chip_chip1nmos_device_0-0,Dir_Write,0002,IV_Measure
2024-10-21,19:01:40,chip_chip1nmos_device_0-0,Dir_Write,0003,IV_Measure
2024-10-21,19:01:58,chip_chip1nmos_device_0-0,Dir_Write,0004,IV_Measure
2024-10-21,19:02:25,chip_chip1nmos_device_3-4,Dir_Write,0000,IV_Measure
2024-10-21,19:03:00,chip_chip1nmos_device_4-5,Dir_Write,0000,IV_Measure
2024-10-21,19:03:32,chip_chip1nmos_device_4-5,Dir_Write,0001,IV_Measure
2024-10-21,19:03:56,chip_chip1nmos_device_4-5,Dir_Write,0002,IV_Measure
2024-10-21,19:04:32,chip_chip1nmos_device_4-5,Dir_Write,0003,IV_Measure
2024-10-21,19:04:54,chip_chip1nmos_device_4-5,Dir_Write,0004,IV_Measure
2024-10-21,19:05:20,chip_chip1nmos_device_4-5,Dir_Write,0005,IV_Measure
2024-10-21,19:05:46,chip_chip1nmos_device_4-5,Dir_Write,0006,IV_Measure
2024-10-21,19:06:57,chip_chip1nmos_device_4-5,Dir_Write,0007,IV_Measure
2024-10-21,19:07:19,chip_chip1nmos_device_4-5,Dir_Write,0008,IV_Measure
2024-10-21,19:07:49,chip_chip1nmos_device_4-5,Dir_Write,0009,IV_Measure
2024-10-21,19:09:53,chip_chip1nmos_device_4-5,Dir_Write,0010,IV_Measure
2024-10-21,19:10:38,chip_chip1nmos_device_4-5,Dir_Write,0011,IV_Measure
2024-10-21,19:11:30,chip_chip1nmos_device_4-5,Dir_Write,0012,IV_Measure
2024-11-01,20:07:34,chip_chip1nmos_device_0-0,Dir_Write,0000,Check Device for CSA
2024-11-01,20:08:16,chip_chip1nmos_device_0-0,Dir_Write,0001,Check Device for CSA
2024-11-01,20:08:42,chip_chip1nmos_device_0-0,Dir_Write,0002,Check Device for CSA
2024-11-01,20:08:53,chip_chip1nmos_device_0-0,Dir_Write,0003,Check Device for CSA
2024-11-01,20:09:13,chip_chip1nmos_device_0-0,Dir_Write,0004,Check Device for CSA
2024-11-01,20:09:31,chip_chip1nmos_device_0-0,Dir_Write,0005,Check Device for CSA
2024-11-01,20:13:17,chip_chip1nmos_device_0-0,Dir_Write,0006,Check Device for CSA
2024-11-06,16:40:13,chip_wafer_device_0,Dir_Write,0000,Single Device Measurement
2024-11-06,16:40:28,chip_wafer_device_0,Dir_Write,0001,Single Device Measurement
2024-11-06,16:41:19,chip_wafer_device_0,Dir_Write,0002,Single Device Measurement
2024-11-06,16:44:41,chip_wafer_device_0,Dir_Write,0003,Single Device Measurement
2024-11-06,16:46:27,chip_wafer_device_0,Dir_Write,0004,Single Device Measurement
2024-11-06,16:47:28,chip_wafer_device_0,Dir_Write,0005,Single Device Measurement
2024-11-06,16:49:29,chip_wafer_device_0,Dir_Write,0006,Single Device SD Only Contacted
2024-11-06,16:51:33,chip_wafer_device_0,Dir_Write,0007,Single Device SD Only Contacted
2024-11-06,16:52:56,chip_wafer_device_0,Dir_Write,0008,Single Device SD Only Contacted
2024-11-06,16:53:44,chip_wafer_device_0,Dir_Write,0009,Single Device SD Only Contacted
2024-11-06,16:54:22,chip_wafer_device_0,Dir_Write,0010,Single Device SD Only Contacted
2024-11-06,16:57:17,chip_wafer_device_0,Dir_Write,0011,Single Device SD Only Contacted
2024-11-06,16:58:26,chip_wafer_device_0,Dir_Write,0012,Single Device SD Only Contacted
2024-11-06,16:59:27,chip_wafer_device_0,Dir_Write,0013,Single Device SD Only Contacted
2024-11-06,17:00:11,chip_wafer_device_0,Dir_Write,0014,Single Device SD Only Contacted
2024-11-06,17:01:43,chip_wafer_device_0,Dir_Write,0015,Single Device SD Only Contacted
2024-11-06,17:02:37,chip_wafer_device_0,Dir_Write,0016,Single Device SD Only Contacted
2024-11-06,17:03:07,chip_wafer_device_0,Dir_Write,0017,Single Device SD Only Contacted
2024-11-06,17:03:33,chip_wafer_device_0,Dir_Write,0018,Single Device SD Only Contacted
2024-11-06,17:05:01,chip_wafer_device_0,Dir_Write,0019,Single Device SD Only Contacted
2024-11-06,17:06:13,chip_wafer_device_0,Dir_Write,0020,Single Device SD Only Contacted
2024-11-06,17:08:17,chip_wafer_device_0,Dir_Write,0021,Single Device SD Only Contacted
2024-11-06,17:11:30,chip_wafer_device_0,Dir_Write,0022,Single Device 1T1R
2024-11-06,17:12:22,chip_wafer_device_0,Dir_Write,0023,Single Device 1T1R
2024-11-06,17:12:47,chip_wafer_device_0,Dir_Write,0024,Single Device 1T1R
2024-11-06,17:13:58,chip_wafer_device_0,Dir_Write,0025,Single Device 1T1R
2024-11-06,17:15:49,chip_wafer_device_0,Dir_Write,0026,Single Device 1T1R
2024-11-06,17:16:09,chip_wafer_device_0,Dir_Write,0027,Single Device 1T1R
2024-11-06,17:16:27,chip_wafer_device_0,Dir_Write,0028,Single Device 1T1R
2024-11-06,17:16:35,chip_wafer_device_0,Dir_Write,0029,Single Device 1T1R
2024-11-06,17:17:22,chip_wafer_device_0,Dir_Write,0030,Single Device 1T1R
2024-11-06,17:19:09,chip_wafer_device_0,Dir_Write,0031,Single Device 1T1R
2024-11-06,17:19:28,chip_wafer_device_0,Dir_Write,0032,Single Device 1T1R
2024-11-06,17:20:19,chip_wafer_device_0,Dir_Write,0033,Single Device 1T1R
2024-11-06,17:20:30,chip_wafer_device_0,Dir_Write,0034,Single Device 1T1R
2024-11-06,17:20:42,chip_wafer_device_0,Dir_Write,0035,Single Device 1T1R
2024-11-06,17:20:50,chip_wafer_device_0,Dir_Write,0036,Single Device 1T1R
2024-11-06,17:20:59,chip_wafer_device_0,Dir_Write,0037,Single Device 1T1R
2024-11-06,17:21:22,chip_wafer_device_0,Dir_Write,0038,Single Device 1T1R
2024-11-06,17:21:45,chip_wafer_device_0,Dir_Write,0039,Single Device 1T1R
2024-11-06,17:21:50,chip_wafer_device_0,Dir_Write,0040,Single Device 1T1R
2024-11-06,17:21:57,chip_wafer_device_0,Dir_Write,0041,Single Device 1T1R
2024-11-06,17:22:01,chip_wafer_device_0,Dir_Write,0042,Single Device 1T1R
2024-11-06,17:22:07,chip_wafer_device_0,Dir_Write,0043,Single Device 1T1R
2024-11-06,17:22:12,chip_wafer_device_0,Dir_Write,0044,Single Device 1T1R
2024-11-06,20:37:46,chip_wafer_device_0,Dir_Write,0045,Single Device 1T1R
2024-11-06,20:38:04,chip_wafer_device_0,Dir_Write,0046,Single Device 1T1R
2024-11-06,20:38:17,chip_wafer_device_0,Dir_Write,0047,Single Device 1T1R
2024-11-06,20:38:35,chip_wafer_device_0,Dir_Write,0048,Single Device 1T1R
2024-11-06,20:38:45,chip_wafer_device_0,Dir_Write,0049,Single Device 1T1R
2024-11-06,20:38:50,chip_wafer_device_0,Dir_Write,0050,Single Device 1T1R
2024-11-06,20:39:24,chip_wafer_device_0,Dir_Write,0051,Single Device 1T1R
2024-11-06,20:39:36,chip_wafer_device_0,Dir_Write,0052,Single Device 1T1R
2024-11-06,20:40:57,chip_wafer_device_0,Dir_Write,0053,Single Device 1T1R
2024-11-06,20:41:03,chip_wafer_device_0,Dir_Write,0054,Single Device 1T1R
2024-11-06,20:41:11,chip_wafer_device_0,Dir_Write,0055,Single Device 1T1R
2024-11-06,20:42:07,chip_wafer_device_0,Dir_Write,0056,Single Device 1T1R
2024-11-06,20:42:13,chip_wafer_device_0,Dir_Write,0057,Single Device 1T1R
2024-11-06,20:44:43,chip_wafer_device_0,Dir_Write,0058,Single Device 1T1R
2024-11-06,20:44:52,chip_wafer_device_0,Dir_Write,0059,Single Device 1T1R
2024-11-06,20:45:01,chip_wafer_device_0,Dir_Write,0060,Single Device 1T1R
2024-11-06,20:45:05,chip_wafer_device_0,Dir_Write,0061,Single Device 1T1R
2024-11-06,20:45:09,chip_wafer_device_0,Dir_Write,0062,Single Device 1T1R
2024-11-06,20:45:32,chip_wafer_device_0,Dir_Write,0063,Single Device 1T1R
2024-11-06,20:45:42,chip_wafer_device_0,Dir_Write,0064,Single Device 1T1R
2024-11-06,20:48:01,chip_wafer_device_0,Dir_Write,0065,Single Device 1T1R
2024-11-06,20:48:06,chip_wafer_device_0,Dir_Write,0066,Single Device 1T1R
2024-11-06,20:48:16,chip_wafer_device_0,Dir_Write,0067,Single Device 1T1R
2024-11-06,20:48:22,chip_wafer_device_0,Dir_Write,0068,Single Device 1T1R
2024-11-06,20:48:38,chip_wafer_device_0,Dir_Write,0069,Single Device 1T1R
2024-11-06,20:48:43,chip_wafer_device_0,Dir_Write,0070,Single Device 1T1R
2024-11-06,20:48:47,chip_wafer_device_0,Dir_Write,0071,Single Device 1T1R
2024-11-06,20:48:57,chip_wafer_device_0,Dir_Write,0072,Single Device 1T1R
2024-11-06,20:49:04,chip_wafer_device_0,Dir_Write,0073,Single Device 1T1R
2024-11-06,20:50:16,chip_wafer_device_0,Dir_Write,0074,Single Device 1T1R PMOS
2024-11-06,20:51:04,chip_wafer_device_0,Dir_Write,0075,Single Device 1T1R
2024-11-06,20:51:32,chip_wafer_device_0,Dir_Write,0076,Single Device 1T1R
2024-11-06,20:52:20,chip_wafer_device_0,Dir_Write,0077,Single Device 1T1R
2024-11-06,20:53:58,chip_wafer_device_0,Dir_Write,0078,Single Device 1T1R
2024-11-06,20:55:17,chip_wafer_device_0,Dir_Write,0079,Single Device 1T1R
2024-11-06,20:55:32,chip_wafer_device_0,Dir_Write,0080,Single Device 1T1R PMOS
2024-11-06,20:55:36,chip_wafer_device_0,Dir_Write,0081,Single Device 1T1R PMOS
2024-11-06,20:55:55,chip_wafer_device_0,Dir_Write,0082,Single Device 1T1R PMOS
2024-11-06,20:56:00,chip_wafer_device_0,Dir_Write,0083,Single Device 1T1R
2024-11-06,20:57:35,chip_wafer_device_0,Dir_Write,0084,Single Device 1T1R
2024-11-06,20:58:08,chip_wafer_device_0,Dir_Write,0085,Single Device 1T1R
2024-11-06,20:59:12,chip_wafer_device_0,Dir_Write,0086,Single Device 1T1R
2024-11-06,20:59:33,chip_wafer_device_0,Dir_Write,0087,Single Device 1T1R
2024-11-06,21:02:21,chip_wafer_device_0,Dir_Write,0088,Single Device 1T1R
2024-11-06,21:02:46,chip_wafer_device_0,Dir_Write,0089,Single Device 1T1R
2024-11-06,21:03:09,chip_wafer_device_0,Dir_Write,0090,Single Device 1T1R
2024-11-06,21:03:47,chip_wafer_device_0,Dir_Write,0091,Single Device 1T1R
2024-11-06,21:03:55,chip_wafer_device_0,Dir_Write,0092,Single Device 1T1R
2024-11-06,21:04:22,chip_wafer_device_0,Dir_Write,0093,Single Device 1T1R
2024-11-06,21:04:37,chip_wafer_device_0,Dir_Write,0094,Single Device 1T1R PMOS
2024-11-06,21:04:41,chip_wafer_device_0,Dir_Write,0095,Single Device 1T1R PMOS
2024-11-06,21:04:45,chip_wafer_device_0,Dir_Write,0096,Single Device 1T1R PMOS
2024-11-06,21:04:58,chip_wafer_device_0,Dir_Write,0097,Single Device 1T1R PMOS
2024-11-06,21:05:06,chip_wafer_device_0,Dir_Write,0098,Single Device 1T1R PMOS
2024-11-06,21:05:29,chip_wafer_device_0,Dir_Write,0099,Single Device 1T1R PMOS
2024-11-06,21:05:36,chip_wafer_device_0,Dir_Write,0100,Single Device 1T1R
2024-11-06,21:05:56,chip_wafer_device_0,Dir_Write,0101,Single Device 1T1R PMOS
2024-11-06,21:06:07,chip_wafer_device_0,Dir_Write,0102,Single Device 1T1R
2024-11-06,21:07:35,chip_wafer_device_0,Dir_Write,0103,Single Device 1T1R
2024-11-06,21:07:47,chip_wafer_device_0,Dir_Write,0104,Single Device 1T1R
2024-11-06,21:07:55,chip_wafer_device_0,Dir_Write,0105,Single Device 1T1R PMOS
2024-11-06,21:08:07,chip_wafer_device_0,Dir_Write,0106,Single Device 1T1R
2024-11-06,21:08:18,chip_wafer_device_0,Dir_Write,0107,Single Device 1T1R PMOS
2024-11-06,21:09:08,chip_wafer_device_0,Dir_Write,0108,Single Device 1T1R PMOS
2024-11-06,21:09:20,chip_wafer_device_0,Dir_Write,0109,Single Device 1T1R PMOS
2024-11-06,21:09:59,chip_wafer_device_0,Dir_Write,0110,Single Device 1T1R PMOS
2024-11-06,21:10:08,chip_wafer_device_0,Dir_Write,0111,Single Device 1T1R pmos
2024-11-06,21:10:46,chip_wafer_device_0,Dir_Write,0112,Single Device 1T1R PMOS
2024-11-06,21:11:03,chip_wafer_device_0,Dir_Write,0113,Single Device 1T1R pmos
2024-11-06,21:11:11,chip_wafer_device_0,Dir_Write,0114,Single Device 1T1R PMOS
2024-11-06,21:11:21,chip_wafer_device_0,Dir_Write,0115,Single Device 1T1R pmos
2024-11-06,21:11:30,chip_wafer_device_0,Dir_Write,0116,Single Device 1T1R PMOS
2024-11-06,21:11:43,chip_wafer_device_0,Dir_Write,0117,Single Device 1T1R pmos
2024-12-17,15:06:46,chip_3_device_A,Dir_Write,0000,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:08:35,chip_3_device_A,Dir_Write,0001,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:16:26,chip_3_device_A,Dir_Write,0002,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:27:06,chip_3_device_0-0,Dir_Write,0000,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:27:20,chip_3_device_0-0,Dir_Write,0001,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:27:58,chip_3_device_0-0,Dir_Write,0002,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:28:16,chip_3_device_0-0,Dir_Write,0003,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:28:27,chip_3_device_0-0,Dir_Write,0004,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:28:33,chip_3_device_0-0,Dir_Write,0005,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:28:42,chip_3_device_0-0,Dir_Write,0006,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:29:28,chip_3_device_0-0,Dir_Write,0007,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:29:38,chip_3_device_0-0,Dir_Write,0008,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:30:06,chip_3_device_0-0,Dir_Write,0009,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:30:22,chip_3_device_0-0,Dir_Write,0010,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:30:34,chip_3_device_0-0,Dir_Write,0011,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:31:28,chip_3_device_0-0,Dir_Write,0012,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:32:57,chip_3_device_0-0,Dir_Write,0013,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:33:11,chip_3_device_0-0,Dir_Write,0014,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:33:24,chip_3_device_0-0,Dir_Write,0015,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:33:49,chip_3_device_0-0,Dir_Write,0016,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:34:25,chip_3_device_0-0,Dir_Write,0017,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:37:25,chip_NoChip_device_0-0,Dir_Write,0000,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:37:32,chip_NoChip_device_0-0,Dir_Write,0001,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:37:38,chip_NoChip_device_0-0,Dir_Write,0002,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:37:49,chip_NoChip_device_0-0,Dir_Write,0003,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:38:01,chip_NoChip_device_0-0,Dir_Write,0004,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:38:13,chip_NoChip_device_0-0,Dir_Write,0005,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:39:03,chip_NoChip_device_0-0,Dir_Write,0006,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:40:28,chip_NoChip_device_0-0,Dir_Write,0007,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:41:13,chip_NoChip_device_0-0,Dir_Write,0008,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:41:32,chip_NoChip_device_0-0,Dir_Write,0009,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:46:17,chip_NoChip_device_0-0,Dir_Write,0010,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:46:33,chip_NoChip_device_0-0,Dir_Write,0011,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:47:35,chip_NoChip_device_0-0,Dir_Write,0012,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:47:54,chip_NoChip_device_0-0,Dir_Write,0013,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:48:36,chip_NoChip_device_0-0,Dir_Write,0014,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:49:06,chip_NoChip_device_0-0,Dir_Write,0015,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:49:15,chip_NoChip_device_0-0,Dir_Write,0016,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:49:27,chip_NoChip_device_0-0,Dir_Write,0017,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:49:37,chip_NoChip_device_0-0,Dir_Write,0018,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:49:51,chip_3_device_0-0,Dir_Write,0000,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:49:59,chip_3_device_0-0,Dir_Write,0001,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:50:22,chip_3_device_0-0,Dir_Write,0002,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:50:30,chip_3_device_0-0,Dir_Write,0003,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:50:42,chip_3_device_0-0,Dir_Write,0004,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:50:48,chip_3_device_0-0,Dir_Write,0005,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:51:19,chip_3_device_0-0,Dir_Write,0006,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:51:45,chip_3_device_0-0,Dir_Write,0007,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:52:08,chip_3_device_0-0,Dir_Write,0008,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:54:34,chip_3_device_0-0,Dir_Write,0009,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:56:06,chip_3_device_0-0,Dir_Write,0010,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:59:25,chip_3_device_0-0,Dir_Write,0011,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:59:42,chip_3_device_0-0,Dir_Write,0012,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,15:59:55,chip_3_device_0-0,Dir_Write,0013,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:00:50,chip_3_device_0-0,Dir_Write,0014,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:01:01,chip_3_device_0-0,Dir_Write,0015,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:03:13,chip_3_device_0-0,Dir_Write,0016,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:03:22,chip_3_device_0-0,Dir_Write,0017,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:03:32,chip_3_device_0-0,Dir_Write,0018,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:03:40,chip_3_device_0-0,Dir_Write,0019,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:03:51,chip_3_device_0-0,Dir_Write,0020,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:04:08,chip_3_device_0-0,Dir_Write,0021,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:04:16,chip_3_device_0-0,Dir_Write,0022,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:04:23,chip_3_device_0-0,Dir_Write,0023,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:04:37,chip_3_device_0-0,Dir_Write,0024,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:04:52,chip_3_device_0-0,Dir_Write,0025,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:15:28,chip_3_device_0-0,Dir_Write,0026,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:15:39,chip_3_device_0-0,Dir_Write,0027,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:15:48,chip_3_device_0-0,Dir_Write,0028,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:16:16,chip_3_device_0-0,Dir_Write,0029,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:18:04,chip_3_device_0-0,Dir_Write,0030,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:18:11,chip_3_device_0-0,Dir_Write,0031,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:18:18,chip_3_device_0-0,Dir_Write,0032,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:18:37,chip_3_device_0-0,Dir_Write,0033,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,16:18:47,chip_3_device_0-0,Dir_Write,0034,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:03:10,chip_3_device_0-0,Dir_Write,0035,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:03:17,chip_3_device_0-0,Dir_Write,0036,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:03:31,chip_3_device_0-0,Dir_Write,0037,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:03:42,chip_3_device_0-0,Dir_Write,0038,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:03:57,chip_3_device_0-0,Dir_Write,0039,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:04:25,chip_3_device_0-0,Dir_Write,0040,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:04:36,chip_3_device_0-0,Dir_Write,0041,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:04:42,chip_3_device_0-0,Dir_Write,0042,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:07:27,chip_1_device_0-0,Dir_Write,0000,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:07:54,chip_1_device_0-0,Dir_Write,0001,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:08:01,chip_1_device_0-0,Dir_Write,0002,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:08:09,chip_1_device_0-0,Dir_Write,0003,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:08:44,chip_1_device_0-0,Dir_Write,0004,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:08:53,chip_1_device_0-0,Dir_Write,0005,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:09:06,chip_1_device_0-0,Dir_Write,0006,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:09:18,chip_1_device_0-0,Dir_Write,0007,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:09:34,chip_1_device_0-0,Dir_Write,0008,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:09:41,chip_1_device_0-0,Dir_Write,0009,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:09:47,chip_1_device_0-0,Dir_Write,0010,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:09:54,chip_1_device_0-0,Dir_Write,0011,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:10:00,chip_1_device_0-0,Dir_Write,0012,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:10:13,chip_1_device_0-0,Dir_Write,0013,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2024-12-17,18:10:30,chip_1_device_0-0,Dir_Write,0014,Chip 3 Array  1T1R pmos VBL-1V2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:27:48,chip_4_device_0-0,Dir_Write,0000,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:28:16,chip_4_device_all,Dir_Write,0000,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:36:23,chip_4_device_all,Dir_Write,0001,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:36:34,chip_4_device_all,Dir_Write,0002,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:37:52,chip_4_device_all,Dir_Write,0003,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:39:33,chip_4_device_all,Dir_Write,0004,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:39:39,chip_4_device_all,Dir_Write,0005,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:39:49,chip_4_device_all,Dir_Write,0006,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:40:09,chip_4_device_all,Dir_Write,0007,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:40:19,chip_4_device_all,Dir_Write,0008,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:40:32,chip_4_device_all,Dir_Write,0009,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:40:44,chip_4_device_all,Dir_Write,0010,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:41:06,chip_4_device_all,Dir_Write,0011,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:41:16,chip_4_device_all,Dir_Write,0012,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:45:26,chip_4_device_all,Dir_Write,0013,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:45:55,chip_4_device_all,Dir_Write,0014,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:45:59,chip_4_device_all,Dir_Write,0015,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:46:06,chip_4_device_all,Dir_Write,0016,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:46:14,chip_4_device_all,Dir_Write,0017,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:46:27,chip_4_device_all,Dir_Write,0018,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,13:46:37,chip_4_device_all,Dir_Write,0019,Chip 4 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,14:24:32,chip_2_device_0-0,Dir_Write,0000,Chip 2 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,14:25:40,chip_2_device_0-0,Dir_Write,0001,Chip 2 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-04,14:25:51,chip_2_device_0-0,Dir_Write,0002,Chip 2 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3
2025-01-05,17:26:34,chip_2_device_0-0,Dir_Write,0000,Chip 2 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-05,18:26:54,chip_3_device_all,Dir_Write,0000,Chip 2 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-05,18:28:28,chip_3_device_all,Dir_Write,0001,Chip 2 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-05,18:29:13,chip_3_device_all,Dir_Write,0002,Chip 2 Array  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,16:57:30,chip_3_device_all,Dir_Write,0000,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,16:57:55,chip_3_device_all,Dir_Write,0001,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,16:58:10,chip_3_device_all,Dir_Write,0002,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:01:15,chip_3_device_all,Dir_Write,0003,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:01:41,chip_3_device_all,Dir_Write,0004,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:02:01,chip_3_device_all,Dir_Write,0005,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:02:38,chip_3_device_all,Dir_Write,0006,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:03:48,chip_3_device_all,Dir_Write,0007,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:04:08,chip_3_device_all,Dir_Write,0008,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:07:11,chip_3_device_all,Dir_Write,0009,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:07:29,chip_3_device_all,Dir_Write,0010,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:08:07,chip_3_device_all,Dir_Write,0011,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:08:28,chip_3_device_all,Dir_Write,0012,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:08:50,chip_3_device_all,Dir_Write,0013,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:09:06,chip_3_device_all,Dir_Write,0014,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:09:26,chip_3_device_all,Dir_Write,0015,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:09:44,chip_3_device_all,Dir_Write,0016,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:10:03,chip_3_device_all,Dir_Write,0017,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:10:57,chip_3_device_all,Dir_Write,0018,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:11:04,chip_3_device_all,Dir_Write,0019,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:11:24,chip_3_device_all,Dir_Write,0020,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:21:28,chip_3_device_all,Dir_Write,0021,Chip 3 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:21:46,chip_3_device_all,Dir_Write,0022,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:23:07,chip_3_device_all,Dir_Write,0023,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:23:57,chip_3_device_all,Dir_Write,0024,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:30:59,chip_3_device_all,Dir_Write,0025,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:31:49,chip_3_device_all,Dir_Write,0026,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:32:20,chip_3_device_all,Dir_Write,0027,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:32:53,chip_3_device_all,Dir_Write,0028,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:33:23,chip_3_device_all,Dir_Write,0029,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:34:18,chip_3_device_all,Dir_Write,0030,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:34:33,chip_3_device_all,Dir_Write,0031,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:35:14,chip_3_device_all,Dir_Write,0032,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:35:41,chip_3_device_all,Dir_Write,0033,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:39:55,chip_3_device_all,Dir_Write,0034,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:40:10,chip_3_device_all,Dir_Write,0035,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:40:49,chip_3_device_all,Dir_Write,0036,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:44:07,chip_3_device_all,Dir_Write,0037,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:44:52,chip_3_device_all,Dir_Write,0038,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:45:57,chip_3_device_all,Dir_Write,0039,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:47:28,chip_3_device_all,Dir_Write,0040,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-21,17:48:14,chip_3_device_all,Dir_Write,0041,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-22,15:43:53,chip_3_device_all,Dir_Write,0000,Chip 1 0-0  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-22,20:42:15,chip_3_device_all,Dir_Write,0001,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-22,20:43:20,chip_3_device_all,Dir_Write,0002,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-22,20:43:45,chip_3_device_all,Dir_Write,0003,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:45:26,chip_3_device_all,Dir_Write,0000,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:45:36,chip_3_device_all,Dir_Write,0001,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:45:51,chip_3_device_all,Dir_Write,0002,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:45:59,chip_3_device_all,Dir_Write,0003,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:46:19,chip_3_device_all,Dir_Write,0004,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:46:41,chip_3_device_all,Dir_Write,0005,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:47:27,chip_3_device_all,Dir_Write,0006,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:47:34,chip_3_device_all,Dir_Write,0007,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:47:52,chip_3_device_all,Dir_Write,0008,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:48:19,chip_3_device_all,Dir_Write,0009,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:48:48,chip_3_device_all,Dir_Write,0010,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:57:28,chip_3_device_all,Dir_Write,0011,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:58:08,chip_3_device_all,Dir_Write,0012,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:59:33,chip_3_device_all,Dir_Write,0013,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,19:59:47,chip_3_device_all,Dir_Write,0014,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:00:10,chip_3_device_all,Dir_Write,0015,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:00:30,chip_3_device_all,Dir_Write,0016,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:01:20,chip_3_device_all,Dir_Write,0017,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:03:04,chip_3_device_all,Dir_Write,0018,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:03:20,chip_3_device_all,Dir_Write,0019,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:04:15,chip_3_device_all,Dir_Write,0020,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:04:24,chip_3_device_all,Dir_Write,0021,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:04:31,chip_3_device_all,Dir_Write,0022,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:04:54,chip_3_device_all,Dir_Write,0023,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:05:15,chip_3_device_all,Dir_Write,0024,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:05:26,chip_3_device_all,Dir_Write,0025,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:06:06,chip_3_device_all,Dir_Write,0026,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:06:17,chip_3_device_all,Dir_Write,0027,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:10:38,chip_3_device_all,Dir_Write,0028,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:10:56,chip_3_device_all,Dir_Write,0029,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:11:21,chip_3_device_all,Dir_Write,0030,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:11:47,chip_3_device_all,Dir_Write,0031,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:12:12,chip_3_device_all,Dir_Write,0032,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:12:44,chip_3_device_all,Dir_Write,0033,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:13:32,chip_3_device_all,Dir_Write,0034,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-24,20:13:52,chip_3_device_all,Dir_Write,0035,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:32:36,chip_3_device_all,Dir_Write,0000,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:32:52,chip_3_device_all,Dir_Write,0001,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:33:13,chip_3_device_all,Dir_Write,0002,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:33:45,chip_3_device_all,Dir_Write,0003,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:34:01,chip_3_device_all,Dir_Write,0004,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:35:09,chip_3_device_all,Dir_Write,0005,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:35:49,chip_3_device_all,Dir_Write,0006,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:36:00,chip_3_device_all,Dir_Write,0007,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:36:07,chip_3_device_all,Dir_Write,0008,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:36:23,chip_3_device_all,Dir_Write,0009,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:37:00,chip_3_device_all,Dir_Write,0010,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:37:06,chip_3_device_all,Dir_Write,0011,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:37:11,chip_3_device_all,Dir_Write,0012,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:37:56,chip_3_device_all,Dir_Write,0013,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:38:07,chip_3_device_all,Dir_Write,0014,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:38:20,chip_3_device_all,Dir_Write,0015,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:38:51,chip_3_device_all,Dir_Write,0016,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:38:57,chip_3_device_all,Dir_Write,0017,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:39:06,chip_3_device_all,Dir_Write,0018,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:39:21,chip_3_device_all,Dir_Write,0019,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:39:36,chip_3_device_all,Dir_Write,0020,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:40:03,chip_3_device_all,Dir_Write,0021,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:40:14,chip_3_device_all,Dir_Write,0022,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:40:20,chip_3_device_all,Dir_Write,0023,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:40:28,chip_3_device_all,Dir_Write,0024,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:40:38,chip_3_device_all,Dir_Write,0025,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:41:00,chip_3_device_all,Dir_Write,0026,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:41:19,chip_3_device_all,Dir_Write,0027,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:41:53,chip_3_device_all,Dir_Write,0028,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:41:59,chip_3_device_all,Dir_Write,0029,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:43:13,chip_3_device_all,Dir_Write,0030,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,18:44:45,chip_3_device_all,Dir_Write,0031,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:00:35,chip_3_device_all,Dir_Write,0032,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:00:56,chip_3_device_all,Dir_Write,0033,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:02:04,chip_3_device_all,Dir_Write,0034,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:02:46,chip_3_device_all,Dir_Write,0035,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:02:53,chip_3_device_all,Dir_Write,0036,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:03:27,chip_3_device_all,Dir_Write,0037,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:03:36,chip_3_device_all,Dir_Write,0038,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:04:01,chip_3_device_all,Dir_Write,0039,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:04:13,chip_3_device_all,Dir_Write,0040,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:04:54,chip_3_device_all,Dir_Write,0041,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:05:05,chip_3_device_all,Dir_Write,0042,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:05:34,chip_3_device_all,Dir_Write,0043,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:07:29,chip_3_device_all,Dir_Write,0044,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:08:55,chip_3_device_all,Dir_Write,0045,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:10:09,chip_3_device_all,Dir_Write,0046,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:10:26,chip_3_device_all,Dir_Write,0047,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:15:13,chip_3_device_all,Dir_Write,0048,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:15:59,chip_3_device_all,Dir_Write,0049,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:16:24,chip_3_device_all,Dir_Write,0050,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:17:55,chip_3_device_all,Dir_Write,0051,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:18:39,chip_3_device_all,Dir_Write,0052,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:21:05,chip_3_device_all,Dir_Write,0053,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:22:06,chip_3_device_all,Dir_Write,0054,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:24:05,chip_3_device_all,Dir_Write,0055,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:27:26,chip_3_device_all,Dir_Write,0056,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:27:35,chip_3_device_all,Dir_Write,0057,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:27:46,chip_3_device_all,Dir_Write,0058,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:27:56,chip_3_device_all,Dir_Write,0059,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:28:55,chip_3_device_all,Dir_Write,0060,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:30:35,chip_3_device_all,Dir_Write,0061,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:31:34,chip_3_device_all,Dir_Write,0062,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:36:56,chip_3_device_all,Dir_Write,0063,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:38:22,chip_3_device_all,Dir_Write,0064,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:38:28,chip_3_device_all,Dir_Write,0065,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:39:16,chip_3_device_all,Dir_Write,0066,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:39:32,chip_3_device_all,Dir_Write,0067,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:41:31,chip_3_device_all,Dir_Write,0068,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,19:41:48,chip_3_device_all,Dir_Write,0069,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,20:21:07,chip_3_device_all,Dir_Write,0070,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:17:02,chip_3_device_all,Dir_Write,0071,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:17:26,chip_3_device_all,Dir_Write,0072,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:18:07,chip_3_device_all,Dir_Write,0073,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:18:32,chip_3_device_all,Dir_Write,0074,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:19:12,chip_3_device_all,Dir_Write,0075,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:19:27,chip_3_device_all,Dir_Write,0076,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:19:53,chip_3_device_all,Dir_Write,0077,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:20:00,chip_3_device_all,Dir_Write,0078,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:20:19,chip_3_device_all,Dir_Write,0079,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:20:44,chip_3_device_all,Dir_Write,0080,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:21:27,chip_3_device_all,Dir_Write,0081,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:22:07,chip_3_device_all,Dir_Write,0082,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:22:22,chip_3_device_all,Dir_Write,0083,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:22:30,chip_3_device_all,Dir_Write,0084,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:22:41,chip_3_device_all,Dir_Write,0085,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:22:57,chip_3_device_all,Dir_Write,0086,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:24:25,chip_3_device_all,Dir_Write,0087,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:24:31,chip_3_device_all,Dir_Write,0088,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:25:31,chip_3_device_all,Dir_Write,0089,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:25:50,chip_3_device_all,Dir_Write,0090,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:26:49,chip_3_device_all,Dir_Write,0091,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:28:49,chip_3_device_all,Dir_Write,0092,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:29:03,chip_3_device_all,Dir_Write,0093,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:29:16,chip_3_device_all,Dir_Write,0094,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:30:05,chip_3_device_all,Dir_Write,0095,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:30:42,chip_3_device_all,Dir_Write,0096,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:32:22,chip_3_device_all,Dir_Write,0097,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:32:35,chip_3_device_all,Dir_Write,0098,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:32:53,chip_3_device_all,Dir_Write,0099,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:33:22,chip_3_device_all,Dir_Write,0100,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:33:45,chip_3_device_all,Dir_Write,0101,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:34:00,chip_3_device_all,Dir_Write,0102,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:34:16,chip_3_device_all,Dir_Write,0103,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:34:57,chip_3_device_all,Dir_Write,0104,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:37:12,chip_3_device_all,Dir_Write,0105,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:37:30,chip_3_device_all,Dir_Write,0106,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:37:57,chip_3_device_all,Dir_Write,0107,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:38:14,chip_3_device_all,Dir_Write,0108,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:38:44,chip_3_device_all,Dir_Write,0109,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:38:58,chip_3_device_all,Dir_Write,0110,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:39:10,chip_3_device_all,Dir_Write,0111,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:39:21,chip_3_device_all,Dir_Write,0112,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:39:31,chip_3_device_all,Dir_Write,0113,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:39:43,chip_3_device_all,Dir_Write,0114,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:39:55,chip_3_device_all,Dir_Write,0115,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:40:45,chip_3_device_all,Dir_Write,0116,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:40:56,chip_3_device_all,Dir_Write,0117,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:41:20,chip_3_device_all,Dir_Write,0118,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:42:02,chip_3_device_all,Dir_Write,0119,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:42:15,chip_3_device_all,Dir_Write,0120,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:42:35,chip_3_device_all,Dir_Write,0121,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:43:05,chip_3_device_all,Dir_Write,0122,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:54:36,chip_3_device_all,Dir_Write,0123,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,22:59:57,chip_3_device_all,Dir_Write,0124,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:00:21,chip_3_device_all,Dir_Write,0125,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:00:32,chip_3_device_all,Dir_Write,0126,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:02:19,chip_3_device_all,Dir_Write,0127,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:02:32,chip_3_device_all,Dir_Write,0128,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:03:18,chip_3_device_all,Dir_Write,0129,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:05:28,chip_3_device_all,Dir_Write,0130,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:41:58,chip_3_device_all,Dir_Write,0131,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:43:15,chip_3_device_all,Dir_Write,0132,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:43:33,chip_3_device_all,Dir_Write,0133,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:44:20,chip_3_device_all,Dir_Write,0134,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:44:52,chip_3_device_all,Dir_Write,0135,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:44:59,chip_3_device_all,Dir_Write,0136,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:45:12,chip_3_device_all,Dir_Write,0137,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:46:54,chip_3_device_all,Dir_Write,0138,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:47:03,chip_3_device_all,Dir_Write,0139,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:48:30,chip_3_device_all,Dir_Write,0140,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:49:04,chip_3_device_all,Dir_Write,0141,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:53:05,chip_3_device_all,Dir_Write,0142,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:54:12,chip_3_device_all,Dir_Write,0143,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:56:40,chip_3_device_all,Dir_Write,0144,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-25,23:57:27,chip_3_device_all,Dir_Write,0145,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,12:59:55,chip_3_device_all,Dir_Write,0000,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:00:45,chip_3_device_all,Dir_Write,0001,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:01:35,chip_3_device_all,Dir_Write,0002,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:04:03,chip_3_device_all,Dir_Write,0003,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:04:51,chip_3_device_all,Dir_Write,0004,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:05:07,chip_3_device_all,Dir_Write,0005,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:05:32,chip_3_device_all,Dir_Write,0006,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:08:24,chip_3_device_all,Dir_Write,0007,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:09:06,chip_3_device_all,Dir_Write,0008,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:09:29,chip_3_device_all,Dir_Write,0009,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:09:39,chip_3_device_all,Dir_Write,0010,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:10:18,chip_3_device_all,Dir_Write,0011,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:10:26,chip_3_device_all,Dir_Write,0012,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:11:36,chip_3_device_all,Dir_Write,0013,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:11:45,chip_3_device_all,Dir_Write,0014,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:12:32,chip_3_device_all,Dir_Write,0015,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:12:48,chip_3_device_all,Dir_Write,0016,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:13:02,chip_3_device_all,Dir_Write,0017,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:17:03,chip_3_device_all,Dir_Write,0018,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:17:44,chip_3_device_all,Dir_Write,0019,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:17:59,chip_3_device_all,Dir_Write,0020,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:18:05,chip_3_device_all,Dir_Write,0021,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:24:57,chip_3_device_all,Dir_Write,0022,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:26:55,chip_3_device_all,Dir_Write,0023,Chip X all  1T1R pmos VBL-1.2 VBL 0.3 VSL 0 VWLUNSEL 3.5
2025-01-26,13:48:39,chip_3_device_all,Dir_Write,0024,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,13:49:17,chip_3_device_all,Dir_Write,0025,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,13:51:14,chip_3_device_all,Dir_Write,0026,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,13:51:42,chip_3_device_all,Dir_Write,0027,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,13:55:07,chip_3_device_all,Dir_Write,0028,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,13:57:56,chip_3_device_all,Dir_Write,0029,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:00:24,chip_3_device_all,Dir_Write,0030,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:15:02,chip_3_device_all,Dir_Write,0031,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:16:13,chip_3_device_all,Dir_Write,0032,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:20:28,chip_3_device_all,Dir_Write,0033,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:21:31,chip_3_device_all,Dir_Write,0034,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:24:57,chip_3_device_all,Dir_Write,0035,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:27:27,chip_3_device_all,Dir_Write,0036,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:28:10,chip_3_device_all,Dir_Write,0037,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:28:53,chip_3_device_all,Dir_Write,0038,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:32:11,chip_3_device_all,Dir_Write,0039,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:33:24,chip_3_device_all,Dir_Write,0040,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:35:22,chip_3_device_all,Dir_Write,0041,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:36:17,chip_3_device_all,Dir_Write,0042,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:37:13,chip_3_device_all,Dir_Write,0043,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:38:53,chip_3_device_all,Dir_Write,0044,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:39:28,chip_3_device_all,Dir_Write,0045,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:40:22,chip_3_device_all,Dir_Write,0046,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:40:38,chip_3_device_all,Dir_Write,0047,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:47:22,chip_3_device_all,Dir_Write,0048,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:47:40,chip_3_device_all,Dir_Write,0049,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:48:01,chip_3_device_all,Dir_Write,0050,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:49:22,chip_3_device_all,Dir_Write,0051,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:49:30,chip_3_device_all,Dir_Write,0052,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:52:04,chip_3_device_all,Dir_Write,0053,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:52:32,chip_3_device_all,Dir_Write,0054,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:53:11,chip_3_device_all,Dir_Write,0055,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:55:17,chip_3_device_all,Dir_Write,0056,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:55:47,chip_3_device_all,Dir_Write,0057,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:58:19,chip_3_device_all,Dir_Write,0058,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,14:58:44,chip_3_device_all,Dir_Write,0059,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:00:48,chip_3_device_all,Dir_Write,0060,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:26:36,chip_3_device_all,Dir_Write,0061,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:29:21,chip_3_device_all,Dir_Write,0062,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:29:38,chip_3_device_all,Dir_Write,0063,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:36:38,chip_3_device_all,Dir_Write,0064,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:37:25,chip_3_device_all,Dir_Write,0065,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:37:36,chip_3_device_all,Dir_Write,0066,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:38:06,chip_3_device_all,Dir_Write,0067,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:38:26,chip_3_device_all,Dir_Write,0068,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:39:01,chip_3_device_all,Dir_Write,0069,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:39:48,chip_3_device_all,Dir_Write,0070,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:39:53,chip_3_device_all,Dir_Write,0071,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:40:38,chip_3_device_all,Dir_Write,0072,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:42:54,chip_3_device_all,Dir_Write,0073,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:44:47,chip_3_device_all,Dir_Write,0074,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:45:17,chip_3_device_all,Dir_Write,0075,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:45:33,chip_3_device_all,Dir_Write,0076,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:45:41,chip_3_device_all,Dir_Write,0077,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:47:00,chip_3_device_all,Dir_Write,0078,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:50:25,chip_3_device_all,Dir_Write,0079,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:55:54,chip_3_device_all,Dir_Write,0080,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:57:09,chip_3_device_all,Dir_Write,0081,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:57:40,chip_3_device_all,Dir_Write,0082,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:58:35,chip_3_device_all,Dir_Write,0083,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:58:43,chip_3_device_all,Dir_Write,0084,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:58:58,chip_3_device_all,Dir_Write,0085,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:59:05,chip_3_device_all,Dir_Write,0086,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:59:40,chip_3_device_all,Dir_Write,0087,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,15:59:47,chip_3_device_all,Dir_Write,0088,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,16:00:00,chip_3_device_all,Dir_Write,0089,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,16:00:08,chip_3_device_all,Dir_Write,0090,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,16:00:14,chip_3_device_all,Dir_Write,0091,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,16:01:40,chip_3_device_all,Dir_Write,0092,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,16:02:29,chip_3_device_all,Dir_Write,0093,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:14:27,chip_3_device_all,Dir_Write,0094,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:17:34,chip_3_device_all,Dir_Write,0095,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:17:47,chip_3_device_all,Dir_Write,0096,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:18:13,chip_3_device_all,Dir_Write,0097,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:18:18,chip_3_device_all,Dir_Write,0098,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:19:36,chip_3_device_all,Dir_Write,0099,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:25:08,chip_3_device_all,Dir_Write,0100,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:26:21,chip_3_device_all,Dir_Write,0101,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:28:42,chip_3_device_all,Dir_Write,0102,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:31:16,chip_3_device_all,Dir_Write,0103,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:32:31,chip_3_device_all,Dir_Write,0104,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:32:54,chip_3_device_all,Dir_Write,0105,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:33:03,chip_3_device_all,Dir_Write,0106,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:33:12,chip_3_device_all,Dir_Write,0107,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:33:22,chip_3_device_all,Dir_Write,0108,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:33:33,chip_3_device_all,Dir_Write,0109,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:33:41,chip_3_device_all,Dir_Write,0110,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:34:32,chip_3_device_all,Dir_Write,0111,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:34:38,chip_3_device_all,Dir_Write,0112,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:35:37,chip_3_device_all,Dir_Write,0113,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:35:49,chip_3_device_all,Dir_Write,0114,Chip 5 0-0  1T1R nmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:40:40,chip_3_device_all,Dir_Write,0115,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:41:10,chip_3_device_all,Dir_Write,0116,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:52:40,chip_3_device_all,Dir_Write,0117,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:54:18,chip_3_device_all,Dir_Write,0118,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:55:35,chip_3_device_all,Dir_Write,0119,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:55:56,chip_3_device_all,Dir_Write,0120,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:56:11,chip_3_device_all,Dir_Write,0121,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:57:08,chip_3_device_all,Dir_Write,0122,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:57:21,chip_3_device_all,Dir_Write,0123,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:59:04,chip_3_device_all,Dir_Write,0124,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,19:59:26,chip_3_device_all,Dir_Write,0125,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:01:51,chip_3_device_all,Dir_Write,0126,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:04:34,chip_3_device_all,Dir_Write,0127,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:05:37,chip_3_device_all,Dir_Write,0128,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:34:47,chip_3_device_all,Dir_Write,0129,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:38:03,chip_3_device_all,Dir_Write,0130,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:38:47,chip_3_device_all,Dir_Write,0131,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:42:41,chip_3_device_all,Dir_Write,0132,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:43:45,chip_3_device_all,Dir_Write,0133,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:46:02,chip_3_device_all,Dir_Write,0134,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:46:43,chip_3_device_all,Dir_Write,0135,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:47:03,chip_3_device_all,Dir_Write,0136,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:47:25,chip_3_device_all,Dir_Write,0137,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:48:50,chip_3_device_all,Dir_Write,0138,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:49:26,chip_3_device_all,Dir_Write,0139,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:49:59,chip_3_device_all,Dir_Write,0140,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:50:58,chip_3_device_all,Dir_Write,0141,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:51:09,chip_3_device_all,Dir_Write,0142,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:51:39,chip_3_device_all,Dir_Write,0143,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:52:01,chip_3_device_all,Dir_Write,0144,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:52:07,chip_3_device_all,Dir_Write,0145,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:52:21,chip_3_device_all,Dir_Write,0146,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:53:46,chip_3_device_all,Dir_Write,0147,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:54:03,chip_3_device_all,Dir_Write,0148,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:54:14,chip_3_device_all,Dir_Write,0149,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:55:46,chip_3_device_all,Dir_Write,0150,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:56:51,chip_3_device_all,Dir_Write,0151,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:57:16,chip_3_device_all,Dir_Write,0152,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:57:46,chip_3_device_all,Dir_Write,0153,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,20:59:25,chip_3_device_all,Dir_Write,0154,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,21:01:57,chip_3_device_all,Dir_Write,0155,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,21:03:49,chip_3_device_all,Dir_Write,0156,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,21:04:52,chip_3_device_all,Dir_Write,0157,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,21:05:33,chip_3_device_all,Dir_Write,0158,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,21:05:48,chip_3_device_all,Dir_Write,0159,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,21:07:05,chip_3_device_all,Dir_Write,0160,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,21:07:58,chip_3_device_all,Dir_Write,0161,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,21:08:08,chip_3_device_all,Dir_Write,0162,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,21:09:09,chip_3_device_all,Dir_Write,0163,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,21:09:24,chip_3_device_all,Dir_Write,0164,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,21:10:27,chip_3_device_all,Dir_Write,0165,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:16:52,chip_3_device_all,Dir_Write,0166,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:17:48,chip_3_device_all,Dir_Write,0167,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:20:04,chip_3_device_all,Dir_Write,0168,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:39:47,chip_3_device_all,Dir_Write,0169,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:40:01,chip_3_device_all,Dir_Write,0170,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:40:51,chip_3_device_all,Dir_Write,0171,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:41:27,chip_3_device_all,Dir_Write,0172,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:42:03,chip_3_device_all,Dir_Write,0173,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:42:42,chip_3_device_all,Dir_Write,0174,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:42:49,chip_3_device_all,Dir_Write,0175,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:43:09,chip_3_device_all,Dir_Write,0176,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:43:25,chip_3_device_all,Dir_Write,0177,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:45:27,chip_3_device_all,Dir_Write,0178,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:46:20,chip_3_device_all,Dir_Write,0179,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:46:30,chip_3_device_all,Dir_Write,0180,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:46:38,chip_3_device_all,Dir_Write,0181,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:46:45,chip_3_device_all,Dir_Write,0182,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:46:53,chip_3_device_all,Dir_Write,0183,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:47:22,chip_3_device_all,Dir_Write,0184,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:47:55,chip_3_device_all,Dir_Write,0185,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:48:06,chip_3_device_all,Dir_Write,0186,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:48:17,chip_3_device_all,Dir_Write,0187,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:48:25,chip_3_device_all,Dir_Write,0188,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:48:32,chip_3_device_all,Dir_Write,0189,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:49:04,chip_3_device_all,Dir_Write,0190,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:49:15,chip_3_device_all,Dir_Write,0191,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:49:24,chip_3_device_all,Dir_Write,0192,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:49:30,chip_3_device_all,Dir_Write,0193,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:49:57,chip_3_device_all,Dir_Write,0194,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:50:06,chip_3_device_all,Dir_Write,0195,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:50:13,chip_3_device_all,Dir_Write,0196,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:50:25,chip_3_device_all,Dir_Write,0197,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:51:15,chip_3_device_all,Dir_Write,0198,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:51:41,chip_3_device_all,Dir_Write,0199,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:51:57,chip_3_device_all,Dir_Write,0200,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:53:36,chip_3_device_all,Dir_Write,0201,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,22:54:33,chip_3_device_all,Dir_Write,0202,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,23:34:14,chip_3_device_all,Dir_Write,0203,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,23:55:23,chip_3_device_all,Dir_Write,0204,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,23:55:53,chip_3_device_all,Dir_Write,0205,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,23:56:23,chip_3_device_all,Dir_Write,0206,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,23:56:36,chip_3_device_all,Dir_Write,0207,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,23:58:08,chip_3_device_all,Dir_Write,0208,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,23:58:21,chip_3_device_all,Dir_Write,0209,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,23:58:58,chip_3_device_all,Dir_Write,0210,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,23:59:03,chip_3_device_all,Dir_Write,0211,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,23:59:09,chip_3_device_all,Dir_Write,0212,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-26,23:59:46,chip_3_device_all,Dir_Write,0213,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:00:26,chip_3_device_all,Dir_Write,0000,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:00:30,chip_3_device_all,Dir_Write,0001,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:00:58,chip_3_device_all,Dir_Write,0002,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:01:06,chip_3_device_all,Dir_Write,0003,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:01:43,chip_3_device_all,Dir_Write,0004,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:05:24,chip_3_device_all,Dir_Write,0005,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:05:32,chip_3_device_all,Dir_Write,0006,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:06:03,chip_3_device_all,Dir_Write,0007,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:06:19,chip_3_device_all,Dir_Write,0008,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:06:34,chip_3_device_all,Dir_Write,0009,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:06:45,chip_3_device_all,Dir_Write,0010,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:06:56,chip_3_device_all,Dir_Write,0011,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:07:10,chip_3_device_all,Dir_Write,0012,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:07:27,chip_3_device_all,Dir_Write,0013,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:07:45,chip_3_device_all,Dir_Write,0014,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:07:51,chip_3_device_all,Dir_Write,0015,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:08:25,chip_3_device_all,Dir_Write,0016,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:08:30,chip_3_device_all,Dir_Write,0017,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:09:01,chip_3_device_all,Dir_Write,0018,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:09:20,chip_3_device_all,Dir_Write,0019,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:09:40,chip_3_device_all,Dir_Write,0020,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:09:49,chip_3_device_all,Dir_Write,0021,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:10:06,chip_3_device_all,Dir_Write,0022,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:10:22,chip_3_device_all,Dir_Write,0023,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:10:57,chip_3_device_all,Dir_Write,0024,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:11:25,chip_3_device_all,Dir_Write,0025,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:11:30,chip_3_device_all,Dir_Write,0026,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:11:35,chip_3_device_all,Dir_Write,0027,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:12:14,chip_3_device_all,Dir_Write,0028,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:12:36,chip_3_device_all,Dir_Write,0029,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:12:49,chip_3_device_all,Dir_Write,0030,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:13:17,chip_3_device_all,Dir_Write,0031,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:13:23,chip_3_device_all,Dir_Write,0032,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:13:43,chip_3_device_all,Dir_Write,0033,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:13:47,chip_3_device_all,Dir_Write,0034,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:14:12,chip_3_device_all,Dir_Write,0035,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:14:19,chip_3_device_all,Dir_Write,0036,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:15:00,chip_3_device_all,Dir_Write,0037,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:15:04,chip_3_device_all,Dir_Write,0038,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:17:20,chip_3_device_all,Dir_Write,0039,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:17:38,chip_3_device_all,Dir_Write,0040,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:18:19,chip_3_device_all,Dir_Write,0041,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:18:34,chip_3_device_all,Dir_Write,0042,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:18:50,chip_3_device_all,Dir_Write,0043,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:18:55,chip_3_device_all,Dir_Write,0044,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:19:11,chip_3_device_all,Dir_Write,0045,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:19:27,chip_3_device_all,Dir_Write,0046,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:19:32,chip_3_device_all,Dir_Write,0047,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:19:47,chip_3_device_all,Dir_Write,0048,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:26:33,chip_3_device_all,Dir_Write,0049,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:27:00,chip_3_device_all,Dir_Write,0050,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:27:14,chip_3_device_all,Dir_Write,0051,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:27:48,chip_3_device_all,Dir_Write,0052,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:28:16,chip_3_device_all,Dir_Write,0053,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:28:29,chip_3_device_all,Dir_Write,0054,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:28:58,chip_3_device_all,Dir_Write,0055,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:29:14,chip_3_device_all,Dir_Write,0056,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:29:29,chip_3_device_all,Dir_Write,0057,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:29:41,chip_3_device_all,Dir_Write,0058,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:29:54,chip_3_device_all,Dir_Write,0059,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:30:02,chip_3_device_all,Dir_Write,0060,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:30:10,chip_3_device_all,Dir_Write,0061,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:30:28,chip_3_device_all,Dir_Write,0062,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:30:35,chip_3_device_all,Dir_Write,0063,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:30:43,chip_3_device_all,Dir_Write,0064,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:30:54,chip_3_device_all,Dir_Write,0065,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:31:09,chip_3_device_all,Dir_Write,0066,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:31:27,chip_3_device_all,Dir_Write,0067,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:31:42,chip_3_device_all,Dir_Write,0068,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:32:09,chip_3_device_all,Dir_Write,0069,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:32:25,chip_3_device_all,Dir_Write,0070,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:57:56,chip_3_device_all,Dir_Write,0071,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,00:58:18,chip_3_device_all,Dir_Write,0072,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:00:33,chip_3_device_all,Dir_Write,0073,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:00:47,chip_3_device_all,Dir_Write,0074,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:09:01,chip_3_device_all,Dir_Write,0075,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:09:29,chip_3_device_all,Dir_Write,0076,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:10:03,chip_3_device_all,Dir_Write,0077,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:15:19,chip_3_device_all,Dir_Write,0078,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:15:56,chip_3_device_all,Dir_Write,0079,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:18:09,chip_3_device_all,Dir_Write,0080,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:24:18,chip_3_device_all,Dir_Write,0081,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:24:31,chip_3_device_all,Dir_Write,0082,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:24:47,chip_3_device_all,Dir_Write,0083,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:24:57,chip_3_device_all,Dir_Write,0084,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:25:14,chip_3_device_all,Dir_Write,0085,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:25:18,chip_3_device_all,Dir_Write,0086,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:25:32,chip_3_device_all,Dir_Write,0087,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:26:00,chip_3_device_all,Dir_Write,0088,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:26:46,chip_3_device_all,Dir_Write,0089,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:26:50,chip_3_device_all,Dir_Write,0090,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:27:27,chip_3_device_all,Dir_Write,0091,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,01:27:50,chip_3_device_all,Dir_Write,0092,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:35:27,chip_3_device_all,Dir_Write,0093,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:35:39,chip_3_device_all,Dir_Write,0094,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:43:24,chip_3_device_all,Dir_Write,0095,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:45:58,chip_3_device_all,Dir_Write,0096,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:50:21,chip_3_device_all,Dir_Write,0097,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:51:10,chip_3_device_all,Dir_Write,0098,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:51:37,chip_3_device_all,Dir_Write,0099,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:51:59,chip_3_device_all,Dir_Write,0100,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:52:23,chip_3_device_all,Dir_Write,0101,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:52:46,chip_3_device_all,Dir_Write,0102,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:53:19,chip_3_device_all,Dir_Write,0103,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:53:33,chip_3_device_all,Dir_Write,0104,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:53:59,chip_3_device_all,Dir_Write,0105,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:54:07,chip_3_device_all,Dir_Write,0106,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:55:13,chip_3_device_all,Dir_Write,0107,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:55:42,chip_3_device_all,Dir_Write,0108,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:55:54,chip_3_device_all,Dir_Write,0109,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,05:58:17,chip_3_device_all,Dir_Write,0110,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,06:09:51,chip_3_device_all,Dir_Write,0111,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,06:21:51,chip_3_device_all,Dir_Write,0112,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,06:22:27,chip_3_device_all,Dir_Write,0113,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,06:24:28,chip_3_device_all,Dir_Write,0114,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,06:25:26,chip_3_device_all,Dir_Write,0115,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-27,06:25:31,chip_3_device_all,Dir_Write,0116,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-28,11:21:30,chip_3_device_all,Dir_Write,0000,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-28,11:22:42,chip_3_device_all,Dir_Write,0001,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-01-28,11:23:52,chip_3_device_all,Dir_Write,0002,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-02-03,13:44:51,chip_3_device_all,Dir_Write,0000,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-02-03,13:45:31,chip_3_device_all,Dir_Write,0001,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-02-03,13:46:15,chip_3_device_all,Dir_Write,0002,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-02-06,13:51:59,chip_3_device_all,Dir_Write,0000,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-02-06,13:54:01,chip_3_device_all,Dir_Write,0001,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-05-23,11:27:13,chip_3_device_all,Dir_Write,0000,Chip 5 0-0  1T1R pmos VBL 0.7 VWL 1.8 VSL 0 VWLUNSEL 0
2025-06-09,07:31:00,chip_chip_device_device,single,0000,NIRRAM Direct Write Test
2025-06-09,07:31:51,chip_chip_device_device,single,0001,NIRRAM Direct Write Test
2025-06-09,07:32:12,chip_chip_device_device,single,0002,NIRRAM Direct Write Test
2025-06-09,07:34:03,chip_chip_device_device,single,0003,NIRRAM Direct Write Test
2025-06-09,07:40:16,chip_chip_device_device,single,0004,NIRRAM Direct Write Test
2025-06-09,07:44:03,chip_chip_device_device,single,0005,NIRRAM Direct Write Test
2025-06-09,07:48:15,chip_chip_device_device,single,0006,NIRRAM Direct Write Test
2025-06-09,07:49:30,chip_chip_device_device,single,0007,NIRRAM Direct Write Test
2025-06-09,07:56:03,chip_chip_device_device,single,0008,NIRRAM Direct Write Test
2025-06-09,07:59:56,chip_chip_device_device,single,0009,NIRRAM Direct Write Test
2025-06-09,08:00:31,chip_chip_device_device,single,0010,NIRRAM Direct Write Test
2025-06-09,08:01:20,chip_chip_device_device,single,0011,NIRRAM Direct Write Test
2025-06-09,08:02:20,chip_chip_device_device,single,0012,NIRRAM Direct Write Test
2025-06-09,08:02:40,chip_chip_device_device,single,0013,NIRRAM Direct Write Test
2025-06-09,08:09:03,chip_chip_device_device,single,0014,NIRRAM Direct Write Test
2025-06-09,08:17:18,chip_chip_device_device,single,0015,NIRRAM Direct Write Test
2025-06-09,08:18:39,chip_chip_device_device,single,0016,NIRRAM Direct Write Test
2025-06-09,08:20:32,chip_chip_device_device,single,0017,NIRRAM Direct Write Test
2025-06-09,08:21:43,chip_chip_device_device,single,0018,NIRRAM Direct Write Test
2025-06-09,08:22:52,chip_chip_device_device,single,0019,NIRRAM Direct Write Test
2025-06-09,08:24:05,chip_chip_device_device,single,0020,NIRRAM Direct Write Test
2025-06-09,08:34:21,chip_chip_device_device,single,0021,NIRRAM Direct Write Test
2025-06-09,08:35:02,chip_chip_device_device,single,0022,NIRRAM Direct Write Test
2025-06-09,08:40:02,chip_chip_device_device,single,0023,NIRRAM Direct Write Test
2025-06-09,08:42:30,chip_chip_device_device,single,0024,NIRRAM Direct Write Test
2025-06-09,08:45:21,chip_chip_device_device,single,0025,NIRRAM Direct Write Test
2025-06-09,08:45:36,chip_chip_device_device,single,0026,NIRRAM Direct Write Test
2025-06-09,08:51:05,chip_chip_device_device,single,0027,NIRRAM Direct Write Test
2025-06-09,08:51:37,chip_chip_device_device,single,0028,NIRRAM Direct Write Test
2025-06-09,08:53:41,chip_chip_device_device,single,0029,NIRRAM Direct Write Test
2025-06-09,08:55:06,chip_chip_device_device,dynamic,0030,NIRRAM Direct Write Test
2025-06-09,08:55:26,chip_chip_device_device,dynamic,0031,NIRRAM Direct Write Test
2025-06-09,08:56:37,chip_chip_device_device,dynamic,0032,NIRRAM Direct Write Test
2025-06-09,08:57:56,chip_chip_device_device,dynamic,0033,NIRRAM Direct Write Test
2025-06-09,09:02:17,chip_chip_device_device,dynamic,0034,NIRRAM Direct Write Test
2025-06-09,09:08:33,chip_chip_device_device,dynamic,0035,NIRRAM Direct Write Test
2025-06-09,09:09:01,chip_chip_device_device,dynamic,0036,NIRRAM Direct Write Test
2025-06-09,09:20:51,chip_chip_device_device,dynamic,0037,NIRRAM Direct Write Test
2025-06-09,09:22:34,chip_chip_device_device,dynamic,0038,NIRRAM Direct Write Test
2025-06-10,09:21:12,chip_chip_device_device,single,0000,NIRRAM Direct Write Test
2025-06-10,09:21:59,chip_chip_device_device,single,0001,NIRRAM Direct Write Test
2025-06-10,09:22:23,chip_chip_device_device,single,0002,NIRRAM Direct Write Test
2025-06-10,09:24:09,chip_chip_device_device,single,0003,NIRRAM Direct Write Test
2025-06-10,09:29:15,chip_chip_device_device,single,0004,NIRRAM Direct Write Test
2025-06-10,09:29:35,chip_chip_device_device,single,0005,NIRRAM Direct Write Test
2025-06-10,09:29:54,chip_chip_device_device,single,0006,NIRRAM Direct Write Test
2025-06-10,09:30:39,chip_chip_device_device,single,0007,NIRRAM Direct Write Test
2025-06-10,09:31:02,chip_chip_device_device,single,0008,NIRRAM Direct Write Test
2025-06-10,09:31:37,chip_chip_device_device,single,0009,NIRRAM Direct Write Test
2025-06-10,09:38:33,chip_chip_device_device,single,0010,NIRRAM Direct Write Test
2025-06-10,09:46:50,chip_chip_device_device,single,0011,NIRRAM Direct Write Test
2025-06-10,09:48:35,chip_chip_device_device,single,0012,NIRRAM Direct Write Test
2025-06-10,09:50:19,chip_chip_device_device,single,0013,NIRRAM Direct Write Test
2025-06-10,09:54:29,chip_chip_device_device,single,0014,NIRRAM Direct Write Test
2025-06-10,09:54:56,chip_chip_device_device,single,0015,NIRRAM Direct Write Test
2025-06-10,09:55:29,chip_chip_device_device,single,0016,NIRRAM Direct Write Test
2025-06-10,09:57:43,chip_chip_device_device,single,0017,NIRRAM Direct Write Test
2025-06-10,10:08:03,chip_chip_device_device,single,0018,NIRRAM Direct Write Test
2025-06-10,10:08:57,chip_chip_device_device,single,0019,NIRRAM Direct Write Test
2025-06-10,10:09:37,chip_chip_device_device,single,0020,NIRRAM Direct Write Test
2025-06-10,10:10:20,chip_chip_device_device,single,0021,NIRRAM Direct Write Test
2025-06-10,10:10:52,chip_chip_device_device,single,0022,NIRRAM Direct Write Test
2025-06-10,10:17:39,chip_chip_device_device,single,0023,NIRRAM Direct Write Test
2025-06-10,10:18:14,chip_chip_device_device,single,0024,NIRRAM Direct Write Test
2025-06-10,10:19:10,chip_chip_device_device,single,0025,NIRRAM Direct Write Test
2025-06-10,10:20:28,chip_chip_device_device,single,0026,NIRRAM Direct Write Test
2025-06-10,11:54:55,chip_chip_device_device,single,0027,NIRRAM Direct Write Test
2025-06-10,11:55:43,chip_chip_device_device,single,0028,NIRRAM Direct Write Test
2025-06-10,11:57:29,chip_chip_device_device,single,0029,NIRRAM Direct Write Test
2025-06-10,11:57:53,chip_chip_device_device,single,0030,NIRRAM Direct Write Test
2025-06-10,11:59:06,chip_chip_device_device,single,0031,NIRRAM Direct Write Test
2025-06-10,12:03:04,chip_chip_device_device,single,0032,NIRRAM Direct Write Test
2025-06-10,12:03:48,chip_chip_device_device,single,0033,NIRRAM Direct Write Test
2025-06-10,12:04:32,chip_chip_device_device,single,0034,NIRRAM Direct Write Test
2025-06-10,12:07:14,chip_chip_device_device,single,0035,NIRRAM Direct Write Test
2025-06-10,12:11:44,chip_chip_device_device,single,0036,NIRRAM Direct Write Test
2025-06-10,12:13:52,chip_chip_device_device,single,0037,NIRRAM Direct Write Test
2025-06-10,12:16:29,chip_chip_device_device,single,0038,NIRRAM Direct Write Test
2025-06-10,12:17:56,chip_chip_device_device,single,0039,NIRRAM Direct Write Test
2025-06-10,12:19:33,chip_chip_device_device,single,0040,NIRRAM Direct Write Test
2025-06-10,12:20:01,chip_chip_device_device,single,0041,NIRRAM Direct Write Test
2025-06-10,12:20:58,chip_chip_device_device,single,0042,NIRRAM Direct Write Test
2025-06-10,12:23:03,chip_chip_device_device,single,0043,NIRRAM Direct Write Test
2025-06-10,12:24:37,chip_chip_device_device,single,0044,NIRRAM Direct Write Test
2025-06-10,12:26:04,chip_chip_device_device,single,0045,NIRRAM Direct Write Test
2025-06-10,12:30:54,chip_chip_device_device,single,0046,NIRRAM Direct Write Test
2025-06-10,12:44:28,chip_chip_device_device,single,0047,NIRRAM Direct Write Test
2025-06-10,12:48:27,chip_chip_device_device,single,0048,NIRRAM Direct Write Test
2025-06-10,12:52:57,chip_chip_device_device,single,0049,NIRRAM Direct Write Test
2025-06-10,12:55:16,chip_chip_device_device,single,0050,NIRRAM Direct Write Test
2025-06-10,12:56:12,chip_chip_device_device,single,0051,NIRRAM Direct Write Test
2025-06-10,12:57:26,chip_chip_device_device,single,0052,NIRRAM Direct Write Test
2025-06-10,12:58:25,chip_chip_device_device,single,0053,NIRRAM Direct Write Test
2025-06-10,13:01:55,chip_chip_device_device,single,0054,NIRRAM Direct Write Test
2025-06-10,13:02:27,chip_chip_device_device,single,0055,NIRRAM Direct Write Test
2025-06-10,13:12:00,chip_chip_device_device,single,0056,NIRRAM Direct Write Test
2025-06-10,13:14:43,chip_chip_device_device,single,0057,NIRRAM Direct Write Test
2025-06-10,13:17:17,chip_chip_device_device,single,0058,NIRRAM Direct Write Test
2025-06-10,13:21:14,chip_chip_device_device,single,0059,NIRRAM Direct Write Test
2025-06-10,13:21:45,chip_chip_device_device,single,0060,NIRRAM Direct Write Test
2025-06-10,13:21:51,chip_chip_device_device,single,0061,NIRRAM Direct Write Test
2025-06-10,13:23:54,chip_chip_device_device,single,0062,NIRRAM Direct Write Test
2025-06-10,13:26:26,chip_chip_device_device,single,0063,NIRRAM Direct Write Test
2025-06-10,13:28:07,chip_chip_device_device,single,0064,NIRRAM Direct Write Test
2025-06-10,13:38:00,chip_chip_device_device,single,0065,NIRRAM Direct Write Test
2025-06-10,13:43:08,chip_chip_device_device,single,0066,NIRRAM Direct Write Test
2025-06-10,13:43:24,chip_chip_device_device,single,0067,NIRRAM Direct Write Test
2025-06-10,13:49:57,chip_chip_device_device,single,0068,NIRRAM Direct Write Test
2025-06-10,13:50:25,chip_chip_device_device,single,0069,NIRRAM Direct Write Test
2025-06-10,13:50:52,chip_chip_device_device,single,0070,NIRRAM Direct Write Test
2025-06-10,13:53:39,chip_chip_device_device,single,0071,NIRRAM Direct Write Test
2025-06-10,13:56:55,chip_chip_device_device,single,0072,NIRRAM Direct Write Test
2025-06-10,13:57:51,chip_chip_device_device,single,0073,NIRRAM Direct Write Test
2025-06-10,14:02:49,chip_chip_device_device,single,0074,NIRRAM Direct Write Test
2025-06-10,14:04:55,chip_chip_device_device,single,0075,NIRRAM Direct Write Test
2025-06-10,14:08:18,chip_chip_device_device,single,0076,NIRRAM Direct Write Test
2025-06-10,14:09:21,chip_chip_device_device,single,0077,NIRRAM Direct Write Test
2025-06-10,14:13:29,chip_chip_device_device,single,0078,NIRRAM Direct Write Test
2025-06-10,15:07:16,chip_chip_device_device,single,0079,NIRRAM Direct Write Test
2025-06-10,15:09:01,chip_chip_device_device,single,0080,NIRRAM Direct Write Test
2025-06-10,15:10:18,chip_chip_device_device,single,0081,NIRRAM Direct Write Test
2025-06-10,15:12:08,chip_chip_device_device,single,0082,NIRRAM Direct Write Test
2025-06-10,15:18:46,chip_chip_device_device,single,0083,NIRRAM Direct Write Test
2025-06-10,15:20:54,chip_chip_device_device,single,0084,NIRRAM Direct Write Test
2025-06-10,15:29:44,chip_chip_device_device,single,0085,NIRRAM Direct Write Test
2025-06-10,15:30:31,chip_chip_device_device,single,0086,NIRRAM Direct Write Test
2025-06-10,15:35:30,chip_chip_device_device,single,0087,NIRRAM Direct Write Test
2025-06-10,15:36:35,chip_chip_device_device,single,0088,NIRRAM Direct Write Test
2025-06-10,15:40:16,chip_chip_device_device,single,0089,NIRRAM Direct Write Test
2025-06-10,15:40:32,chip_chip_device_device,single,0090,NIRRAM Direct Write Test
2025-06-10,15:53:18,chip_chip_device_device,single,0091,NIRRAM Direct Write Test
2025-06-10,15:54:04,chip_chip_device_device,single,0092,NIRRAM Direct Write Test
2025-06-10,15:54:43,chip_chip_device_device,single,0093,NIRRAM Direct Write Test
2025-06-10,15:55:15,chip_chip_device_device,single,0094,NIRRAM Direct Write Test
2025-06-10,15:56:07,chip_chip_device_device,single,0095,NIRRAM Direct Write Test
2025-06-10,15:57:02,chip_chip_device_device,single,0096,NIRRAM Direct Write Test
2025-06-10,15:57:48,chip_chip_device_device,single,0097,NIRRAM Direct Write Test
2025-06-10,15:59:47,chip_chip_device_device,single,0098,NIRRAM Direct Write Test
2025-06-10,16:01:29,chip_chip_device_device,single,0099,NIRRAM Direct Write Test
2025-06-10,16:03:10,chip_chip_device_device,single,0100,NIRRAM Direct Write Test
2025-06-10,16:07:28,chip_chip_device_device,single,0101,NIRRAM Direct Write Test
2025-06-10,16:11:12,chip_chip_device_device,single,0102,NIRRAM Direct Write Test
2025-06-10,16:13:48,chip_chip_device_device,single,0103,NIRRAM Direct Write Test
2025-06-11,07:17:58,chip_chip_device_device,single,0000,NIRRAM Direct Write Test
2025-06-11,07:21:24,chip_chip_device_device,single,0001,NIRRAM Direct Write Test
2025-06-11,07:23:32,chip_chip_device_device,single,0002,NIRRAM Direct Write Test
2025-06-11,07:24:43,chip_chip_device_device,single,0003,NIRRAM Direct Write Test
2025-06-11,07:28:05,chip_chip_device_device,single,0004,NIRRAM Direct Write Test
2025-06-11,07:29:58,chip_chip_device_device,single,0005,NIRRAM Direct Write Test
2025-06-11,07:31:05,chip_chip_device_device,single,0006,NIRRAM Direct Write Test
2025-06-11,07:31:46,chip_chip_device_device,single,0007,NIRRAM Direct Write Test
2025-06-11,07:32:21,chip_chip_device_device,single,0008,NIRRAM Direct Write Test
2025-06-11,07:32:51,chip_chip_device_device,single,0009,NIRRAM Direct Write Test
2025-06-11,07:33:25,chip_chip_device_device,single,0010,NIRRAM Direct Write Test
2025-06-11,07:36:18,chip_chip_device_device,single,0011,NIRRAM Direct Write Test
2025-06-11,07:37:02,chip_chip_device_device,single,0012,NIRRAM Direct Write Test
2025-06-11,07:38:23,chip_chip_device_device,single,0013,NIRRAM Direct Write Test
2025-06-11,07:38:46,chip_chip_device_device,single,0014,NIRRAM Direct Write Test
2025-06-11,07:39:04,chip_chip_device_device,single,0015,NIRRAM Direct Write Test
2025-06-11,07:39:48,chip_chip_device_device,single,0016,NIRRAM Direct Write Test
2025-06-11,07:42:08,chip_chip_device_device,single,0017,NIRRAM Direct Write Test
2025-06-11,07:42:53,chip_chip_device_device,single,0018,NIRRAM Direct Write Test
2025-06-11,07:43:14,chip_chip_device_device,single,0019,NIRRAM Direct Write Test
2025-06-11,07:43:44,chip_chip_device_device,single,0020,NIRRAM Direct Write Test
2025-06-11,07:44:23,chip_chip_device_device,single,0021,NIRRAM Direct Write Test
2025-06-11,07:45:06,chip_chip_device_device,single,0022,NIRRAM Direct Write Test
2025-06-11,07:45:34,chip_chip_device_device,single,0023,NIRRAM Direct Write Test
2025-06-11,07:45:50,chip_chip_device_device,single,0024,NIRRAM Direct Write Test
2025-06-11,07:46:04,chip_chip_device_device,single,0025,NIRRAM Direct Write Test
2025-06-11,07:46:27,chip_chip_device_device,single,0026,NIRRAM Direct Write Test
2025-06-11,07:47:07,chip_chip_device_device,single,0027,NIRRAM Direct Write Test
2025-06-11,07:48:05,chip_chip_device_device,single,0028,NIRRAM Direct Write Test
2025-06-11,07:49:42,chip_chip_device_device,single,0029,NIRRAM Direct Write Test
2025-06-11,07:50:12,chip_chip_device_device,single,0030,NIRRAM Direct Write Test
2025-06-11,07:50:29,chip_chip_device_device,single,0031,NIRRAM Direct Write Test
2025-06-11,07:50:43,chip_chip_device_device,single,0032,NIRRAM Direct Write Test
2025-06-11,07:50:59,chip_chip_device_device,single,0033,NIRRAM Direct Write Test
2025-06-11,07:51:13,chip_chip_device_device,single,0034,NIRRAM Direct Write Test
2025-06-11,07:51:32,chip_chip_device_device,single,0035,NIRRAM Direct Write Test
2025-06-11,07:51:51,chip_chip_device_device,single,0036,NIRRAM Direct Write Test
2025-06-11,07:52:07,chip_chip_device_device,single,0037,NIRRAM Direct Write Test
2025-06-11,07:52:25,chip_chip_device_device,single,0038,NIRRAM Direct Write Test
2025-06-11,07:52:43,chip_chip_device_device,single,0039,NIRRAM Direct Write Test
2025-06-11,07:53:02,chip_chip_device_device,single,0040,NIRRAM Direct Write Test
2025-06-11,07:53:16,chip_chip_device_device,single,0041,NIRRAM Direct Write Test
2025-06-11,07:53:33,chip_chip_device_device,single,0042,NIRRAM Direct Write Test
2025-06-11,07:53:45,chip_chip_device_device,single,0043,NIRRAM Direct Write Test
2025-06-11,07:54:00,chip_chip_device_device,single,0044,NIRRAM Direct Write Test
2025-06-11,07:54:17,chip_chip_device_device,single,0045,NIRRAM Direct Write Test
2025-06-11,07:54:57,chip_chip_device_device,single,0046,NIRRAM Direct Write Test
2025-06-11,07:55:11,chip_chip_device_device,single,0047,NIRRAM Direct Write Test
2025-06-11,07:55:22,chip_chip_device_device,single,0048,NIRRAM Direct Write Test
2025-06-11,07:55:44,chip_chip_device_device,single,0049,NIRRAM Direct Write Test
2025-06-11,07:55:58,chip_chip_device_device,single,0050,NIRRAM Direct Write Test
2025-06-11,07:56:18,chip_chip_device_device,single,0051,NIRRAM Direct Write Test
2025-06-11,07:56:48,chip_chip_device_device,single,0052,NIRRAM Direct Write Test
2025-06-11,07:57:02,chip_chip_device_device,single,0053,NIRRAM Direct Write Test
2025-06-11,07:57:25,chip_chip_device_device,single,0054,NIRRAM Direct Write Test
2025-06-11,07:57:37,chip_chip_device_device,single,0055,NIRRAM Direct Write Test
2025-06-11,07:57:49,chip_chip_device_device,single,0056,NIRRAM Direct Write Test
2025-06-11,07:58:15,chip_chip_device_device,single,0057,NIRRAM Direct Write Test
2025-06-11,07:58:27,chip_chip_device_device,single,0058,NIRRAM Direct Write Test
2025-06-11,07:58:54,chip_chip_device_device,single,0059,NIRRAM Direct Write Test
2025-06-11,08:08:41,chip_chip_device_device,single,0060,NIRRAM Direct Write Test
2025-06-11,08:09:15,chip_chip_device_device,single,0061,NIRRAM Direct Write Test
2025-06-11,08:12:54,chip_chip_device_device,single,0062,NIRRAM Direct Write Test
2025-06-11,08:38:12,chip_chip_device_device,single,0063,NIRRAM Direct Write Test
2025-06-11,09:41:52,chip_chip_device_device,single,0064,NIRRAM Direct Write Test
2025-06-11,09:59:27,chip_chip_device_device,single,0065,NIRRAM Direct Write Test
2025-06-11,10:00:10,chip_chip_device_device,single,0066,NIRRAM Direct Write Test
2025-06-11,10:00:38,chip_chip_device_device,single,0067,NIRRAM Direct Write Test
2025-06-11,10:12:29,chip_chip_device_device,single,0068,NIRRAM Direct Write Test
2025-06-11,10:13:10,chip_chip_device_device,single,0069,NIRRAM Direct Write Test
2025-06-11,10:15:49,chip_chip_device_device,single,0070,NIRRAM Direct Write Test
2025-06-11,10:16:47,chip_chip_device_device,single,0071,NIRRAM Direct Write Test
2025-06-11,10:17:06,chip_chip_device_device,single,0072,NIRRAM Direct Write Test
2025-06-11,11:51:09,chip_chip_device_device,single,0073,NIRRAM Direct Write Test
2025-06-11,11:52:10,chip_chip_device_device,single,0074,NIRRAM Direct Write Test
2025-06-11,11:52:47,chip_chip_device_device,single,0075,NIRRAM Direct Write Test
2025-06-11,11:53:19,chip_chip_device_device,single,0076,NIRRAM Direct Write Test
2025-06-11,11:53:33,chip_chip_device_device,single,0077,NIRRAM Direct Write Test
2025-06-11,11:54:18,chip_chip_device_device,single,0078,NIRRAM Direct Write Test
2025-06-11,11:56:45,chip_chip_device_device,single,0079,NIRRAM Direct Write Test
2025-06-11,11:57:40,chip_chip_device_device,single,0080,NIRRAM Direct Write Test
2025-06-11,11:59:43,chip_chip_device_device,single,0081,NIRRAM Direct Write Test
2025-06-11,12:00:09,chip_chip_device_device,single,0082,NIRRAM Direct Write Test
2025-06-11,12:03:54,chip_chip_device_device,single,0083,NIRRAM Direct Write Test
2025-06-11,12:10:18,chip_chip_device_device,single,0084,NIRRAM Direct Write Test
2025-06-11,12:12:13,chip_chip_device_device,single,0085,NIRRAM Direct Write Test
2025-06-11,12:20:02,chip_chip_device_device,single,0086,NIRRAM Direct Write Test
2025-06-11,12:20:31,chip_chip_device_device,single,0087,NIRRAM Direct Write Test
2025-06-11,12:22:34,chip_chip_device_device,single,0088,NIRRAM Direct Write Test
2025-06-11,12:23:40,chip_chip_device_device,single,0089,NIRRAM Direct Write Test
2025-06-11,12:27:17,chip_chip_device_device,single,0090,NIRRAM Direct Write Test
2025-06-11,12:28:11,chip_chip_device_device,single,0091,NIRRAM Direct Write Test
2025-06-11,12:28:21,chip_chip_device_device,single,0092,NIRRAM Direct Write Test
2025-06-11,12:32:47,chip_chip_device_device,single,0093,NIRRAM Direct Write Test
2025-06-11,12:33:37,chip_chip_device_device,single,0094,NIRRAM Direct Write Test
2025-06-11,12:34:39,chip_chip_device_device,single,0095,NIRRAM Direct Write Test
2025-06-11,12:35:37,chip_chip_device_device,single,0096,NIRRAM Direct Write Test
2025-06-11,12:35:52,chip_chip_device_device,single,0097,NIRRAM Direct Write Test
2025-06-11,12:36:12,chip_chip_device_device,single,0098,NIRRAM Direct Write Test
2025-06-11,12:36:32,chip_chip_device_device,single,0099,NIRRAM Direct Write Test
2025-06-11,12:38:24,chip_chip_device_device,single,0100,NIRRAM Direct Write Test
2025-06-11,12:40:40,chip_chip_device_device,single,0101,NIRRAM Direct Write Test
2025-06-11,12:42:18,chip_chip_device_device,single,0102,NIRRAM Direct Write Test
2025-06-11,12:43:33,chip_chip_device_device,single,0103,NIRRAM Direct Write Test
2025-06-11,12:44:03,chip_chip_device_device,single,0104,NIRRAM Direct Write Test
2025-06-11,12:48:09,chip_chip_device_device,single,0105,NIRRAM Direct Write Test
2025-06-11,12:49:02,chip_chip_device_device,single,0106,NIRRAM Direct Write Test
2025-06-11,12:51:50,chip_chip_device_device,single,0107,NIRRAM Direct Write Test
2025-06-11,12:53:16,chip_chip_device_device,single,0108,NIRRAM Direct Write Test
2025-06-11,12:53:53,chip_chip_device_device,single,0109,NIRRAM Direct Write Test
2025-06-11,13:08:05,chip_chip_device_device,single,0110,NIRRAM Direct Write Test
2025-06-11,13:16:19,chip_chip_device_device,single,0111,NIRRAM Direct Write Test
2025-06-11,13:18:47,chip_chip_device_device,single,0112,NIRRAM Direct Write Test
2025-06-11,13:19:48,chip_chip_device_device,single,0113,NIRRAM Direct Write Test
2025-06-11,13:22:16,chip_chip_device_device,single,0114,NIRRAM Direct Write Test
2025-06-11,13:23:22,chip_chip_device_device,single,0115,NIRRAM Direct Write Test
2025-06-11,13:24:22,chip_chip_device_device,single,0116,NIRRAM Direct Write Test
2025-06-11,13:24:58,chip_chip_device_device,single,0117,NIRRAM Direct Write Test
2025-06-11,13:26:30,chip_chip_device_device,single,0118,NIRRAM Direct Write Test
2025-06-11,13:29:15,chip_chip_device_device,single,0119,NIRRAM Direct Write Test
2025-06-11,13:29:57,chip_chip_device_device,single,0120,NIRRAM Direct Write Test
2025-06-11,13:30:12,chip_chip_device_device,single,0121,NIRRAM Direct Write Test
2025-06-11,13:30:31,chip_chip_device_device,single,0122,NIRRAM Direct Write Test
2025-06-11,13:30:48,chip_chip_device_device,single,0123,NIRRAM Direct Write Test
2025-06-11,13:31:05,chip_chip_device_device,single,0124,NIRRAM Direct Write Test
2025-06-11,13:31:23,chip_chip_device_device,single,0125,NIRRAM Direct Write Test
2025-06-11,13:31:38,chip_chip_device_device,single,0126,NIRRAM Direct Write Test
2025-06-11,13:31:47,chip_chip_device_device,single,0127,NIRRAM Direct Write Test
2025-06-11,13:31:57,chip_chip_device_device,single,0128,NIRRAM Direct Write Test
2025-06-11,13:32:12,chip_chip_device_device,single,0129,NIRRAM Direct Write Test
2025-06-11,13:32:33,chip_chip_device_device,single,0130,NIRRAM Direct Write Test
2025-06-11,13:32:44,chip_chip_device_device,single,0131,NIRRAM Direct Write Test
2025-06-11,13:33:19,chip_chip_device_device,single,0132,NIRRAM Direct Write Test
2025-06-11,13:33:27,chip_chip_device_device,single,0133,NIRRAM Direct Write Test
2025-06-11,13:33:44,chip_chip_device_device,single,0134,NIRRAM Direct Write Test
2025-06-11,13:33:54,chip_chip_device_device,single,0135,NIRRAM Direct Write Test
2025-06-11,13:34:02,chip_chip_device_device,single,0136,NIRRAM Direct Write Test
2025-06-11,13:34:12,chip_chip_device_device,single,0137,NIRRAM Direct Write Test
2025-06-11,13:34:20,chip_chip_device_device,single,0138,NIRRAM Direct Write Test
2025-06-11,13:34:38,chip_chip_device_device,single,0139,NIRRAM Direct Write Test
2025-06-11,13:35:17,chip_chip_device_device,single,0140,NIRRAM Direct Write Test
2025-06-11,13:35:28,chip_chip_device_device,single,0141,NIRRAM Direct Write Test
2025-06-11,13:36:25,chip_chip_device_device,single,0142,NIRRAM Direct Write Test
2025-06-11,13:37:37,chip_chip_device_device,single,0143,NIRRAM Direct Write Test
2025-06-11,13:37:47,chip_chip_device_device,single,0144,NIRRAM Direct Write Test
2025-06-11,13:38:02,chip_chip_device_device,single,0145,NIRRAM Direct Write Test
2025-06-11,13:38:13,chip_chip_device_device,single,0146,NIRRAM Direct Write Test
2025-06-11,13:38:24,chip_chip_device_device,single,0147,NIRRAM Direct Write Test
2025-06-11,13:38:30,chip_chip_device_device,single,0148,NIRRAM Direct Write Test
2025-06-11,13:38:39,chip_chip_device_device,single,0149,NIRRAM Direct Write Test
2025-06-11,13:38:48,chip_chip_device_device,single,0150,NIRRAM Direct Write Test
2025-06-11,13:38:59,chip_chip_device_device,single,0151,NIRRAM Direct Write Test
2025-06-11,13:39:06,chip_chip_device_device,single,0152,NIRRAM Direct Write Test
2025-06-11,13:39:12,chip_chip_device_device,single,0153,NIRRAM Direct Write Test
2025-06-11,13:39:31,chip_chip_device_device,single,0154,NIRRAM Direct Write Test
2025-06-11,13:39:40,chip_chip_device_device,single,0155,NIRRAM Direct Write Test
2025-06-11,13:39:49,chip_chip_device_device,single,0156,NIRRAM Direct Write Test
2025-06-11,13:39:58,chip_chip_device_device,single,0157,NIRRAM Direct Write Test
2025-06-11,13:40:04,chip_chip_device_device,single,0158,NIRRAM Direct Write Test
2025-06-11,13:40:26,chip_chip_device_device,single,0159,NIRRAM Direct Write Test
2025-06-11,13:40:36,chip_chip_device_device,single,0160,NIRRAM Direct Write Test
2025-06-11,13:40:43,chip_chip_device_device,single,0161,NIRRAM Direct Write Test
2025-06-11,13:40:53,chip_chip_device_device,single,0162,NIRRAM Direct Write Test
2025-06-11,13:41:00,chip_chip_device_device,single,0163,NIRRAM Direct Write Test
2025-06-11,13:41:07,chip_chip_device_device,single,0164,NIRRAM Direct Write Test
2025-06-11,13:41:14,chip_chip_device_device,single,0165,NIRRAM Direct Write Test
2025-06-11,13:41:26,chip_chip_device_device,single,0166,NIRRAM Direct Write Test
2025-06-11,13:41:41,chip_chip_device_device,single,0167,NIRRAM Direct Write Test
2025-06-11,13:41:54,chip_chip_device_device,single,0168,NIRRAM Direct Write Test
2025-06-11,14:58:08,chip_chip_device_device,single,0169,NIRRAM Direct Write Test
2025-06-11,14:58:42,chip_chip_device_device,single,0170,NIRRAM Direct Write Test
2025-06-11,14:59:03,chip_chip_device_device,single,0171,NIRRAM Direct Write Test
2025-06-11,14:59:16,chip_chip_device_device,single,0172,NIRRAM Direct Write Test
2025-06-11,14:59:55,chip_chip_device_device,single,0173,NIRRAM Direct Write Test
2025-06-11,15:00:15,chip_chip_device_device,single,0174,NIRRAM Direct Write Test
2025-06-11,15:01:59,chip_chip_device_device,single,0175,NIRRAM Direct Write Test
2025-06-11,15:03:13,chip_chip_device_device,single,0176,NIRRAM Direct Write Test
2025-06-11,15:03:32,chip_chip_device_device,single,0177,NIRRAM Direct Write Test
2025-06-11,15:05:21,chip_chip_device_device,single,0178,NIRRAM Direct Write Test
2025-06-11,15:05:37,chip_chip_device_device,single,0179,NIRRAM Direct Write Test
2025-06-11,15:05:49,chip_chip_device_device,single,0180,NIRRAM Direct Write Test
2025-06-11,15:07:45,chip_chip_device_device,single,0181,NIRRAM Direct Write Test
2025-06-11,15:09:25,chip_chip_device_device,single,0182,NIRRAM Direct Write Test
2025-06-11,15:09:58,chip_chip_device_device,single,0183,NIRRAM Direct Write Test
2025-06-11,15:11:13,chip_chip_device_device,single,0184,NIRRAM Direct Write Test
2025-06-11,15:12:33,chip_chip_device_device,single,0185,NIRRAM Direct Write Test
2025-06-11,15:12:43,chip_chip_device_device,single,0186,NIRRAM Direct Write Test
2025-06-11,15:13:15,chip_chip_device_device,single,0187,NIRRAM Direct Write Test
2025-06-11,15:13:59,chip_chip_device_device,single,0188,NIRRAM Direct Write Test
2025-06-11,15:15:40,chip_chip_device_device,single,0189,NIRRAM Direct Write Test
2025-06-11,15:21:42,chip_chip_device_device,single,0190,NIRRAM Direct Write Test
2025-06-11,15:21:57,chip_chip_device_device,single,0191,NIRRAM Direct Write Test
2025-06-11,15:23:52,chip_chip_device_device,single,0192,NIRRAM Direct Write Test
2025-06-11,15:24:06,chip_chip_device_device,single,0193,NIRRAM Direct Write Test
2025-06-11,15:25:20,chip_chip_device_device,single,0194,NIRRAM Direct Write Test
2025-06-11,15:25:36,chip_chip_device_device,single,0195,NIRRAM Direct Write Test
2025-06-11,15:26:45,chip_chip_device_device,single,0196,NIRRAM Direct Write Test
2025-06-11,15:30:41,chip_chip_device_device,single,0197,NIRRAM Direct Write Test
2025-06-11,15:32:02,chip_chip_device_device,single,0198,NIRRAM Direct Write Test
2025-06-11,15:32:34,chip_chip_device_device,single,0199,NIRRAM Direct Write Test
2025-06-11,15:40:42,chip_chip_device_device,single,0200,NIRRAM Direct Write Test
2025-06-11,15:45:00,chip_chip_device_device,single,0201,NIRRAM Direct Write Test
2025-06-11,15:45:26,chip_chip_device_device,single,0202,NIRRAM Direct Write Test
2025-06-11,15:49:08,chip_chip_device_device,single,0203,NIRRAM Direct Write Test
2025-06-11,15:50:05,chip_chip_device_device,single,0204,NIRRAM Direct Write Test
2025-06-11,15:50:23,chip_chip_device_device,single,0205,NIRRAM Direct Write Test
2025-06-11,15:51:06,chip_chip_device_device,single,0206,NIRRAM Direct Write Test
2025-06-11,15:51:55,chip_chip_device_device,single,0207,NIRRAM Direct Write Test
2025-06-11,15:52:18,chip_chip_device_device,single,0208,NIRRAM Direct Write Test
2025-06-11,15:54:57,chip_chip_device_device,single,0209,NIRRAM Direct Write Test
2025-06-11,15:56:20,chip_chip_device_device,single,0210,NIRRAM Direct Write Test
2025-06-11,15:58:17,chip_chip_device_device,single,0211,NIRRAM Direct Write Test
2025-06-11,15:58:38,chip_chip_device_device,single,0212,NIRRAM Direct Write Test
2025-06-11,15:59:35,chip_chip_device_device,single,0213,NIRRAM Direct Write Test
2025-06-11,16:01:05,chip_chip_device_device,single,0214,NIRRAM Direct Write Test
2025-06-11,16:01:43,chip_chip_device_device,single,0215,NIRRAM Direct Write Test
2025-06-11,16:03:05,chip_chip_device_device,single,0216,NIRRAM Direct Write Test
2025-06-11,16:10:37,chip_chip_device_device,single,0217,NIRRAM Direct Write Test
2025-06-11,16:11:11,chip_chip_device_device,single,0218,NIRRAM Direct Write Test
2025-06-11,16:13:44,chip_chip_device_device,single,0219,NIRRAM Direct Write Test
2025-06-11,16:14:12,chip_chip_device_device,single,0220,NIRRAM Direct Write Test
2025-06-11,16:15:17,chip_chip_device_device,single,0221,NIRRAM Direct Write Test
2025-06-11,16:15:35,chip_chip_device_device,single,0222,NIRRAM Direct Write Test
2025-06-11,16:17:04,chip_chip_device_device,single,0223,NIRRAM Direct Write Test
2025-06-11,16:21:21,chip_chip_device_device,single,0224,NIRRAM Direct Write Test
2025-06-11,16:22:23,chip_chip_device_device,single,0225,NIRRAM Direct Write Test
2025-06-11,16:23:04,chip_chip_device_device,single,0226,NIRRAM Direct Write Test
2025-06-11,16:23:55,chip_chip_device_device,single,0227,NIRRAM Direct Write Test
2025-06-11,16:24:19,chip_chip_device_device,single,0228,NIRRAM Direct Write Test
2025-06-11,16:25:14,chip_chip_device_device,single,0229,NIRRAM Direct Write Test
2025-06-11,16:26:15,chip_chip_device_device,single,0230,NIRRAM Direct Write Test
2025-06-11,16:27:51,chip_chip_device_device,single,0231,NIRRAM Direct Write Test
2025-06-11,16:28:53,chip_chip_device_device,single,0232,NIRRAM Direct Write Test
2025-06-11,16:30:01,chip_chip_device_device,single,0233,NIRRAM Direct Write Test
2025-06-11,16:30:23,chip_chip_device_device,single,0234,NIRRAM Direct Write Test
2025-06-11,16:30:58,chip_chip_device_device,single,0235,NIRRAM Direct Write Test
2025-06-11,16:31:32,chip_chip_device_device,single,0236,NIRRAM Direct Write Test
2025-06-11,16:32:39,chip_chip_device_device,single,0237,NIRRAM Direct Write Test
2025-06-11,16:33:14,chip_chip_device_device,single,0238,NIRRAM Direct Write Test
2025-06-11,16:34:01,chip_chip_device_device,single,0239,NIRRAM Direct Write Test
2025-06-11,16:34:22,chip_chip_device_device,single,0240,NIRRAM Direct Write Test
2025-06-11,16:34:38,chip_chip_device_device,single,0241,NIRRAM Direct Write Test
2025-06-11,16:35:42,chip_chip_device_device,single,0242,NIRRAM Direct Write Test
2025-06-11,16:39:42,chip_chip_device_device,single,0243,NIRRAM Direct Write Test
2025-06-11,16:42:05,chip_chip_device_device,single,0244,NIRRAM Direct Write Test
2025-06-11,16:44:59,chip_chip_device_device,single,0245,NIRRAM Direct Write Test
2025-06-11,16:47:05,chip_chip_device_device,single,0246,NIRRAM Direct Write Test
2025-06-11,16:47:42,chip_chip_device_device,single,0247,NIRRAM Direct Write Test
2025-06-11,16:51:41,chip_chip_device_device,single,0248,NIRRAM Direct Write Test
2025-06-11,16:52:13,chip_chip_device_device,single,0249,NIRRAM Direct Write Test
2025-06-11,16:52:25,chip_chip_device_device,single,0250,NIRRAM Direct Write Test
2025-06-11,16:53:22,chip_chip_device_device,single,0251,NIRRAM Direct Write Test
2025-06-11,16:53:46,chip_chip_device_device,single,0252,NIRRAM Direct Write Test
2025-06-11,17:02:05,chip_chip_device_device,single,0253,NIRRAM Direct Write Test
2025-06-11,17:16:31,chip_chip_device_device,single,0254,NIRRAM Direct Write Test
2025-06-11,17:17:59,chip_chip_device_device,single,0255,NIRRAM Direct Write Test
2025-06-11,17:18:24,chip_chip_device_device,single,0256,NIRRAM Direct Write Test
2025-06-11,17:20:12,chip_chip_device_device,single,0257,NIRRAM Direct Write Test
2025-06-11,17:20:45,chip_chip_device_device,single,0258,NIRRAM Direct Write Test
2025-06-11,17:21:09,chip_chip_device_device,single,0259,NIRRAM Direct Write Test
2025-06-11,17:21:39,chip_chip_device_device,single,0260,NIRRAM Direct Write Test
2025-06-11,17:23:12,chip_chip_device_device,single,0261,NIRRAM Direct Write Test
2025-06-11,17:23:42,chip_chip_device_device,single,0262,NIRRAM Direct Write Test
2025-06-11,17:24:49,chip_chip_device_device,single,0263,NIRRAM Direct Write Test
2025-06-11,17:26:44,chip_chip_device_device,single,0264,NIRRAM Direct Write Test
2025-06-11,17:28:34,chip_chip_device_device,single,0265,NIRRAM Direct Write Test
2025-06-11,17:28:59,chip_chip_device_device,single,0266,NIRRAM Direct Write Test
2025-06-11,17:29:12,chip_chip_device_device,single,0267,NIRRAM Direct Write Test
2025-06-11,17:30:07,chip_chip_device_device,single,0268,NIRRAM Direct Write Test
2025-06-11,17:31:21,chip_chip_device_device,single,0269,NIRRAM Direct Write Test
2025-06-11,17:33:12,chip_chip_device_device,single,0270,NIRRAM Direct Write Test
2025-06-11,17:36:03,chip_chip_device_device,single,0271,NIRRAM Direct Write Test
2025-06-11,17:48:34,chip_chip_device_device,single,0272,NIRRAM Direct Write Test
2025-06-11,17:49:02,chip_chip_device_device,single,0273,NIRRAM Direct Write Test
2025-06-11,17:50:25,chip_chip_device_device,single,0274,NIRRAM Direct Write Test
2025-06-11,17:51:39,chip_chip_device_device,single,0275,NIRRAM Direct Write Test
2025-06-12,07:26:00,chip_chip_device_device,single,0000,NIRRAM Direct Write Test
2025-06-12,07:26:40,chip_chip_device_device,single,0001,NIRRAM Direct Write Test
2025-06-12,07:32:41,chip_chip_device_device,single,0002,NIRRAM Direct Write Test
2025-06-12,07:35:20,chip_chip_device_device,single,0003,NIRRAM Direct Write Test
2025-06-12,07:36:23,chip_chip_device_device,single,0004,NIRRAM Direct Write Test
2025-06-12,07:37:02,chip_chip_device_device,single,0005,NIRRAM Direct Write Test
2025-06-12,07:42:22,chip_chip_device_device,single,0006,NIRRAM Direct Write Test
2025-06-12,07:47:33,chip_chip_device_device,single,0007,NIRRAM Direct Write Test
2025-06-12,07:48:16,chip_chip_device_device,single,0008,NIRRAM Direct Write Test
2025-06-12,07:48:48,chip_chip_device_device,single,0009,NIRRAM Direct Write Test
2025-06-12,07:49:24,chip_chip_device_device,single,0010,NIRRAM Direct Write Test
2025-06-12,07:50:21,chip_chip_device_device,single,0011,NIRRAM Direct Write Test
2025-06-12,07:51:46,chip_chip_device_device,single,0012,NIRRAM Direct Write Test
2025-06-12,07:51:57,chip_chip_device_device,single,0013,NIRRAM Direct Write Test
2025-06-12,07:55:43,chip_chip_device_device,single,0014,NIRRAM Direct Write Test
2025-06-12,07:57:19,chip_chip_device_device,single,0015,NIRRAM Direct Write Test
2025-06-12,08:01:52,chip_chip_device_device,single,0016,NIRRAM Direct Write Test
2025-06-12,08:03:22,chip_chip_device_device,single,0017,NIRRAM Direct Write Test
2025-06-12,08:05:26,chip_chip_device_device,single,0018,NIRRAM Direct Write Test
2025-06-12,08:07:12,chip_chip_device_device,single,0019,NIRRAM Direct Write Test
2025-06-12,08:10:00,chip_chip_device_device,single,0020,NIRRAM Direct Write Test
2025-06-12,08:15:43,chip_chip_device_device,single,0021,NIRRAM Direct Write Test
2025-06-12,08:15:58,chip_chip_device_device,single,0022,NIRRAM Direct Write Test
2025-06-12,08:16:05,chip_chip_device_device,single,0023,NIRRAM Direct Write Test
2025-06-12,08:16:56,chip_chip_device_device,single,0024,NIRRAM Direct Write Test
2025-06-12,08:39:19,chip_chip_device_device,single,0025,NIRRAM Direct Write Test
2025-06-12,08:39:56,chip_chip_device_device,single,0026,NIRRAM Direct Write Test
2025-06-12,09:04:24,chip_chip_device_device,single,0027,NIRRAM Direct Write Test
2025-06-12,09:07:01,chip_chip_device_device,single,0028,NIRRAM Direct Write Test
2025-06-12,09:07:18,chip_chip_device_device,single,0029,NIRRAM Direct Write Test
2025-06-12,09:10:23,chip_chip_device_device,single,0030,NIRRAM Direct Write Test
2025-06-12,09:11:10,chip_chip_device_device,single,0031,NIRRAM Direct Write Test
2025-06-12,09:11:49,chip_chip_device_device,single,0032,NIRRAM Direct Write Test
2025-06-12,09:13:15,chip_chip_device_device,single,0033,NIRRAM Direct Write Test
2025-06-12,09:16:42,chip_chip_device_device,single,0034,NIRRAM Direct Write Test
2025-06-12,09:17:08,chip_chip_device_device,single,0035,NIRRAM Direct Write Test
2025-06-12,09:18:22,chip_chip_device_device,single,0036,NIRRAM Direct Write Test
2025-06-12,09:18:32,chip_chip_device_device,single,0037,NIRRAM Direct Write Test
2025-06-12,09:19:14,chip_chip_device_device,single,0038,NIRRAM Direct Write Test
2025-06-12,09:19:27,chip_chip_device_device,single,0039,NIRRAM Direct Write Test
2025-06-12,09:19:46,chip_chip_device_device,single,0040,NIRRAM Direct Write Test
2025-06-12,09:20:36,chip_chip_device_device,single,0041,NIRRAM Direct Write Test
2025-06-12,09:20:55,chip_chip_device_device,single,0042,NIRRAM Direct Write Test
2025-06-12,09:21:33,chip_chip_device_device,single,0043,NIRRAM Direct Write Test
2025-06-12,09:25:07,chip_chip_device_device,single,0044,NIRRAM Direct Write Test
2025-06-12,09:27:28,chip_chip_device_device,single,0045,NIRRAM Direct Write Test
2025-06-12,09:27:40,chip_chip_device_device,single,0046,NIRRAM Direct Write Test
2025-06-12,09:28:35,chip_chip_device_device,single,0047,NIRRAM Direct Write Test
2025-06-12,09:29:20,chip_chip_device_device,single,0048,NIRRAM Direct Write Test
2025-06-12,09:29:38,chip_chip_device_device,single,0049,NIRRAM Direct Write Test
2025-06-12,09:31:08,chip_chip_device_device,single,0050,NIRRAM Direct Write Test
2025-06-12,09:33:00,chip_chip_device_device,single,0051,NIRRAM Direct Write Test
2025-06-12,09:34:44,chip_chip_device_device,single,0052,NIRRAM Direct Write Test
2025-06-12,09:37:21,chip_chip_device_device,single,0053,NIRRAM Direct Write Test
2025-06-12,09:37:40,chip_chip_device_device,single,0054,NIRRAM Direct Write Test
2025-06-12,09:38:16,chip_chip_device_device,single,0055,NIRRAM Direct Write Test
2025-06-12,09:42:30,chip_chip_device_device,single,0056,NIRRAM Direct Write Test
2025-06-12,09:42:54,chip_chip_device_device,single,0057,NIRRAM Direct Write Test
2025-06-12,09:46:34,chip_chip_device_device,dynamic,0058,NIRRAM Direct Write Test
2025-06-12,09:49:25,chip_chip_device_device,dynamic,0059,NIRRAM Direct Write Test
2025-06-12,09:52:13,chip_chip_device_device,single,0060,NIRRAM Direct Write Test
2025-06-12,09:54:44,chip_chip_device_device,dynamic,0061,NIRRAM Direct Write Test
2025-06-12,09:56:49,chip_chip_device_device,single,0062,NIRRAM Direct Write Test
2025-06-12,09:57:27,chip_chip_device_device,single,0063,NIRRAM Direct Write Test
2025-06-12,09:57:47,chip_chip_device_device,single,0064,NIRRAM Direct Write Test
2025-06-12,09:58:06,chip_chip_device_device,single,0065,NIRRAM Direct Write Test
2025-06-12,09:58:26,chip_chip_device_device,single,0066,NIRRAM Direct Write Test
2025-06-12,09:58:36,chip_chip_device_device,single,0067,NIRRAM Direct Write Test
2025-06-12,09:59:34,chip_chip_device_device,single,0068,NIRRAM Direct Write Test
2025-06-12,10:00:03,chip_chip_device_device,single,0069,NIRRAM Direct Write Test
2025-06-12,10:01:39,chip_chip_device_device,single,0070,NIRRAM Direct Write Test
2025-06-12,10:01:55,chip_chip_device_device,dynamic,0071,NIRRAM Direct Write Test
2025-06-12,10:10:51,chip_chip_device_device,single,0072,NIRRAM Direct Write Test
2025-06-12,10:11:26,chip_chip_device_device,single,0073,NIRRAM Direct Write Test
2025-06-12,10:11:50,chip_chip_device_device,single,0074,NIRRAM Direct Write Test
2025-06-12,10:12:10,chip_chip_device_device,single,0075,NIRRAM Direct Write Test
2025-06-12,10:13:29,chip_chip_device_device,single,0076,NIRRAM Direct Write Test
2025-06-12,10:19:52,chip_chip_device_device,single,0077,NIRRAM Direct Write Test
2025-06-12,10:23:38,chip_chip_device_device,single,0078,NIRRAM Direct Write Test
2025-06-12,10:26:08,chip_chip_device_device,single,0079,NIRRAM Direct Write Test
2025-06-12,10:32:42,chip_chip_device_device,single,0080,NIRRAM Direct Write Test
2025-06-12,10:33:00,chip_chip_device_device,single,0081,NIRRAM Direct Write Test
2025-06-12,10:34:14,chip_chip_device_device,single,0082,NIRRAM Direct Write Test
2025-06-12,10:35:35,chip_chip_device_device,single,0083,NIRRAM Direct Write Test
2025-06-12,10:35:55,chip_chip_device_device,single,0084,NIRRAM Direct Write Test
2025-06-12,10:39:38,chip_chip_device_device,single,0085,NIRRAM Direct Write Test
2025-06-12,10:43:25,chip_chip_device_device,single,0086,NIRRAM Direct Write Test
2025-06-12,10:45:30,chip_chip_device_device,single,0087,NIRRAM Direct Write Test
2025-06-12,10:45:46,chip_chip_device_device,single,0088,NIRRAM Direct Write Test
2025-06-12,10:46:53,chip_chip_device_device,single,0089,NIRRAM Direct Write Test
2025-06-12,10:48:14,chip_chip_device_device,single,0090,NIRRAM Direct Write Test
2025-06-12,10:53:37,chip_chip_device_device,single,0091,NIRRAM Direct Write Test
2025-06-12,10:54:14,chip_chip_device_device,single,0092,NIRRAM Direct Write Test
2025-06-12,10:55:32,chip_chip_device_device,single,0093,NIRRAM Direct Write Test
2025-06-12,10:56:50,chip_chip_device_device,single,0094,NIRRAM Direct Write Test
2025-06-12,10:57:59,chip_chip_device_device,single,0095,NIRRAM Direct Write Test
2025-06-12,10:59:25,chip_chip_device_device,single,0096,NIRRAM Direct Write Test
2025-06-12,11:03:13,chip_chip_device_device,single,0097,NIRRAM Direct Write Test
2025-06-12,11:10:41,chip_chip_device_device,single,0098,NIRRAM Direct Write Test
2025-06-12,11:11:39,chip_chip_device_device,single,0099,NIRRAM Direct Write Test
2025-06-12,11:13:39,chip_chip_device_device,single,0100,NIRRAM Direct Write Test
2025-06-12,11:17:57,chip_chip_device_device,single,0101,NIRRAM Direct Write Test
2025-06-12,11:18:53,chip_chip_device_device,single,0102,NIRRAM Direct Write Test
2025-06-12,11:20:16,chip_chip_device_device,single,0103,NIRRAM Direct Write Test
2025-06-12,11:20:37,chip_chip_device_device,single,0104,NIRRAM Direct Write Test
2025-06-12,11:26:18,chip_chip_device_device,single,0105,NIRRAM Direct Write Test
2025-06-12,11:26:45,chip_chip_device_device,single,0106,NIRRAM Direct Write Test
2025-06-12,11:27:53,chip_chip_device_device,single,0107,NIRRAM Direct Write Test
2025-06-12,11:29:34,chip_chip_device_device,single,0108,NIRRAM Direct Write Test
2025-06-12,11:36:19,chip_chip_device_device,single,0109,NIRRAM Direct Write Test
2025-06-12,11:36:41,chip_chip_device_device,single,0110,NIRRAM Direct Write Test
2025-06-12,11:37:12,chip_chip_device_device,single,0111,NIRRAM Direct Write Test
2025-06-12,11:37:51,chip_chip_device_device,single,0112,NIRRAM Direct Write Test
2025-06-12,11:41:39,chip_chip_device_device,single,0113,NIRRAM Direct Write Test
2025-06-12,11:42:36,chip_chip_device_device,single,0114,NIRRAM Direct Write Test
2025-06-12,11:47:54,chip_chip_device_device,single,0115,NIRRAM Direct Write Test
2025-06-12,11:49:24,chip_chip_device_device,single,0116,NIRRAM Direct Write Test
2025-06-12,11:50:42,chip_chip_device_device,single,0117,NIRRAM Direct Write Test
2025-06-12,11:50:58,chip_chip_device_device,single,0118,NIRRAM Direct Write Test
2025-06-12,11:51:10,chip_chip_device_device,single,0119,NIRRAM Direct Write Test
2025-06-12,11:54:18,chip_chip_device_device,single,0120,NIRRAM Direct Write Test
2025-06-12,11:56:54,chip_chip_device_device,single,0121,NIRRAM Direct Write Test
2025-06-12,11:59:53,chip_chip_device_device,single,0122,NIRRAM Direct Write Test
2025-06-12,12:03:32,chip_chip_device_device,single,0123,NIRRAM Direct Write Test
2025-06-12,12:04:43,chip_chip_device_device,single,0124,NIRRAM Direct Write Test
2025-06-12,12:07:15,chip_chip_device_device,single,0125,NIRRAM Direct Write Test
2025-06-12,12:08:12,chip_chip_device_device,single,0126,NIRRAM Direct Write Test
2025-06-12,12:08:26,chip_chip_device_device,single,0127,NIRRAM Direct Write Test
2025-06-12,12:08:35,chip_chip_device_device,single,0128,NIRRAM Direct Write Test
2025-06-12,12:09:37,chip_chip_device_device,single,0129,NIRRAM Direct Write Test
2025-06-12,13:44:16,chip_chip_device_device,single,0130,NIRRAM Direct Write Test
2025-06-12,13:44:31,chip_chip_device_device,single,0131,NIRRAM Direct Write Test
2025-06-12,13:46:10,chip_chip_device_device,single,0132,NIRRAM Direct Write Test
2025-06-12,14:00:09,chip_chip_device_device,single,0133,NIRRAM Direct Write Test
2025-06-12,14:02:12,chip_chip_device_device,single,0134,NIRRAM Direct Write Test
2025-06-12,14:02:44,chip_chip_device_device,single,0135,NIRRAM Direct Write Test
2025-06-12,14:07:14,chip_chip_device_device,single,0136,NIRRAM Direct Write Test
2025-06-12,14:10:04,chip_chip_device_device,single,0137,NIRRAM Direct Write Test
2025-06-12,14:12:34,chip_chip_device_device,single,0138,NIRRAM Direct Write Test
2025-06-12,14:15:31,chip_chip_device_device,single,0139,NIRRAM Direct Write Test
2025-06-12,14:30:21,chip_chip_device_device,single,0140,NIRRAM Direct Write Test
2025-06-12,14:35:11,chip_chip_device_device,single,0141,NIRRAM Direct Write Test
2025-06-12,14:36:11,chip_chip_device_device,single,0142,NIRRAM Direct Write Test
2025-06-12,14:42:55,chip_chip_device_device,single,0143,NIRRAM Direct Write Test
2025-06-12,14:47:47,chip_chip_device_device,single,0144,NIRRAM Direct Write Test
2025-06-12,14:54:55,chip_chip_device_device,single,0145,NIRRAM Direct Write Test
2025-06-12,14:56:57,chip_chip_device_device,single,0146,NIRRAM Direct Write Test
2025-06-12,14:59:17,chip_chip_device_device,single,0147,NIRRAM Direct Write Test
2025-06-12,15:01:31,chip_chip_device_device,single,0148,NIRRAM Direct Write Test
2025-06-12,15:01:33,chip_chip_device_device,single,0149,NIRRAM Direct Write Test
2025-06-12,15:01:34,chip_chip_device_device,single,0150,NIRRAM Direct Write Test
2025-06-12,15:01:35,chip_chip_device_device,single,0151,NIRRAM Direct Write Test
2025-06-12,15:01:36,chip_chip_device_device,single,0152,NIRRAM Direct Write Test
2025-06-12,15:01:36,chip_chip_device_device,single,0153,NIRRAM Direct Write Test
2025-06-12,15:01:37,chip_chip_device_device,single,0154,NIRRAM Direct Write Test
2025-06-12,15:01:38,chip_chip_device_device,single,0155,NIRRAM Direct Write Test
2025-06-12,15:01:39,chip_chip_device_device,single,0156,NIRRAM Direct Write Test
2025-06-12,15:01:40,chip_chip_device_device,single,0157,NIRRAM Direct Write Test
2025-06-12,15:01:41,chip_chip_device_device,single,0158,NIRRAM Direct Write Test
2025-06-12,15:01:42,chip_chip_device_device,single,0159,NIRRAM Direct Write Test
2025-06-12,15:01:42,chip_chip_device_device,single,0160,NIRRAM Direct Write Test
2025-06-12,15:01:43,chip_chip_device_device,single,0161,NIRRAM Direct Write Test
2025-06-12,15:01:44,chip_chip_device_device,single,0162,NIRRAM Direct Write Test
2025-06-12,15:01:45,chip_chip_device_device,single,0163,NIRRAM Direct Write Test
2025-06-12,15:01:46,chip_chip_device_device,single,0164,NIRRAM Direct Write Test
2025-06-12,15:01:46,chip_chip_device_device,single,0165,NIRRAM Direct Write Test
2025-06-12,15:01:47,chip_chip_device_device,single,0166,NIRRAM Direct Write Test
2025-06-12,15:01:48,chip_chip_device_device,single,0167,NIRRAM Direct Write Test
2025-06-12,15:01:49,chip_chip_device_device,single,0168,NIRRAM Direct Write Test
2025-06-12,15:01:50,chip_chip_device_device,single,0169,NIRRAM Direct Write Test
2025-06-12,15:01:50,chip_chip_device_device,single,0170,NIRRAM Direct Write Test
2025-06-12,15:01:51,chip_chip_device_device,single,0171,NIRRAM Direct Write Test
2025-06-12,15:01:52,chip_chip_device_device,single,0172,NIRRAM Direct Write Test
2025-06-12,15:01:53,chip_chip_device_device,single,0173,NIRRAM Direct Write Test
2025-06-12,15:01:54,chip_chip_device_device,single,0174,NIRRAM Direct Write Test
2025-06-12,15:01:54,chip_chip_device_device,single,0175,NIRRAM Direct Write Test
2025-06-12,15:01:55,chip_chip_device_device,single,0176,NIRRAM Direct Write Test
2025-06-12,15:01:56,chip_chip_device_device,single,0177,NIRRAM Direct Write Test
2025-06-12,15:01:57,chip_chip_device_device,single,0178,NIRRAM Direct Write Test
2025-06-12,15:01:58,chip_chip_device_device,single,0179,NIRRAM Direct Write Test
2025-06-12,15:01:58,chip_chip_device_device,single,0180,NIRRAM Direct Write Test
2025-06-12,15:01:59,chip_chip_device_device,single,0181,NIRRAM Direct Write Test
2025-06-12,15:02:00,chip_chip_device_device,single,0182,NIRRAM Direct Write Test
2025-06-12,15:02:01,chip_chip_device_device,single,0183,NIRRAM Direct Write Test
2025-06-12,15:02:02,chip_chip_device_device,single,0184,NIRRAM Direct Write Test
2025-06-12,15:02:02,chip_chip_device_device,single,0185,NIRRAM Direct Write Test
2025-06-12,15:02:03,chip_chip_device_device,single,0186,NIRRAM Direct Write Test
2025-06-12,15:02:04,chip_chip_device_device,single,0187,NIRRAM Direct Write Test
2025-06-12,15:02:05,chip_chip_device_device,single,0188,NIRRAM Direct Write Test
2025-06-12,15:02:06,chip_chip_device_device,single,0189,NIRRAM Direct Write Test
2025-06-12,15:02:07,chip_chip_device_device,single,0190,NIRRAM Direct Write Test
2025-06-12,15:02:07,chip_chip_device_device,single,0191,NIRRAM Direct Write Test
2025-06-12,15:02:08,chip_chip_device_device,single,0192,NIRRAM Direct Write Test
2025-06-12,15:02:09,chip_chip_device_device,single,0193,NIRRAM Direct Write Test
2025-06-12,15:02:10,chip_chip_device_device,single,0194,NIRRAM Direct Write Test
2025-06-12,15:02:11,chip_chip_device_device,single,0195,NIRRAM Direct Write Test
2025-06-12,15:02:11,chip_chip_device_device,single,0196,NIRRAM Direct Write Test
2025-06-12,15:02:12,chip_chip_device_device,single,0197,NIRRAM Direct Write Test
2025-06-12,15:02:13,chip_chip_device_device,single,0198,NIRRAM Direct Write Test
2025-06-12,15:02:14,chip_chip_device_device,single,0199,NIRRAM Direct Write Test
2025-06-12,15:02:15,chip_chip_device_device,single,0200,NIRRAM Direct Write Test
2025-06-12,15:02:15,chip_chip_device_device,single,0201,NIRRAM Direct Write Test
2025-06-12,15:02:16,chip_chip_device_device,single,0202,NIRRAM Direct Write Test
2025-06-12,15:02:17,chip_chip_device_device,single,0203,NIRRAM Direct Write Test
2025-06-12,15:02:18,chip_chip_device_device,single,0204,NIRRAM Direct Write Test
2025-06-12,15:02:19,chip_chip_device_device,single,0205,NIRRAM Direct Write Test
2025-06-12,15:02:19,chip_chip_device_device,single,0206,NIRRAM Direct Write Test
2025-06-12,15:02:20,chip_chip_device_device,single,0207,NIRRAM Direct Write Test
2025-06-12,15:02:21,chip_chip_device_device,single,0208,NIRRAM Direct Write Test
2025-06-12,15:02:22,chip_chip_device_device,single,0209,NIRRAM Direct Write Test
2025-06-12,15:02:23,chip_chip_device_device,single,0210,NIRRAM Direct Write Test
2025-06-12,15:02:23,chip_chip_device_device,single,0211,NIRRAM Direct Write Test
2025-06-12,15:02:24,chip_chip_device_device,single,0212,NIRRAM Direct Write Test
2025-06-12,15:02:25,chip_chip_device_device,single,0213,NIRRAM Direct Write Test
2025-06-12,15:02:26,chip_chip_device_device,single,0214,NIRRAM Direct Write Test
2025-06-12,15:02:27,chip_chip_device_device,single,0215,NIRRAM Direct Write Test
2025-06-12,15:02:27,chip_chip_device_device,single,0216,NIRRAM Direct Write Test
2025-06-12,15:02:28,chip_chip_device_device,single,0217,NIRRAM Direct Write Test
2025-06-12,15:02:29,chip_chip_device_device,single,0218,NIRRAM Direct Write Test
2025-06-12,15:02:30,chip_chip_device_device,single,0219,NIRRAM Direct Write Test
2025-06-12,15:02:31,chip_chip_device_device,single,0220,NIRRAM Direct Write Test
2025-06-12,15:02:31,chip_chip_device_device,single,0221,NIRRAM Direct Write Test
2025-06-12,15:02:32,chip_chip_device_device,single,0222,NIRRAM Direct Write Test
2025-06-12,15:02:33,chip_chip_device_device,single,0223,NIRRAM Direct Write Test
2025-06-12,15:02:34,chip_chip_device_device,single,0224,NIRRAM Direct Write Test
2025-06-12,15:02:35,chip_chip_device_device,single,0225,NIRRAM Direct Write Test
2025-06-12,15:02:35,chip_chip_device_device,single,0226,NIRRAM Direct Write Test
2025-06-12,15:02:36,chip_chip_device_device,single,0227,NIRRAM Direct Write Test
2025-06-12,15:02:37,chip_chip_device_device,single,0228,NIRRAM Direct Write Test
2025-06-12,15:02:38,chip_chip_device_device,single,0229,NIRRAM Direct Write Test
2025-06-12,15:02:39,chip_chip_device_device,single,0230,NIRRAM Direct Write Test
2025-06-12,15:02:40,chip_chip_device_device,single,0231,NIRRAM Direct Write Test
2025-06-12,15:02:40,chip_chip_device_device,single,0232,NIRRAM Direct Write Test
2025-06-12,15:02:41,chip_chip_device_device,single,0233,NIRRAM Direct Write Test
2025-06-12,15:02:42,chip_chip_device_device,single,0234,NIRRAM Direct Write Test
2025-06-12,15:02:43,chip_chip_device_device,single,0235,NIRRAM Direct Write Test
2025-06-12,15:02:44,chip_chip_device_device,single,0236,NIRRAM Direct Write Test
2025-06-12,15:02:44,chip_chip_device_device,single,0237,NIRRAM Direct Write Test
2025-06-12,15:02:45,chip_chip_device_device,single,0238,NIRRAM Direct Write Test
2025-06-12,15:02:46,chip_chip_device_device,single,0239,NIRRAM Direct Write Test
2025-06-12,15:02:47,chip_chip_device_device,single,0240,NIRRAM Direct Write Test
2025-06-12,15:02:48,chip_chip_device_device,single,0241,NIRRAM Direct Write Test
2025-06-12,15:02:48,chip_chip_device_device,single,0242,NIRRAM Direct Write Test
2025-06-12,15:02:49,chip_chip_device_device,single,0243,NIRRAM Direct Write Test
2025-06-12,15:02:50,chip_chip_device_device,single,0244,NIRRAM Direct Write Test
2025-06-12,15:02:51,chip_chip_device_device,single,0245,NIRRAM Direct Write Test
2025-06-12,15:02:52,chip_chip_device_device,single,0246,NIRRAM Direct Write Test
2025-06-12,15:02:53,chip_chip_device_device,single,0247,NIRRAM Direct Write Test
2025-06-12,15:02:53,chip_chip_device_device,single,0248,NIRRAM Direct Write Test
2025-06-12,15:02:54,chip_chip_device_device,single,0249,NIRRAM Direct Write Test
2025-06-12,15:02:55,chip_chip_device_device,single,0250,NIRRAM Direct Write Test
2025-06-12,15:02:56,chip_chip_device_device,single,0251,NIRRAM Direct Write Test
2025-06-12,15:02:57,chip_chip_device_device,single,0252,NIRRAM Direct Write Test
2025-06-12,15:02:58,chip_chip_device_device,single,0253,NIRRAM Direct Write Test
2025-06-12,15:02:58,chip_chip_device_device,single,0254,NIRRAM Direct Write Test
2025-06-12,15:02:59,chip_chip_device_device,single,0255,NIRRAM Direct Write Test
2025-06-12,15:03:00,chip_chip_device_device,single,0256,NIRRAM Direct Write Test
2025-06-12,15:03:01,chip_chip_device_device,single,0257,NIRRAM Direct Write Test
2025-06-12,15:03:02,chip_chip_device_device,single,0258,NIRRAM Direct Write Test
2025-06-12,15:03:02,chip_chip_device_device,single,0259,NIRRAM Direct Write Test
2025-06-12,15:03:03,chip_chip_device_device,single,0260,NIRRAM Direct Write Test
2025-06-12,15:03:04,chip_chip_device_device,single,0261,NIRRAM Direct Write Test
2025-06-12,15:03:05,chip_chip_device_device,single,0262,NIRRAM Direct Write Test
2025-06-12,15:03:06,chip_chip_device_device,single,0263,NIRRAM Direct Write Test
2025-06-12,15:03:07,chip_chip_device_device,single,0264,NIRRAM Direct Write Test
2025-06-12,15:03:07,chip_chip_device_device,single,0265,NIRRAM Direct Write Test
2025-06-12,15:03:08,chip_chip_device_device,single,0266,NIRRAM Direct Write Test
2025-06-12,15:03:09,chip_chip_device_device,single,0267,NIRRAM Direct Write Test
2025-06-12,15:03:10,chip_chip_device_device,single,0268,NIRRAM Direct Write Test
2025-06-12,15:03:11,chip_chip_device_device,single,0269,NIRRAM Direct Write Test
2025-06-12,15:03:12,chip_chip_device_device,single,0270,NIRRAM Direct Write Test
2025-06-12,15:03:12,chip_chip_device_device,single,0271,NIRRAM Direct Write Test
2025-06-12,15:03:13,chip_chip_device_device,single,0272,NIRRAM Direct Write Test
2025-06-12,15:03:14,chip_chip_device_device,single,0273,NIRRAM Direct Write Test
2025-06-12,15:03:15,chip_chip_device_device,single,0274,NIRRAM Direct Write Test
2025-06-12,15:03:16,chip_chip_device_device,single,0275,NIRRAM Direct Write Test
2025-06-12,15:09:44,chip_chip_device_device,single,0276,NIRRAM Direct Write Test
2025-06-12,15:40:19,chip_chip_device_device,single,0277,NIRRAM Direct Write Test
2025-06-12,15:42:50,chip_chip_device_device,single,0278,NIRRAM Direct Write Test
2025-06-12,15:43:18,chip_chip_device_device,single,0279,NIRRAM Direct Write Test
2025-06-12,15:44:05,chip_chip_device_device,single,0280,NIRRAM Direct Write Test
2025-06-12,16:05:21,chip_chip_device_device,single,0281,NIRRAM Direct Write Test
2025-06-12,16:06:42,chip_chip_device_device,single,0282,NIRRAM Direct Write Test
2025-06-12,16:18:02,chip_chip_device_device,single,0283,NIRRAM Direct Write Test
2025-06-12,16:22:25,chip_chip_device_device,single,0284,NIRRAM Direct Write Test
2025-06-12,16:25:07,chip_chip_device_device,single,0285,NIRRAM Direct Write Test
2025-06-12,16:25:22,chip_chip_device_device,single,0286,NIRRAM Direct Write Test
2025-06-12,16:44:18,chip_chip_device_device,single,0287,NIRRAM Direct Write Test
2025-06-12,17:01:39,chip_chip_device_device,single,0288,NIRRAM Direct Write Test
2025-06-12,17:26:19,chip_chip_device_device,single,0289,NIRRAM Direct Write Test
2025-06-12,17:37:38,chip_chip_device_device,single,0290,NIRRAM Direct Write Test
2025-06-12,17:38:31,chip_chip_device_device,single,0291,NIRRAM Direct Write Test
2025-06-12,17:39:09,chip_chip_device_device,single,0292,NIRRAM Direct Write Test
2025-06-13,06:27:51,chip_chip_device_device,single,0000,NIRRAM Direct Write Test
2025-06-13,06:28:20,chip_chip_device_device,single,0001,NIRRAM Direct Write Test
2025-06-13,06:29:09,chip_chip_device_device,single,0002,NIRRAM Direct Write Test
2025-06-13,06:30:35,chip_chip_device_device,single,0003,NIRRAM Direct Write Test
2025-06-13,06:34:12,chip_chip_device_device,single,0004,NIRRAM Direct Write Test
2025-06-13,06:36:26,chip_chip_device_device,single,0005,NIRRAM Direct Write Test
2025-06-13,06:37:06,chip_chip_device_device,single,0006,NIRRAM Direct Write Test
2025-06-13,06:37:41,chip_chip_device_device,single,0007,NIRRAM Direct Write Test
2025-06-13,06:38:10,chip_chip_device_device,single,0008,NIRRAM Direct Write Test
2025-06-13,06:38:24,chip_chip_device_device,single,0009,NIRRAM Direct Write Test
2025-06-13,06:41:36,chip_chip_device_device,single,0010,NIRRAM Direct Write Test
2025-06-13,06:51:08,chip_chip_device_device,single,0011,NIRRAM Direct Write Test
2025-06-13,06:57:43,chip_chip_device_device,single,0012,NIRRAM Direct Write Test
2025-06-13,06:58:43,chip_chip_device_device,single,0013,NIRRAM Direct Write Test
2025-06-13,07:01:21,chip_chip_device_device,single,0014,NIRRAM Direct Write Test
2025-06-13,07:02:57,chip_chip_device_device,single,0015,NIRRAM Direct Write Test
2025-06-13,07:03:40,chip_chip_device_device,single,0016,NIRRAM Direct Write Test
2025-06-13,07:07:22,chip_chip_device_device,single,0017,NIRRAM Direct Write Test
2025-06-13,07:07:55,chip_chip_device_device,single,0018,NIRRAM Direct Write Test
2025-06-13,07:08:12,chip_chip_device_device,single,0019,NIRRAM Direct Write Test
2025-06-13,07:08:29,chip_chip_device_device,single,0020,NIRRAM Direct Write Test
2025-06-13,07:08:40,chip_chip_device_device,single,0021,NIRRAM Direct Write Test
2025-06-13,07:08:59,chip_chip_device_device,single,0022,NIRRAM Direct Write Test
2025-06-13,07:10:53,chip_chip_device_device,single,0023,NIRRAM Direct Write Test
2025-06-13,07:15:27,chip_chip_device_device,single,0024,NIRRAM Direct Write Test
2025-06-13,07:15:42,chip_chip_device_device,single,0025,NIRRAM Direct Write Test
2025-06-13,07:36:26,chip_chip_device_device,single,0026,NIRRAM Direct Write Test
2025-06-13,07:37:17,chip_chip_device_device,single,0027,NIRRAM Direct Write Test
2025-06-13,07:37:50,chip_chip_device_device,single,0028,NIRRAM Direct Write Test
2025-06-13,07:38:23,chip_chip_device_device,single,0029,NIRRAM Direct Write Test
2025-06-13,07:38:49,chip_chip_device_device,single,0030,NIRRAM Direct Write Test
2025-06-13,07:39:20,chip_chip_device_device,single,0031,NIRRAM Direct Write Test
2025-06-13,07:39:32,chip_chip_device_device,single,0032,NIRRAM Direct Write Test
2025-06-13,07:39:45,chip_chip_device_device,single,0033,NIRRAM Direct Write Test
2025-06-13,07:41:34,chip_chip_device_device,single,0034,NIRRAM Direct Write Test
2025-06-13,07:42:25,chip_chip_device_device,single,0035,NIRRAM Direct Write Test
2025-06-13,07:42:45,chip_chip_device_device,single,0036,NIRRAM Direct Write Test
2025-06-13,07:43:07,chip_chip_device_device,single,0037,NIRRAM Direct Write Test
2025-06-13,07:43:25,chip_chip_device_device,single,0038,NIRRAM Direct Write Test
2025-06-13,07:43:51,chip_chip_device_device,single,0039,NIRRAM Direct Write Test
2025-06-13,07:46:22,chip_chip_device_device,single,0040,NIRRAM Direct Write Test
2025-06-13,07:47:36,chip_chip_device_device,single,0041,NIRRAM Direct Write Test
2025-06-13,07:49:10,chip_chip_device_device,single,0042,NIRRAM Direct Write Test
2025-06-13,07:49:48,chip_chip_device_device,single,0043,NIRRAM Direct Write Test
2025-06-13,07:50:27,chip_chip_device_device,single,0044,NIRRAM Direct Write Test
2025-06-13,07:50:39,chip_chip_device_device,single,0045,NIRRAM Direct Write Test
2025-06-13,07:50:52,chip_chip_device_device,single,0046,NIRRAM Direct Write Test
2025-06-13,07:51:03,chip_chip_device_device,single,0047,NIRRAM Direct Write Test
2025-06-13,07:53:16,chip_chip_device_device,single,0048,NIRRAM Direct Write Test
2025-06-13,07:55:24,chip_chip_device_device,single,0049,NIRRAM Direct Write Test
2025-06-13,07:55:45,chip_chip_device_device,single,0050,NIRRAM Direct Write Test
2025-06-13,07:59:08,chip_chip_device_device,single,0051,NIRRAM Direct Write Test
2025-06-13,08:08:57,chip_chip_device_device,single,0052,NIRRAM Direct Write Test
2025-06-13,08:09:57,chip_chip_device_device,single,0053,NIRRAM Direct Write Test
2025-06-13,08:12:00,chip_chip_device_device,single,0054,NIRRAM Direct Write Test
2025-06-13,08:12:50,chip_chip_device_device,single,0055,NIRRAM Direct Write Test
2025-06-13,08:13:18,chip_chip_device_device,single,0056,NIRRAM Direct Write Test
2025-06-13,08:13:29,chip_chip_device_device,single,0057,NIRRAM Direct Write Test
2025-06-13,08:15:58,chip_chip_device_device,single,0058,NIRRAM Direct Write Test
2025-06-13,08:19:37,chip_chip_device_device,single,0059,NIRRAM Direct Write Test
2025-06-13,08:19:56,chip_chip_device_device,single,0060,NIRRAM Direct Write Test
2025-06-13,08:20:17,chip_chip_device_device,single,0061,NIRRAM Direct Write Test
2025-06-13,08:26:47,chip_chip_device_device,single,0062,NIRRAM Direct Write Test
2025-06-13,08:28:26,chip_chip_device_device,single,0063,NIRRAM Direct Write Test
2025-06-13,08:29:41,chip_chip_device_device,single,0064,NIRRAM Direct Write Test
2025-06-13,08:30:26,chip_chip_device_device,single,0065,NIRRAM Direct Write Test
2025-06-13,08:30:36,chip_chip_device_device,single,0066,NIRRAM Direct Write Test
2025-06-13,08:32:44,chip_chip_device_device,single,0067,NIRRAM Direct Write Test
2025-06-13,08:32:49,chip_chip_device_device,single,0068,NIRRAM Direct Write Test
2025-06-13,08:35:27,chip_chip_device_device,single,0069,NIRRAM Direct Write Test
2025-06-13,08:36:08,chip_chip_device_device,single,0070,NIRRAM Direct Write Test
2025-06-13,08:36:56,chip_chip_device_device,single,0071,NIRRAM Direct Write Test
2025-06-13,08:37:26,chip_chip_device_device,single,0072,NIRRAM Direct Write Test
2025-06-13,08:40:21,chip_chip_device_device,single,0073,NIRRAM Direct Write Test
2025-06-13,08:41:45,chip_chip_device_device,single,0074,NIRRAM Direct Write Test
2025-06-13,08:47:21,chip_chip_device_device,single,0075,NIRRAM Direct Write Test
2025-06-13,08:49:08,chip_chip_device_device,single,0076,NIRRAM Direct Write Test
2025-06-13,08:50:30,chip_chip_device_device,single,0077,NIRRAM Direct Write Test
2025-06-13,08:56:13,chip_chip_device_device,single,0078,NIRRAM Direct Write Test
2025-06-13,08:58:13,chip_chip_device_device,single,0079,NIRRAM Direct Write Test
2025-06-13,08:58:25,chip_chip_device_device,single,0080,NIRRAM Direct Write Test
2025-06-13,09:03:06,chip_chip_device_device,single,0081,NIRRAM Direct Write Test
2025-06-13,09:05:25,chip_chip_device_device,single,0082,NIRRAM Direct Write Test
2025-06-13,09:09:54,chip_chip_device_device,single,0083,NIRRAM Direct Write Test
2025-06-13,09:10:50,chip_chip_device_device,single,0084,NIRRAM Direct Write Test
2025-06-13,09:16:39,chip_chip_device_device,single,0085,NIRRAM Direct Write Test
2025-06-13,09:19:42,chip_chip_device_device,single,0086,NIRRAM Direct Write Test
2025-06-13,09:21:58,chip_chip_device_device,single,0087,NIRRAM Direct Write Test
2025-06-13,09:41:58,chip_chip_device_device,single,0088,NIRRAM Direct Write Test
2025-06-13,09:48:31,chip_chip_device_device,single,0089,NIRRAM Direct Write Test
2025-06-13,09:52:18,chip_chip_device_device,single,0090,NIRRAM Direct Write Test
2025-06-13,09:52:31,chip_chip_device_device,single,0091,NIRRAM Direct Write Test
2025-06-13,09:53:00,chip_chip_device_device,single,0092,NIRRAM Direct Write Test
2025-06-13,09:53:15,chip_chip_device_device,single,0093,NIRRAM Direct Write Test
2025-06-13,09:53:29,chip_chip_device_device,single,0094,NIRRAM Direct Write Test
2025-06-13,10:05:41,chip_chip_device_device,single,0095,NIRRAM Direct Write Test
2025-06-13,10:05:57,chip_chip_device_device,single,0096,NIRRAM Direct Write Test
2025-06-13,10:06:04,chip_chip_device_device,single,0097,NIRRAM Direct Write Test
2025-06-13,10:06:50,chip_chip_device_device,single,0098,NIRRAM Direct Write Test
2025-06-13,10:07:29,chip_chip_device_device,single,0099,NIRRAM Direct Write Test
2025-06-13,10:07:40,chip_chip_device_device,single,0100,NIRRAM Direct Write Test
2025-06-13,10:07:53,chip_chip_device_device,single,0101,NIRRAM Direct Write Test
2025-06-13,10:09:16,chip_chip_device_device,single,0102,NIRRAM Direct Write Test
2025-06-13,10:09:45,chip_chip_device_device,single,0103,NIRRAM Direct Write Test
2025-06-13,10:10:59,chip_chip_device_device,single,0104,NIRRAM Direct Write Test
2025-06-13,10:11:10,chip_chip_device_device,single,0105,NIRRAM Direct Write Test
2025-06-13,10:11:22,chip_chip_device_device,single,0106,NIRRAM Direct Write Test
2025-06-13,10:11:37,chip_chip_device_device,single,0107,NIRRAM Direct Write Test
2025-06-13,10:11:49,chip_chip_device_device,single,0108,NIRRAM Direct Write Test
2025-06-13,10:13:02,chip_chip_device_device,single,0109,NIRRAM Direct Write Test
2025-06-13,10:13:40,chip_chip_device_device,single,0110,NIRRAM Direct Write Test
2025-06-13,10:14:01,chip_chip_device_device,single,0111,NIRRAM Direct Write Test
2025-06-13,10:15:51,chip_chip_device_device,single,0112,NIRRAM Direct Write Test
2025-06-13,10:17:09,chip_chip_device_device,single,0113,NIRRAM Direct Write Test
2025-06-13,10:17:28,chip_chip_device_device,single,0114,NIRRAM Direct Write Test
2025-06-13,10:17:40,chip_chip_device_device,single,0115,NIRRAM Direct Write Test
2025-06-13,10:17:56,chip_chip_device_device,single,0116,NIRRAM Direct Write Test
2025-06-13,10:18:12,chip_chip_device_device,single,0117,NIRRAM Direct Write Test
2025-06-13,10:18:25,chip_chip_device_device,single,0118,NIRRAM Direct Write Test
2025-06-13,10:18:35,chip_chip_device_device,single,0119,NIRRAM Direct Write Test
2025-06-13,10:18:54,chip_chip_device_device,single,0120,NIRRAM Direct Write Test
2025-06-13,10:19:06,chip_chip_device_device,single,0121,NIRRAM Direct Write Test
2025-06-13,10:19:18,chip_chip_device_device,single,0122,NIRRAM Direct Write Test
2025-06-13,10:19:29,chip_chip_device_device,single,0123,NIRRAM Direct Write Test
2025-06-13,10:19:41,chip_chip_device_device,single,0124,NIRRAM Direct Write Test
2025-06-13,10:19:54,chip_chip_device_device,single,0125,NIRRAM Direct Write Test
2025-06-13,10:20:11,chip_chip_device_device,single,0126,NIRRAM Direct Write Test
2025-06-13,10:20:31,chip_chip_device_device,single,0127,NIRRAM Direct Write Test
2025-06-13,10:20:49,chip_chip_device_device,single,0128,NIRRAM Direct Write Test
2025-06-13,10:21:09,chip_chip_device_device,single,0129,NIRRAM Direct Write Test
2025-06-13,10:21:31,chip_chip_device_device,single,0130,NIRRAM Direct Write Test
2025-06-13,10:21:47,chip_chip_device_device,single,0131,NIRRAM Direct Write Test
2025-06-13,10:22:04,chip_chip_device_device,single,0132,NIRRAM Direct Write Test
2025-06-13,10:22:18,chip_chip_device_device,single,0133,NIRRAM Direct Write Test
2025-06-13,11:52:57,chip_chip_device_device,single,0134,NIRRAM Direct Write Test
2025-06-13,11:53:45,chip_chip_device_device,single,0135,NIRRAM Direct Write Test
2025-06-13,11:54:38,chip_chip_device_device,single,0136,NIRRAM Direct Write Test
2025-06-13,11:56:18,chip_chip_device_device,single,0137,NIRRAM Direct Write Test
2025-06-13,11:57:52,chip_chip_device_device,single,0138,NIRRAM Direct Write Test
2025-06-13,11:58:48,chip_chip_device_device,single,0139,NIRRAM Direct Write Test
2025-06-13,12:01:02,chip_chip_device_device,single,0140,NIRRAM Direct Write Test
2025-06-13,12:01:24,chip_chip_device_device,single,0141,NIRRAM Direct Write Test
2025-06-13,12:03:26,chip_chip_device_device,single,0142,NIRRAM Direct Write Test
2025-06-13,12:08:26,chip_chip_device_device,single,0143,NIRRAM Direct Write Test
2025-06-13,12:11:08,chip_chip_device_device,single,0144,NIRRAM Direct Write Test
2025-06-13,12:12:24,chip_chip_device_device,single,0145,NIRRAM Direct Write Test
2025-06-13,12:12:53,chip_chip_device_device,single,0146,NIRRAM Direct Write Test
2025-06-13,12:13:21,chip_chip_device_device,single,0147,NIRRAM Direct Write Test
2025-06-13,12:15:24,chip_chip_device_device,single,0148,NIRRAM Direct Write Test
2025-06-13,12:17:50,chip_chip_device_device,single,0149,NIRRAM Direct Write Test
2025-06-13,12:18:31,chip_chip_device_device,single,0150,NIRRAM Direct Write Test
2025-06-13,12:22:34,chip_chip_device_device,single,0151,NIRRAM Direct Write Test
2025-06-13,12:23:51,chip_chip_device_device,single,0152,NIRRAM Direct Write Test
2025-06-13,12:24:36,chip_chip_device_device,single,0153,NIRRAM Direct Write Test
2025-06-13,12:30:54,chip_chip_device_device,single,0154,NIRRAM Direct Write Test
2025-06-13,12:31:24,chip_chip_device_device,single,0155,NIRRAM Direct Write Test
2025-06-13,12:32:09,chip_chip_device_device,single,0156,NIRRAM Direct Write Test
2025-06-13,12:32:52,chip_chip_device_device,single,0157,NIRRAM Direct Write Test
2025-06-13,12:33:24,chip_chip_device_device,single,0158,NIRRAM Direct Write Test
2025-06-13,12:35:15,chip_chip_device_device,single,0159,NIRRAM Direct Write Test
2025-06-13,12:37:14,chip_chip_device_device,single,0160,NIRRAM Direct Write Test
2025-06-13,12:38:15,chip_chip_device_device,single,0161,NIRRAM Direct Write Test
2025-06-13,12:38:46,chip_chip_device_device,single,0162,NIRRAM Direct Write Test
2025-06-13,12:45:40,chip_chip_device_device,single,0163,NIRRAM Direct Write Test
2025-06-13,12:46:15,chip_chip_device_device,single,0164,NIRRAM Direct Write Test
2025-06-13,12:47:34,chip_chip_device_device,single,0165,NIRRAM Direct Write Test
2025-06-13,12:48:52,chip_chip_device_device,single,0166,NIRRAM Direct Write Test
2025-06-13,12:52:34,chip_chip_device_device,single,0167,NIRRAM Direct Write Test
2025-06-13,12:54:47,chip_chip_device_device,single,0168,NIRRAM Direct Write Test
2025-06-13,12:55:27,chip_chip_device_device,single,0169,NIRRAM Direct Write Test
2025-06-13,12:55:46,chip_chip_device_device,single,0170,NIRRAM Direct Write Test
2025-06-13,13:01:59,chip_chip_device_device,single,0171,NIRRAM Direct Write Test
2025-06-13,13:02:39,chip_chip_device_device,single,0172,NIRRAM Direct Write Test
2025-06-13,13:09:00,chip_chip_device_device,single,0173,NIRRAM Direct Write Test
2025-06-13,13:11:06,chip_chip_device_device,single,0174,NIRRAM Direct Write Test
2025-06-13,13:11:17,chip_chip_device_device,single,0175,NIRRAM Direct Write Test
2025-06-13,13:11:31,chip_chip_device_device,single,0176,NIRRAM Direct Write Test
2025-06-13,13:12:22,chip_chip_device_device,single,0177,NIRRAM Direct Write Test
2025-06-13,13:13:10,chip_chip_device_device,single,0178,NIRRAM Direct Write Test
2025-06-13,13:14:29,chip_chip_device_device,single,0179,NIRRAM Direct Write Test
2025-06-13,13:16:19,chip_chip_device_device,single,0180,NIRRAM Direct Write Test
2025-06-13,13:16:42,chip_chip_device_device,single,0181,NIRRAM Direct Write Test
2025-06-13,13:29:11,chip_chip_device_device,single,0182,NIRRAM Direct Write Test
2025-06-13,13:32:12,chip_chip_device_device,single,0183,NIRRAM Direct Write Test
2025-06-13,13:32:30,chip_chip_device_device,single,0184,NIRRAM Direct Write Test
2025-06-13,13:38:38,chip_chip_device_device,single,0185,NIRRAM Direct Write Test
2025-06-13,13:39:05,chip_chip_device_device,single,0186,NIRRAM Direct Write Test
2025-06-13,13:39:27,chip_chip_device_device,single,0187,NIRRAM Direct Write Test
2025-06-13,13:40:03,chip_chip_device_device,single,0188,NIRRAM Direct Write Test
2025-06-13,13:40:27,chip_chip_device_device,single,0189,NIRRAM Direct Write Test
2025-06-13,13:44:02,chip_chip_device_device,single,0190,NIRRAM Direct Write Test
2025-06-13,13:44:18,chip_chip_device_device,single,0191,NIRRAM Direct Write Test
2025-06-13,13:44:38,chip_chip_device_device,single,0192,NIRRAM Direct Write Test
2025-06-13,13:44:53,chip_chip_device_device,single,0193,NIRRAM Direct Write Test
2025-06-13,13:45:51,chip_chip_device_device,single,0194,NIRRAM Direct Write Test
2025-06-13,13:46:06,chip_chip_device_device,single,0195,NIRRAM Direct Write Test
2025-06-13,13:48:21,chip_chip_device_device,single,0196,NIRRAM Direct Write Test
2025-06-13,13:48:38,chip_chip_device_device,single,0197,NIRRAM Direct Write Test
2025-06-13,13:48:46,chip_chip_device_device,single,0198,NIRRAM Direct Write Test
2025-06-13,13:49:00,chip_chip_device_device,single,0199,NIRRAM Direct Write Test
2025-06-13,14:35:27,chip_chip_device_device,single,0200,NIRRAM Direct Write Test
2025-06-13,14:35:59,chip_chip_device_device,single,0201,NIRRAM Direct Write Test
2025-06-13,14:36:15,chip_chip_device_device,single,0202,NIRRAM Direct Write Test
2025-06-13,14:36:45,chip_chip_device_device,single,0203,NIRRAM Direct Write Test
2025-06-13,14:37:17,chip_chip_device_device,single,0204,NIRRAM Direct Write Test
2025-06-13,14:38:03,chip_chip_device_device,single,0205,NIRRAM Direct Write Test
2025-06-13,14:38:30,chip_chip_device_device,single,0206,NIRRAM Direct Write Test
2025-06-13,14:38:51,chip_chip_device_device,single,0207,NIRRAM Direct Write Test
2025-06-13,14:39:01,chip_chip_device_device,single,0208,NIRRAM Direct Write Test
2025-06-13,14:39:13,chip_chip_device_device,single,0209,NIRRAM Direct Write Test
2025-06-13,14:39:34,chip_chip_device_device,single,0210,NIRRAM Direct Write Test
