// Seed: 1799128926
module module_0 ();
  logic id_1;
  ;
  wire id_2, id_3;
  logic id_4;
  ;
  logic id_5;
  assign module_1.id_1 = 0;
  logic id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  inout tri1 id_1;
  assign id_3 = 1;
  assign id_1 = -1;
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply0 id_4[-1 : 1],
    input tri0 id_5,
    input tri0 id_6,
    output wire id_7,
    output wand id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wire id_11,
    output wire id_12,
    input tri0 id_13,
    output wire id_14,
    input wire id_15,
    output wand id_16,
    input tri0 id_17,
    output tri id_18,
    output tri1 id_19,
    input uwire id_20,
    input uwire id_21,
    input wire id_22,
    input wor id_23,
    output tri0 id_24
);
  wire id_26, id_27;
  module_0 modCall_1 ();
endmodule
