Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Nov 13 01:14:55 2024
| Host         : aceLap running 64-bit Arch Linux
| Command      : report_methodology -file top_digital_part_methodology_drc_routed.rpt -pb top_digital_part_methodology_drc_routed.pb -rpx top_digital_part_methodology_drc_routed.rpx
| Design       : top_digital_part
| Device       : xc7a100tfgg676-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 5          |
| TIMING-20 | Warning  | Non-clocked latch              | 1          |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on MOSI relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on RESET relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SCLK relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SSEL relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on MISO relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg cannot be properly analyzed as its control pin XOR_PUF_128_I/genblk1[0].XOR_PUF_INST/OUT_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 1 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


