<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Ru_04b311ab</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_04b311ab'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Ru_04b311ab')">rsnoc_z_H_R_T_Aca_U_Ru_04b311ab</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.75</td>
<td class="s7 cl rt"><a href="mod1080.html#Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#Toggle" >  1.52</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337673"  onclick="showContent('inst_tag_337673')">config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337673_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337673_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337673_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337674"  onclick="showContent('inst_tag_337674')">config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337674_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337674_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337674_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337675"  onclick="showContent('inst_tag_337675')">config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337675_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337675_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337675_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337676"  onclick="showContent('inst_tag_337676')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337676_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337676_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337676_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337677"  onclick="showContent('inst_tag_337677')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337677_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337677_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337677_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337678"  onclick="showContent('inst_tag_337678')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337678_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337678_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337678_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337679"  onclick="showContent('inst_tag_337679')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337679_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337679_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337679_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337680"  onclick="showContent('inst_tag_337680')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337680_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337680_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337680_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337681"  onclick="showContent('inst_tag_337681')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337681_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337681_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337681_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337682"  onclick="showContent('inst_tag_337682')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337682_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337682_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337682_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337683"  onclick="showContent('inst_tag_337683')">config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337683_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337683_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337683_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337684"  onclick="showContent('inst_tag_337684')">config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337684_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337684_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337684_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337685"  onclick="showContent('inst_tag_337685')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337685_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337685_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337685_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337687"  onclick="showContent('inst_tag_337687')">config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></td>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337687_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337687_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337687_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337686"  onclick="showContent('inst_tag_337686')">config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></td>
<td class="s4 cl rt"> 45.69</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337686_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337686_Toggle" >  1.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337686_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1080.html#inst_tag_337672"  onclick="showContent('inst_tag_337672')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></td>
<td class="s4 cl rt"> 45.72</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337672_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337672_Toggle" >  1.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337672_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_337673'>
<hr>
<a name="inst_tag_337673"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337673" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337673_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337673_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337673_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod164.html#inst_tag_28748" >Switch20Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45289" id="tag_urg_inst_45289">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132784" id="tag_urg_inst_132784">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1876" id="tag_urg_inst_1876">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1875" id="tag_urg_inst_1875">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165261" id="tag_urg_inst_165261">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165262" id="tag_urg_inst_165262">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337674'>
<hr>
<a name="inst_tag_337674"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337674" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337674_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337674_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337674_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod39.html#inst_tag_656" >Switch23Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45291" id="tag_urg_inst_45291">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132785" id="tag_urg_inst_132785">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1880" id="tag_urg_inst_1880">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1879" id="tag_urg_inst_1879">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165264" id="tag_urg_inst_165264">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165265" id="tag_urg_inst_165265">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337675'>
<hr>
<a name="inst_tag_337675"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337675" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337675_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337675_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337675_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod242.html#inst_tag_45359" >Switch15_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45296" id="tag_urg_inst_45296">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132787" id="tag_urg_inst_132787">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1890" id="tag_urg_inst_1890">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1889" id="tag_urg_inst_1889">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165271" id="tag_urg_inst_165271">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165272" id="tag_urg_inst_165272">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337676'>
<hr>
<a name="inst_tag_337676"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337676" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337676_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337676_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337676_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod596.html#inst_tag_198710" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45298" id="tag_urg_inst_45298">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132788" id="tag_urg_inst_132788">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1894" id="tag_urg_inst_1894">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1893" id="tag_urg_inst_1893">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165274" id="tag_urg_inst_165274">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165275" id="tag_urg_inst_165275">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337677'>
<hr>
<a name="inst_tag_337677"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_337677" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337677_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337677_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337677_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod790.html#inst_tag_255139" >ddr_axi_s2_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45306" id="tag_urg_inst_45306">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132792" id="tag_urg_inst_132792">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1910" id="tag_urg_inst_1910">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1909" id="tag_urg_inst_1909">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165286" id="tag_urg_inst_165286">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165287" id="tag_urg_inst_165287">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337678'>
<hr>
<a name="inst_tag_337678"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337678" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337678_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337678_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337678_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod135.html#inst_tag_27882" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45308" id="tag_urg_inst_45308">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132793" id="tag_urg_inst_132793">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1914" id="tag_urg_inst_1914">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1913" id="tag_urg_inst_1913">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165289" id="tag_urg_inst_165289">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165290" id="tag_urg_inst_165290">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337679'>
<hr>
<a name="inst_tag_337679"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337679" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337679_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337679_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337679_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod135.html#inst_tag_27882" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45309" id="tag_urg_inst_45309">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132794" id="tag_urg_inst_132794">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1916" id="tag_urg_inst_1916">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1915" id="tag_urg_inst_1915">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165291" id="tag_urg_inst_165291">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165292" id="tag_urg_inst_165292">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337680'>
<hr>
<a name="inst_tag_337680"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337680" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337680_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337680_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337680_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod135.html#inst_tag_27882" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45310" id="tag_urg_inst_45310">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132795" id="tag_urg_inst_132795">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1918" id="tag_urg_inst_1918">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1917" id="tag_urg_inst_1917">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165293" id="tag_urg_inst_165293">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165294" id="tag_urg_inst_165294">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337681'>
<hr>
<a name="inst_tag_337681"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337681" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337681_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337681_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337681_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod135.html#inst_tag_27882" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45311" id="tag_urg_inst_45311">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132796" id="tag_urg_inst_132796">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1920" id="tag_urg_inst_1920">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1919" id="tag_urg_inst_1919">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165295" id="tag_urg_inst_165295">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165296" id="tag_urg_inst_165296">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337682'>
<hr>
<a name="inst_tag_337682"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337682" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337682_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337682_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337682_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod135.html#inst_tag_27882" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45312" id="tag_urg_inst_45312">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132797" id="tag_urg_inst_132797">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1922" id="tag_urg_inst_1922">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1921" id="tag_urg_inst_1921">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165297" id="tag_urg_inst_165297">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165298" id="tag_urg_inst_165298">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337683'>
<hr>
<a name="inst_tag_337683"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337683" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337683_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337683_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337683_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1007.html#inst_tag_305790" >Switch14Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45315" id="tag_urg_inst_45315">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132799" id="tag_urg_inst_132799">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1928" id="tag_urg_inst_1928">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1927" id="tag_urg_inst_1927">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165302" id="tag_urg_inst_165302">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165303" id="tag_urg_inst_165303">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337684'>
<hr>
<a name="inst_tag_337684"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337684" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337684_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337684_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337684_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1018.html#inst_tag_306074" >Switch13Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45317" id="tag_urg_inst_45317">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132800" id="tag_urg_inst_132800">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1932" id="tag_urg_inst_1932">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1931" id="tag_urg_inst_1931">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165305" id="tag_urg_inst_165305">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165306" id="tag_urg_inst_165306">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337685'>
<hr>
<a name="inst_tag_337685"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_337685" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337685_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337685_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337685_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod811.html#inst_tag_257228" >ddr_axi_s1_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45319" id="tag_urg_inst_45319">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132801" id="tag_urg_inst_132801">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1936" id="tag_urg_inst_1936">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1935" id="tag_urg_inst_1935">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165308" id="tag_urg_inst_165308">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165309" id="tag_urg_inst_165309">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337687'>
<hr>
<a name="inst_tag_337687"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337687" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.61</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337687_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337687_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337687_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.07</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.20</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod543.html#inst_tag_187465" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45328" id="tag_urg_inst_45328">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132803" id="tag_urg_inst_132803">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1954" id="tag_urg_inst_1954">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1953" id="tag_urg_inst_1953">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165319" id="tag_urg_inst_165319">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165320" id="tag_urg_inst_165320">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337686'>
<hr>
<a name="inst_tag_337686"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337686" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.69</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337686_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337686_Toggle" >  1.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337686_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.13</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod18.html#inst_tag_338" >Link_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45321" id="tag_urg_inst_45321">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132802" id="tag_urg_inst_132802">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1940" id="tag_urg_inst_1940">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1939" id="tag_urg_inst_1939">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165311" id="tag_urg_inst_165311">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165312" id="tag_urg_inst_165312">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_337672'>
<hr>
<a name="inst_tag_337672"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_337672" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.72</td>
<td class="s7 cl rt"><a href="mod1080.html#inst_tag_337672_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1080.html#inst_tag_337672_Toggle" >  1.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1080.html#inst_tag_337672_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.15</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.51</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod675.html#inst_tag_216397" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod238.html#inst_tag_45288" id="tag_urg_inst_45288">Rf</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_132783" id="tag_urg_inst_132783">urs</a></td>
<td class="s7 cl rt"> 77.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1874" id="tag_urg_inst_1874">urs43</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod58.html#inst_tag_1873" id="tag_urg_inst_1873">urs44</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165259" id="tag_urg_inst_165259">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_165260" id="tag_urg_inst_165260">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_04b311ab'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1080.html" >rsnoc_z_H_R_T_Aca_U_Ru_04b311ab</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1080.html" >rsnoc_z_H_R_T_Aca_U_Ru_04b311ab</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">35</td>
<td class="rt">1.52  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">29</td>
<td class="rt">2.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">22</td>
<td class="rt">4.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">17</td>
<td class="rt">6.97  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">13</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">12</td>
<td class="rt">1.33  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RegDataIn[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RegDataIn[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RegDataIn[108:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1080.html" >rsnoc_z_H_R_T_Aca_U_Ru_04b311ab</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337673'>
<a name="inst_tag_337673_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337673" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337673_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337673" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337673_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337673" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337674'>
<a name="inst_tag_337674_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337674" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337674_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337674" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337674_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337674" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337675'>
<a name="inst_tag_337675_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337675" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337675_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337675" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337675_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337675" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337676'>
<a name="inst_tag_337676_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337676" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337676_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337676" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337676_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337676" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337677'>
<a name="inst_tag_337677_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337677" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337677_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337677" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337677_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337677" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337678'>
<a name="inst_tag_337678_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337678" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337678_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337678" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337678_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337678" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337679'>
<a name="inst_tag_337679_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337679" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337679_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337679" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337679_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337679" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337680'>
<a name="inst_tag_337680_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337680" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337680_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337680" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337680_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337680" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337681'>
<a name="inst_tag_337681_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337681" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337681_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337681" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337681_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337681" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337682'>
<a name="inst_tag_337682_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337682" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337682_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337682" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337682_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337682" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337683'>
<a name="inst_tag_337683_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337683" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337683_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337683" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337683_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337683" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337684'>
<a name="inst_tag_337684_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337684" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337684_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337684" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337684_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337684" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337685'>
<a name="inst_tag_337685_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337685" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337685_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337685" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337685_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337685" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337687'>
<a name="inst_tag_337687_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337687" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337687_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337687" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">25</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">19</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">17</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">12</td>
<td class="rt">4.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">8</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">7</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337687_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337687" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337686'>
<a name="inst_tag_337686_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337686" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337686_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337686" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">31</td>
<td class="rt">1.35  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">25</td>
<td class="rt">2.18  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">20</td>
<td class="rt">4.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">15</td>
<td class="rt">6.15  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">11</td>
<td class="rt">0.61  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">10</td>
<td class="rt">1.11  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RegDataIn[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RegDataIn[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RegDataIn[108:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337686_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337686" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_337672'>
<a name="inst_tag_337672_Line"></a>
<b>Line Coverage for Instance : <a href="mod1080.html#inst_tag_337672" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9250</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9283</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9288</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9293</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9303</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9322</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9249                    	input          Sys_Clk_RetRstN       ;
9250       1/1          	input          Sys_Clk_RstN          ;
9251       1/1          	input          Sys_Clk_Tm            ;
9252       1/1          	output         Sys_Pwr_Idle          ;
9253       1/1          	output         Sys_Pwr_WakeUp        ;
                        MISSING_ELSE
9254                    	output         WakeUp_Other          ;
9255                    	output         WakeUp_Rx             ;
9256                    	wire [2:0]   u_4f0             ;
9257                    	wire [2:0]   u_7d1d            ;
9258                    	reg          u_ecd1            ;
9259                    	wire         Pwr_RstFsm_Idle   ;
9260                    	wire         Pwr_RstFsm_WakeUp ;
9261                    	wire         PwrOn             ;
9262                    	wire         PwrOnRst          ;
9263                    	wire [2:0]   RdCntBin          ;
9264                    	wire [2:0]   RdCntSync         ;
9265                    	reg  [109:0] RdData_0          ;
9266                    	reg  [109:0] RegData_0         ;
9267                    	reg  [109:0] RegData_1         ;
9268       1/1          	reg  [109:0] RegData_2         ;
9269       1/1          	reg  [109:0] RegData_3         ;
9270       1/1          	reg  [109:0] RegData_4         ;
9271       1/1          	reg  [109:0] RegData_5         ;
                        MISSING_ELSE
9272                    	wire [109:0] RegDataIn         ;
9273       1/1          	wire         RegWr             ;
9274       1/1          	wire         RxPwrOnRstAckSync ;
9275       1/1          	wire         TxPwrOnRstSync    ;
9276       <font color = "red">0/1     ==>  	wire         WakeUpPwr         ;</font>
                        MISSING_ELSE
9277                    	reg  [2:0]   WrCnt             ;
9278       1/1          	wire [2:0]   WrCntBin          ;
9279       1/1          	wire         WrEmpty           ;
9280       1/1          	wire         WrFull            ;
9281       <font color = "red">0/1     ==>  	reg  [2:0]   WrPtr             ;</font>
                        MISSING_ELSE
9282                    	assign u_7d1d = Int_RdPtr;
9283       1/1          	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
9284       1/1          	assign u_4f0 = WrCntBin + 3'b001;
9285       1/1          	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
9286       <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
9287                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9288       1/1          	,	.Clk_En( Sys_Clk_En )
9289       1/1          	,	.Clk_EnS( Sys_Clk_EnS )
9290       1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9291       <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
9292                    	,	.Clk_Tm( Sys_Clk_Tm )
9293       1/1          	,	.I( Int_RxCtl_PwrOnRstAck )
9294       1/1          	,	.O( RxPwrOnRstAckSync )
9295       1/1          	);
9296       <font color = "red">0/1     ==>  	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(</font>
                        MISSING_ELSE
9297                    		.ExtPwrOnRst( Int_RxCtl_PwrOnRst )
9298       1/1          	,	.LclPwrOnRst( PwrOnRst )
9299       1/1          	,	.PwrOnRstAck( RxPwrOnRstAckSync )
9300       1/1          	,	.Sys_Clk( Sys_Clk )
9301       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
9302                    	,	.Sys_Clk_En( Sys_Clk_En )
9303       1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
9304       <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
9305       <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
9306       <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
9307       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )</font>
9308       <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )</font>
9309       1/1          	);
9310       <font color = "red">0/1     ==>  	assign PwrOn = TxPwrOnRstSync &amp; PwrOnRst;</font>
9311                    	assign WrFull = WrCntBin == RdCntBin + 3'b110;
9312                    	assign RegWr = ~ WrFull &amp; Rx_Vld;
9313                    	assign Int_Data = RdData_0;
9314                    	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs43(
9315                    		.Clk( Sys_Clk )
9316                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9317                    	,	.Clk_En( Sys_Clk_En )
9318                    	,	.Clk_EnS( Sys_Clk_EnS )
9319                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9320                    	,	.Clk_RstN( Sys_Clk_RstN )
9321                    	,	.Clk_Tm( Sys_Clk_Tm )
9322       1/1          	,	.I( Int_TxCtl_PwrOnRst )
9323       1/1          	,	.O( TxPwrOnRstSync )
9324       1/1          	);
</pre>
<hr>
<a name="inst_tag_337672_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1080.html#inst_tag_337672" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2296</td>
<td class="rt">33</td>
<td class="rt">1.44  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1148</td>
<td class="rt">27</td>
<td class="rt">2.35  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1148</td>
<td class="rt">6</td>
<td class="rt">0.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">21</td>
<td class="rt">4.30  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">16</td>
<td class="rt">6.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">5</td>
<td class="rt">2.05  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1808</td>
<td class="rt">12</td>
<td class="rt">0.66  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">904</td>
<td class="rt">11</td>
<td class="rt">1.22  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">904</td>
<td class="rt">1</td>
<td class="rt">0.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[98:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_5[108:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[98:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RegDataIn[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RegDataIn[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RegDataIn[108:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_337672_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1080.html#inst_tag_337672" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9283</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9288</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9293</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9303</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9250       	input          Sys_Clk_RstN          ;
           	<font color = "green">-1-</font>                                      
9251       	input          Sys_Clk_Tm            ;
           <font color = "green">	==></font>
9252       	output         Sys_Pwr_Idle          ;
           	<font color = "green">-2-</font>                                      
9253       	output         Sys_Pwr_WakeUp        ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9268       	reg  [109:0] RegData_2         ;
           	<font color = "green">-1-</font>                                
9269       	reg  [109:0] RegData_3         ;
           <font color = "green">	==></font>
9270       	reg  [109:0] RegData_4         ;
           	<font color = "green">-2-</font>                                
9271       	reg  [109:0] RegData_5         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9273       	wire         RegWr             ;
           	<font color = "green">-1-</font>                                
9274       	wire         RxPwrOnRstAckSync ;
           <font color = "green">	==></font>
9275       	wire         TxPwrOnRstSync    ;
           	<font color = "red">-2-</font>                                
9276       	wire         WakeUpPwr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9278       	wire [2:0]   WrCntBin          ;
           	<font color = "green">-1-</font>                                
9279       	wire         WrEmpty           ;
           <font color = "green">	==></font>
9280       	wire         WrFull            ;
           	<font color = "red">-2-</font>                                
9281       	reg  [2:0]   WrPtr             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9283       	assign RegDataIn = { Rx_Head , Rx_Tail , Rx_Data };
           	<font color = "green">-1-</font>                                                   
9284       	assign u_4f0 = WrCntBin + 3'b001;
           <font color = "green">	==></font>
9285       	rsnoc_z_T_C_S_C_L_R_Rs_V0_1 urs44(
           	<font color = "red">-2-</font>                                  
9286       		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9288       	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
9289       	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
9290       	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
9291       	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9293       	,	.I( Int_RxCtl_PwrOnRstAck )
           	<font color = "green">-1-</font> 	                           
9294       	,	.O( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9295       	);
           	<font color = "red">-2-</font>  
9296       	rsnoc_z_H_R_T_Aca_U_Rcf_cb06be96 Rf(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9298       	,	.LclPwrOnRst( PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9299       	,	.PwrOnRstAck( RxPwrOnRstAckSync )
           <font color = "green">	==></font>
9300       	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
9301       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9303       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                           
9304       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
9305       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
9306       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
9307       	,	.Sys_Pwr_Idle( Pwr_RstFsm_Idle )
           <font color = "red">	==></font>
9308       	,	.Sys_Pwr_WakeUp( Pwr_RstFsm_WakeUp )
           <font color = "red">	==></font>
9309       	);
           <font color = "green">	==></font>
9310       	assign PwrOn = TxPwrOnRstSync & PwrOnRst;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9322       	,	.I( Int_TxCtl_PwrOnRst )
           	<font color = "green">-1-</font> 	                        
9323       	,	.O( TxPwrOnRstSync )
           <font color = "green">	==></font>
9324       	);
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_337672">
    <li>
      <a href="#inst_tag_337672_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337672_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337672_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337673">
    <li>
      <a href="#inst_tag_337673_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337673_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337673_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337674">
    <li>
      <a href="#inst_tag_337674_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337674_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337674_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337675">
    <li>
      <a href="#inst_tag_337675_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337675_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337675_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337676">
    <li>
      <a href="#inst_tag_337676_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337676_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337676_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337677">
    <li>
      <a href="#inst_tag_337677_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337677_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337677_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337678">
    <li>
      <a href="#inst_tag_337678_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337678_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337678_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337679">
    <li>
      <a href="#inst_tag_337679_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337679_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337679_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337680">
    <li>
      <a href="#inst_tag_337680_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337680_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337680_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337681">
    <li>
      <a href="#inst_tag_337681_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337681_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337681_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337682">
    <li>
      <a href="#inst_tag_337682_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337682_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337682_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337683">
    <li>
      <a href="#inst_tag_337683_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337683_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337683_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337684">
    <li>
      <a href="#inst_tag_337684_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337684_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337684_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337685">
    <li>
      <a href="#inst_tag_337685_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337685_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337685_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337686">
    <li>
      <a href="#inst_tag_337686_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337686_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337686_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_337687">
    <li>
      <a href="#inst_tag_337687_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_337687_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_337687_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Ru_04b311ab">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
