{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 01:16:20 2022 " "Info: Processing started: Wed May 25 01:16:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd " "Warning: Entity \"divide\" obtained from \"D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../divide/divide.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../divide/divide.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide-arc " "Info: Found design unit 1: divide-arc" {  } { { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divide " "Info: Found entity 1: divide" {  } { { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ring_bell/ring_bell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ring_bell/ring_bell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_bell-arc " "Info: Found design unit 1: ring_bell-arc" {  } { { "../ring_bell/ring_bell.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/ring_bell/ring_bell.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ring_bell " "Info: Found entity 1: ring_bell" {  } { { "../ring_bell/ring_bell.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/ring_bell/ring_bell.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../display/display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../display/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arc " "Info: Found design unit 1: display-arc" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../two_four_trans/two_four_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../two_four_trans/two_four_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_four_trans-arc " "Info: Found design unit 1: two_four_trans-arc" {  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 two_four_trans " "Info: Found entity 1: two_four_trans" {  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../count_60/count_60.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../count_60/count_60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_60-arc " "Info: Found design unit 1: count_60-arc" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count_60 " "Info: Found entity 1: count_60" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../count_24/count_24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../count_24/count_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_24-arc " "Info: Found design unit 1: count_24-arc" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count_24 " "Info: Found entity 1: count_24" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-art " "Info: Found design unit 1: clock-art" {  } { { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Info: Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:u1 " "Info: Elaborating entity \"divide\" for hierarchy \"divide:u1\"" {  } { { "clock.vhd" "u1" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_60 count_60:u2 " "Info: Elaborating entity \"count_60\" for hierarchy \"count_60:u2\"" {  } { { "clock.vhd" "u2" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_24 count_24:u4 " "Info: Elaborating entity \"count_24\" for hierarchy \"count_24:u4\"" {  } { { "clock.vhd" "u4" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_four_trans two_four_trans:u5 " "Info: Elaborating entity \"two_four_trans\" for hierarchy \"two_four_trans:u5\"" {  } { { "clock.vhd" "u5" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_bell ring_bell:u6 " "Info: Elaborating entity \"ring_bell\" for hierarchy \"ring_bell:u6\"" {  } { { "clock.vhd" "u6" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u7 " "Info: Elaborating entity \"display\" for hierarchy \"display:u7\"" {  } { { "clock.vhd" "u7" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Info: Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "display:u7\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display:u7\|Mux0\"" {  } { { "../display/display.vhd" "Mux0" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "display:u7\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display:u7\|Mux1\"" {  } { { "../display/display.vhd" "Mux1" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "display:u7\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display:u7\|Mux2\"" {  } { { "../display/display.vhd" "Mux2" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "display:u7\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display:u7\|Mux3\"" {  } { { "../display/display.vhd" "Mux3" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "display:u7\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display:u7\|Mux4\"" {  } { { "../display/display.vhd" "Mux4" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "display:u7\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display:u7\|Mux5\"" {  } { { "../display/display.vhd" "Mux5" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "display:u7\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display:u7\|Mux6\"" {  } { { "../display/display.vhd" "Mux6" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "two_four_trans:u5\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"two_four_trans:u5\|Mux0\"" {  } { { "../two_four_trans/two_four_trans.vhd" "Mux0" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "two_four_trans:u5\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"two_four_trans:u5\|Mux1\"" {  } { { "../two_four_trans/two_four_trans.vhd" "Mux1" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "two_four_trans:u5\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"two_four_trans:u5\|Mux2\"" {  } { { "../two_four_trans/two_four_trans.vhd" "Mux2" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "display:u7\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"display:u7\|lpm_mux:Mux0\"" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:u7\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"display:u7\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lpc " "Info: Found entity 1: mux_lpc" {  } { { "db/mux_lpc.tdf" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/db/mux_lpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "display:u7\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"display:u7\|lpm_mux:Mux1\"" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:u7\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"display:u7\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "display:u7\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"display:u7\|lpm_mux:Mux2\"" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:u7\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"display:u7\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "display:u7\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"display:u7\|lpm_mux:Mux3\"" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:u7\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"display:u7\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "display:u7\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"display:u7\|lpm_mux:Mux4\"" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:u7\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"display:u7\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "display:u7\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"display:u7\|lpm_mux:Mux5\"" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:u7\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"display:u7\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "display:u7\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"display:u7\|lpm_mux:Mux6\"" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:u7\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"display:u7\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "two_four_trans:u5\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"two_four_trans:u5\|lpm_mux:Mux0\"" {  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "two_four_trans:u5\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"two_four_trans:u5\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0oc " "Info: Found entity 1: mux_0oc" {  } { { "db/mux_0oc.tdf" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/db/mux_0oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "two_four_trans:u5\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"two_four_trans:u5\|lpm_mux:Mux1\"" {  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "two_four_trans:u5\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"two_four_trans:u5\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "two_four_trans:u5\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"two_four_trans:u5\|lpm_mux:Mux2\"" {  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "two_four_trans:u5\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"two_four_trans:u5\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 01:16:20 2022 " "Info: Processing ended: Wed May 25 01:16:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
