Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr  7 18:02:02 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xcku5pffvb676-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 70912 |     0 |    216960 | 32.68 |
|   LUT as Logic             | 70658 |     0 |    216960 | 32.57 |
|   LUT as Memory            |   254 |     0 |     99840 |  0.25 |
|     LUT as Distributed RAM |   254 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| CLB Registers              | 29944 |     0 |    433920 |  6.90 |
|   Register as Flip Flop    | 29943 |     0 |    433920 |  6.90 |
|   Register as Latch        |     1 |     0 |    433920 | <0.01 |
| CARRY8                     |  1039 |     0 |     27120 |  3.83 |
| F7 Muxes                   |  3464 |     0 |    108480 |  3.19 |
| F8 Muxes                   |  1178 |     0 |     54240 |  2.17 |
| F9 Muxes                   |     0 |     0 |     27120 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 341   |          Yes |           - |          Set |
| 15254 |          Yes |           - |        Reset |
| 211   |          Yes |         Set |            - |
| 14138 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        | 12349 |     0 |     27120 | 45.53 |
|   CLBL                                     |  6691 |     0 |           |       |
|   CLBM                                     |  5658 |     0 |           |       |
| LUT as Logic                               | 70658 |     0 |    216960 | 32.57 |
|   using O5 output only                     |   395 |       |           |       |
|   using O6 output only                     | 62011 |       |           |       |
|   using O5 and O6                          |  8252 |       |           |       |
| LUT as Memory                              |   254 |     0 |     99840 |  0.25 |
|   LUT as Distributed RAM                   |   254 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   254 |       |           |       |
|     using O5 and O6                        |     0 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| CLB Registers                              | 29944 |     0 |    433920 |  6.90 |
|   Register driven from within the CLB      | 13413 |       |           |       |
|   Register driven from outside the CLB     | 16531 |       |           |       |
|     LUT in front of the register is unused |  6423 |       |           |       |
|     LUT in front of the register is used   | 10108 |       |           |       |
| Unique Control Sets                        |  1121 |       |     54240 |  2.07 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  213 |     0 |       480 | 44.38 |
|   RAMB36/FIFO*    |   64 |     0 |       480 | 13.33 |
|     RAMB36E2 only |   64 |       |           |       |
|   RAMB18          |  298 |     0 |       960 | 31.04 |
|     RAMB18E2 only |  298 |       |           |       |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1824 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   10 |    10 |       280 |  3.57 |
| HPIOB_M          |    1 |     1 |        96 |  1.04 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |        96 |  1.04 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    6 |     6 |        36 | 16.67 |
|   INPUT          |    4 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    2 |     2 |        36 |  5.56 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |       256 |  2.34 |
|   BUFGCE             |    6 |     0 |       112 |  5.36 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| LUT6      | 42247 |                 CLB |
| FDCE      | 15253 |            Register |
| FDRE      | 14138 |            Register |
| LUT5      | 14076 |                 CLB |
| LUT4      |  9528 |                 CLB |
| LUT3      |  7982 |                 CLB |
| LUT2      |  4752 |                 CLB |
| MUXF7     |  3464 |                 CLB |
| MUXF8     |  1178 |                 CLB |
| CARRY8    |  1039 |                 CLB |
| FDPE      |   341 |            Register |
| LUT1      |   325 |                 CLB |
| RAMB18E2  |   298 |           Block Ram |
| RAMS64E   |   254 |                 CLB |
| FDSE      |   211 |            Register |
| RAMB36E2  |    64 |           Block Ram |
| IBUFCTRL  |     7 |              Others |
| INBUF     |     6 |                 I/O |
| BUFGCE    |     6 |               Clock |
| OBUF      |     2 |                 I/O |
| LDCE      |     1 |            Register |
| DIFFINBUF |     1 |                 I/O |
+-----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


