// Seed: 4216433893
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = id_4;
  module_0();
  assign id_1 = id_6;
endmodule
module module_2 (
    output supply1 id_0,
    input tri1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    output wire id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply0 id_11,
    input uwire id_12,
    output tri id_13,
    inout wor id_14,
    output wand id_15,
    input supply0 id_16,
    input wor id_17,
    input tri1 id_18,
    input wand id_19,
    input uwire id_20,
    input wor id_21
);
  wire id_23;
  module_0();
endmodule
