<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xqspips_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xqspips_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains the identifiers and basic HW access driver functions (or macros) that can be used to access the device. Other driver functions are defined in xqspips.h.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who Date     Changes
 ----- --- -------- -----------------------------------------------
 1.00  sdm 11/25/10 First release
 2.00a ka  07/25/12 Added a few register defines for CR 670297
		     and removed some defines of reserved fields for
		     CR 671468
		     Added define XQSPIPS_CR_HOLD_B_MASK for Holdb_dr
		     bit in Configuration register.
 2.01a sg  02/03/13 Added defines for DelayNss,Rx Watermark,Interrupts
		     which need write to clear. Removed Read zeros mask from
		     LQSPI Config register.
 2.03a hk  08/22/13 Added prototypes of API's for QSPI reset and
                    linear mode initialization for boot. Added related
                    constant definitions.</pre><p>
<pre> </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_assert.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<code>#include &quot;xparameters.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Register Map</h2></td></tr>
<tr><td colspan="2">Register offsets from the base address of an QSPI device. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#a50254a1bdc5a90516cd8d6e7ae294c4">XQSPIPS_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#ca1a8b06d2ed07b8b0fedd5fcb06108c">XQSPIPS_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#a02ca5e415aaae14a6696012864a5812">XQSPIPS_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#6a6ed3d45561aaed99e86ed0f11e7523">XQSPIPS_IDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0c</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#7586fb8663e1aa7c5f42b7d8de593d47">XQSPIPS_IMR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#de024315f68655d2c2d1193c4409d42a">XQSPIPS_ER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#0f3a3de97591a8751d0326197f77d339">XQSPIPS_DR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#2e45adbc3b20f9810460bb6dacb11d37">XQSPIPS_TXD_00_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#518daa95ab8ddba56070cdeaa31197fb">XQSPIPS_RXD_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#d44b7fb9d953446d160e3a42f929ac48">XQSPIPS_SICR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#d7b608859ab0250a73cdda4a29cd7a32">XQSPIPS_TXWR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#3680488437fb37fc8c13687c90afabdb">XQSPIPS_RXWR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#a4b5a5012745fc862f96ffb797826f0d">XQSPIPS_GPIO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#edc62b36db26718c7b6be3714bf0d883">XQSPIPS_LPBK_DLY_ADJ_OFFSET</a>&nbsp;&nbsp;&nbsp;0x38</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#14abb8e875bcb2b8f3aafebd1b30da9a">XQSPIPS_TXD_01_OFFSET</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#8b501ab2dee22092fa0ea883a639c93a">XQSPIPS_TXD_10_OFFSET</a>&nbsp;&nbsp;&nbsp;0x84</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#c8a02c7fb3ce8c50a5b9aa99943c55ae">XQSPIPS_TXD_11_OFFSET</a>&nbsp;&nbsp;&nbsp;0x88</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#a34e142ef1dd1d0cc499099468d24dbe">XQSPIPS_LQSPI_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0xA0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#4739751a465e401463375e15194f5cec">XQSPIPS_LQSPI_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0xA4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#665c53685b963b176392c8ce2c3fcfd4">XQSPIPS_MOD_ID_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFC</td></tr>

<tr><td colspan="2"><br><h2>Configuration Register</h2></td></tr>
<tr><td colspan="2">This register contains various control bits that affect the operation of the QSPI device. Read/Write. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#52b345d8ba721794ffb59d56fdea0889">XQSPIPS_CR_IFMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#466ad16e519d6e3654b1aee4beec9dd9">XQSPIPS_CR_ENDIAN_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#e19bad365559c7c4ca0b44f8ce735f92">XQSPIPS_CR_MANSTRT_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#1b3fb3fcfca14030ffef42c13fbd420b">XQSPIPS_CR_MANSTRTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#edd3e2b0b23f32c7fafe602c9d9bf9ca">XQSPIPS_CR_SSFORCE_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#d2aaa73792e3025c4da58141b54b52fe">XQSPIPS_CR_SSCTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#93f8596e5609cf7121e595f116a4159b">XQSPIPS_CR_SSCTRL_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#a23333eb3fdd4b6381ea0758245b822c">XQSPIPS_CR_DATA_SZ_MASK</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#a5d0225e60f9b46577e8910f7950ad42">XQSPIPS_CR_PRESC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#f34f0bfd5df605764b54d261b021ab31">XQSPIPS_CR_PRESC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#b49f7f11c25ee9cbb395dc75f07627a8">XQSPIPS_CR_PRESC_MAXIMUM</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#23703b2b911d5848589646be58bae463">XQSPIPS_CR_CPHA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#9d6c0cab635ec00de4d7111f6947ca41">XQSPIPS_CR_CPOL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#4f34c8c7ef3801d0f3a563d55e678772">XQSPIPS_CR_MSTREN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#2fd8974138ad8afde2407fba295d98c5">XQSPIPS_CR_HOLD_B_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0a09143fc9f2b50d71d3697298393a00"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_RESET_STATE" ref="0a09143fc9f2b50d71d3697298393a00" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XQSPIPS_CR_RESET_STATE</b></td></tr>

<tr><td colspan="2"><br><h2>QSPI Interrupt Registers</h2></td></tr>
<tr><td colspan="2"><b>QSPI Status Register</b><p>
This register holds the interrupt status flags for an QSPI device. Some of the flags are level triggered, which means that they are set as long as the interrupt condition exists. Other flags are edge triggered, which means they are set once the interrupt condition occurs and remain set until they are cleared by software. The interrupts are cleared by writing a '1' to the interrupt bit position in the Status Register. Read/Write.<p>
<b>QSPI Interrupt Enable Register</b><p>
This register is used to enable chosen interrupts for an QSPI device. Writing a '1' to a bit in this register sets the corresponding bit in the QSPI Interrupt Mask register. Write only.<p>
<b>QSPI Interrupt Disable Register </b><p>
This register is used to disable chosen interrupts for an QSPI device. Writing a '1' to a bit in this register clears the corresponding bit in the QSPI Interrupt Mask register. Write only.<p>
<b>QSPI Interrupt Mask Register</b><p>
This register shows the enabled/disabled interrupts of an QSPI device. Read only.<p>
All four registers have the same bit definitions. They are only defined once for each of the Interrupt Enable Register, Interrupt Disable Register, Interrupt Mask Register, and Channel Interrupt Status Register <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#339722b24f9f7af2ca588ee72b7eb0e1">XQSPIPS_IXR_TXUF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#fe57243d50123ba400ebf2877f4a761c">XQSPIPS_IXR_RXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#1cd6995d6d621acc7c4c49241668065c">XQSPIPS_IXR_RXNEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#b8e3aeb95a37e676732548e1955eef1d">XQSPIPS_IXR_TXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#ee2f36250f0dda308ee0b88a9835a7b6">XQSPIPS_IXR_TXOW_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#845bf75b0218cbefdeeab7fb731430d2">XQSPIPS_IXR_RXOVR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#f4c1fbece30abedead05ae860e168704">XQSPIPS_IXR_DFLT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000025</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#386f6c6d08c1bc93fc84a56c1a9d43e0">XQSPIPS_IXR_WR_TO_CLR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000041</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#1626bd5832877dd10d61e2b15a257f52">XQSPIPS_ISR_RESET_STATE</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#9651ca62622e3f0b633bcbd9ca02b1b1">XQSPIPS_IXR_DISABLE_ALL</a>&nbsp;&nbsp;&nbsp;0x0000007D</td></tr>

<tr><td colspan="2"><br><h2>Enable Register</h2></td></tr>
<tr><td colspan="2">This register is used to enable or disable an QSPI device. Read/Write <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#9e6588bfb7096f49e5e8498f230db4da">XQSPIPS_ER_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Delay Register</h2></td></tr>
<tr><td colspan="2">This register is used to program timing delays in slave mode. Read/Write <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#8a670f3028d1ca97f94ebef2f4d86d61">XQSPIPS_DR_NSS_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#f315228898c1f7193e8c901ac859f869">XQSPIPS_DR_NSS_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#eb85da8440485365603b6e12571579e7">XQSPIPS_DR_BTWN_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#bdf30437b36ad8c3fa88ed3d7e4feb5c">XQSPIPS_DR_BTWN_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#a213eca6a94e454e94b4b0972b6fd48f">XQSPIPS_DR_AFTER_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#e39709f93adad674122eb70ec75abab9">XQSPIPS_DR_AFTER_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#00e29f9d60182137ea33e257e4750b19">XQSPIPS_DR_INIT_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td colspan="2"><br><h2>Slave Idle Count Registers</h2></td></tr>
<tr><td colspan="2">This register defines the number of pclk cycles the slave waits for a the QSPI clock to become stable in quiescent state before it can detect the start of the next transfer in CPHA = 1 mode. Read/Write <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#f22a9d8a7677d5365fd720593207ae2a">XQSPIPS_SICR_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td colspan="2"><br><h2>Transmit FIFO Watermark Register</h2></td></tr>
<tr><td colspan="2">This register defines the watermark setting for the Transmit FIFO. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#15777f8702daefaf62e4c8523256729b">XQSPIPS_TXWR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#d70a6bc39c423d557351c9c1face70cc">XQSPIPS_TXWR_RESET_VALUE</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Receive FIFO Watermark Register</h2></td></tr>
<tr><td colspan="2">This register defines the watermark setting for the Receive FIFO. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#a55f1ac64ba274a58fbe93a0d93001a7">XQSPIPS_RXWR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#d38f8a0833f11f8af227a72ac0d77ee8">XQSPIPS_RXWR_RESET_VALUE</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>FIFO Depth</h2></td></tr>
<tr><td colspan="2">This macro provides the depth of transmit FIFO and receive FIFO. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#1607a9624977505ab8ca6b381b3d32d4">XQSPIPS_FIFO_DEPTH</a>&nbsp;&nbsp;&nbsp;63</td></tr>

<tr><td colspan="2"><br><h2>Linear QSPI Configuration Register</h2></td></tr>
<tr><td colspan="2">This register contains various control bits that affect the operation of the Linear QSPI controller. Read/Write. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#ff53774fe0cf607c3f67537a62f1c6a0">XQSPIPS_LQSPI_CR_LINEAR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#7a555190ecd24d6a1c05ca01dad68141">XQSPIPS_LQSPI_CR_TWO_MEM_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#8b0c2f4c2d9b159bfb67d07c3e394e89">XQSPIPS_LQSPI_CR_SEP_BUS_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#324588423a76ffb1bef591643abed3f5">XQSPIPS_LQSPI_CR_U_PAGE_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#306b470310534cf63badd06942064c6a">XQSPIPS_LQSPI_CR_MODE_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#ff6d8c6758c72539d7f970e711fd2ebe">XQSPIPS_LQSPI_CR_MODE_ON_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#80e6e394a530c5011efefde95f9c59d8">XQSPIPS_LQSPI_CR_MODE_BITS_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#a515f7b2d12418a41bdbd21d5e91a919">XQSPIPS_LQSPI_CR_DUMMY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000700</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#6e3b6dc449aaf64e7356342b35c52279">XQSPIPS_LQSPI_CR_INST_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#97ca026ce085142d362555d1b1c437d4">XQSPIPS_LQSPI_CR_RST_STATE</a>&nbsp;&nbsp;&nbsp;0x8000016B</td></tr>

<tr><td colspan="2"><br><h2>Linear QSPI Status Register</h2></td></tr>
<tr><td colspan="2">This register contains various status bits of the Linear QSPI controller. Read/Write. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#22c6e0f15e0110f92f23061912ae2bc3">XQSPIPS_LQSPI_SR_D_FSM_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#85538e5cddd94fafcc5eadaf95360ee8">XQSPIPS_LQSPI_SR_WR_RECVD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td colspan="2"><br><h2>Loopback Delay Adjust Register</h2></td></tr>
<tr><td colspan="2">This register contains various bit masks of Loopback Delay Adjust Register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#52fa7858bc4c4685e3bcc7caa4180fd5">XQSPIPS_LPBK_DLY_ADJ_USE_LPBK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#dd6eacb439de4c4e766be17bb2d07c64">XQspiPs_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XQspiPs_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#1b24b50fd5b479817eb93eb0ca50d1a9">XQspiPs_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;XQspiPs_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#62e48f92dce583b308c66581783f2f8b">XQspiPs_ResetHw</a> (u32 BaseAddress)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspips__hw_8h.html#73575366a447cc0fe34ea0fdff7efac0">XQspiPs_LinearInit</a> (u32 BaseAddress)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="23703b2b911d5848589646be58bae463"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_CPHA_MASK" ref="23703b2b911d5848589646be58bae463" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_CPHA_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Phase Configuration     </td>
  </tr>
</table>
<a class="anchor" name="9d6c0cab635ec00de4d7111f6947ca41"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_CPOL_MASK" ref="9d6c0cab635ec00de4d7111f6947ca41" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_CPOL_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Polarity Configuration     </td>
  </tr>
</table>
<a class="anchor" name="a23333eb3fdd4b6381ea0758245b822c"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_DATA_SZ_MASK" ref="a23333eb3fdd4b6381ea0758245b822c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_DATA_SZ_MASK&nbsp;&nbsp;&nbsp;0x000000C0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Size of word to be transferred     </td>
  </tr>
</table>
<a class="anchor" name="466ad16e519d6e3654b1aee4beec9dd9"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_ENDIAN_MASK" ref="466ad16e519d6e3654b1aee4beec9dd9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_ENDIAN_MASK&nbsp;&nbsp;&nbsp;0x04000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx/Rx FIFO endianness     </td>
  </tr>
</table>
<a class="anchor" name="2fd8974138ad8afde2407fba295d98c5"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_HOLD_B_MASK" ref="2fd8974138ad8afde2407fba295d98c5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_HOLD_B_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
HOLD_B Pin Drive Enable     </td>
  </tr>
</table>
<a class="anchor" name="52b345d8ba721794ffb59d56fdea0889"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_IFMODE_MASK" ref="52b345d8ba721794ffb59d56fdea0889" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_IFMODE_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Flash mem interface mode     </td>
  </tr>
</table>
<a class="anchor" name="e19bad365559c7c4ca0b44f8ce735f92"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_MANSTRT_MASK" ref="e19bad365559c7c4ca0b44f8ce735f92" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_MANSTRT_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Manual Transmission Start     </td>
  </tr>
</table>
<a class="anchor" name="1b3fb3fcfca14030ffef42c13fbd420b"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_MANSTRTEN_MASK" ref="1b3fb3fcfca14030ffef42c13fbd420b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_MANSTRTEN_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Manual Transmission Start Enable     </td>
  </tr>
</table>
<a class="anchor" name="4f34c8c7ef3801d0f3a563d55e678772"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_MSTREN_MASK" ref="4f34c8c7ef3801d0f3a563d55e678772" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_MSTREN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Mode Enable     </td>
  </tr>
</table>
<a class="anchor" name="a50254a1bdc5a90516cd8d6e7ae294c4"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_OFFSET" ref="a50254a1bdc5a90516cd8d6e7ae294c4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_OFFSET&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Configuration Register     </td>
  </tr>
</table>
<a class="anchor" name="a5d0225e60f9b46577e8910f7950ad42"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_PRESC_MASK" ref="a5d0225e60f9b46577e8910f7950ad42" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_PRESC_MASK&nbsp;&nbsp;&nbsp;0x00000038          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Prescaler Setting     </td>
  </tr>
</table>
<a class="anchor" name="b49f7f11c25ee9cbb395dc75f07627a8"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_PRESC_MAXIMUM" ref="b49f7f11c25ee9cbb395dc75f07627a8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_PRESC_MAXIMUM&nbsp;&nbsp;&nbsp;0x07          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Prescaler maximum value     </td>
  </tr>
</table>
<a class="anchor" name="f34f0bfd5df605764b54d261b021ab31"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_PRESC_SHIFT" ref="f34f0bfd5df605764b54d261b021ab31" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_PRESC_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Prescaler shift     </td>
  </tr>
</table>
<a class="anchor" name="d2aaa73792e3025c4da58141b54b52fe"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_SSCTRL_MASK" ref="d2aaa73792e3025c4da58141b54b52fe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_SSCTRL_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Select Decode     </td>
  </tr>
</table>
<a class="anchor" name="93f8596e5609cf7121e595f116a4159b"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_SSCTRL_SHIFT" ref="93f8596e5609cf7121e595f116a4159b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_SSCTRL_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Select Decode shift     </td>
  </tr>
</table>
<a class="anchor" name="edd3e2b0b23f32c7fafe602c9d9bf9ca"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_CR_SSFORCE_MASK" ref="edd3e2b0b23f32c7fafe602c9d9bf9ca" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_CR_SSFORCE_MASK&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Force Slave Select     </td>
  </tr>
</table>
<a class="anchor" name="a213eca6a94e454e94b4b0972b6fd48f"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_DR_AFTER_MASK" ref="a213eca6a94e454e94b4b0972b6fd48f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_DR_AFTER_MASK&nbsp;&nbsp;&nbsp;0x0000FF00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay After Transfers mask     </td>
  </tr>
</table>
<a class="anchor" name="e39709f93adad674122eb70ec75abab9"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_DR_AFTER_SHIFT" ref="e39709f93adad674122eb70ec75abab9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_DR_AFTER_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay After Transfers shift     </td>
  </tr>
</table>
<a class="anchor" name="eb85da8440485365603b6e12571579e7"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_DR_BTWN_MASK" ref="eb85da8440485365603b6e12571579e7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_DR_BTWN_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay Between Transfers mask     </td>
  </tr>
</table>
<a class="anchor" name="bdf30437b36ad8c3fa88ed3d7e4feb5c"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_DR_BTWN_SHIFT" ref="bdf30437b36ad8c3fa88ed3d7e4feb5c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_DR_BTWN_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay Between Transfers shift     </td>
  </tr>
</table>
<a class="anchor" name="00e29f9d60182137ea33e257e4750b19"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_DR_INIT_MASK" ref="00e29f9d60182137ea33e257e4750b19" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_DR_INIT_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay Initially mask     </td>
  </tr>
</table>
<a class="anchor" name="8a670f3028d1ca97f94ebef2f4d86d61"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_DR_NSS_MASK" ref="8a670f3028d1ca97f94ebef2f4d86d61" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_DR_NSS_MASK&nbsp;&nbsp;&nbsp;0xFF000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay to de-assert slave select between two words mask     </td>
  </tr>
</table>
<a class="anchor" name="f315228898c1f7193e8c901ac859f869"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_DR_NSS_SHIFT" ref="f315228898c1f7193e8c901ac859f869" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_DR_NSS_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay to de-assert slave select between two words shift     </td>
  </tr>
</table>
<a class="anchor" name="0f3a3de97591a8751d0326197f77d339"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_DR_OFFSET" ref="0f3a3de97591a8751d0326197f77d339" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_DR_OFFSET&nbsp;&nbsp;&nbsp;0x18          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay Register     </td>
  </tr>
</table>
<a class="anchor" name="9e6588bfb7096f49e5e8498f230db4da"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_ER_ENABLE_MASK" ref="9e6588bfb7096f49e5e8498f230db4da" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_ER_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
QSPI Enable Bit Mask     </td>
  </tr>
</table>
<a class="anchor" name="de024315f68655d2c2d1193c4409d42a"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_ER_OFFSET" ref="de024315f68655d2c2d1193c4409d42a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_ER_OFFSET&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable/Disable Register     </td>
  </tr>
</table>
<a class="anchor" name="1607a9624977505ab8ca6b381b3d32d4"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_FIFO_DEPTH" ref="1607a9624977505ab8ca6b381b3d32d4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_FIFO_DEPTH&nbsp;&nbsp;&nbsp;63          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FIFO depth (words)     </td>
  </tr>
</table>
<a class="anchor" name="a4b5a5012745fc862f96ffb797826f0d"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_GPIO_OFFSET" ref="a4b5a5012745fc862f96ffb797826f0d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_GPIO_OFFSET&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
GPIO Register     </td>
  </tr>
</table>
<a class="anchor" name="6a6ed3d45561aaed99e86ed0f11e7523"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_IDR_OFFSET" ref="6a6ed3d45561aaed99e86ed0f11e7523" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_IDR_OFFSET&nbsp;&nbsp;&nbsp;0x0c          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Disable     </td>
  </tr>
</table>
<a class="anchor" name="a02ca5e415aaae14a6696012864a5812"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_IER_OFFSET" ref="a02ca5e415aaae14a6696012864a5812" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_IER_OFFSET&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Enable     </td>
  </tr>
</table>
<a class="anchor" name="7586fb8663e1aa7c5f42b7d8de593d47"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_IMR_OFFSET" ref="7586fb8663e1aa7c5f42b7d8de593d47" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_IMR_OFFSET&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Enabled Mask     </td>
  </tr>
</table>
<a class="anchor" name="1626bd5832877dd10d61e2b15a257f52"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_ISR_RESET_STATE" ref="1626bd5832877dd10d61e2b15a257f52" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_ISR_RESET_STATE&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Default to tx/rx empty     </td>
  </tr>
</table>
<a class="anchor" name="f4c1fbece30abedead05ae860e168704"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_IXR_DFLT_MASK" ref="f4c1fbece30abedead05ae860e168704" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_IXR_DFLT_MASK&nbsp;&nbsp;&nbsp;0x00000025          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
QSPI default interrupts mask     </td>
  </tr>
</table>
<a class="anchor" name="9651ca62622e3f0b633bcbd9ca02b1b1"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_IXR_DISABLE_ALL" ref="9651ca62622e3f0b633bcbd9ca02b1b1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_IXR_DISABLE_ALL&nbsp;&nbsp;&nbsp;0x0000007D          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Disable all interrupts     </td>
  </tr>
</table>
<a class="anchor" name="fe57243d50123ba400ebf2877f4a761c"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_IXR_RXFULL_MASK" ref="fe57243d50123ba400ebf2877f4a761c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_IXR_RXFULL_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
QSPI Rx FIFO Full     </td>
  </tr>
</table>
<a class="anchor" name="1cd6995d6d621acc7c4c49241668065c"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_IXR_RXNEMPTY_MASK" ref="1cd6995d6d621acc7c4c49241668065c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_IXR_RXNEMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
QSPI Rx FIFO Not Empty     </td>
  </tr>
</table>
<a class="anchor" name="845bf75b0218cbefdeeab7fb731430d2"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_IXR_RXOVR_MASK" ref="845bf75b0218cbefdeeab7fb731430d2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_IXR_RXOVR_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
QSPI Rx FIFO Overrun     </td>
  </tr>
</table>
<a class="anchor" name="b8e3aeb95a37e676732548e1955eef1d"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_IXR_TXFULL_MASK" ref="b8e3aeb95a37e676732548e1955eef1d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_IXR_TXFULL_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
QSPI Tx FIFO Full     </td>
  </tr>
</table>
<a class="anchor" name="ee2f36250f0dda308ee0b88a9835a7b6"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_IXR_TXOW_MASK" ref="ee2f36250f0dda308ee0b88a9835a7b6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_IXR_TXOW_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
QSPI Tx FIFO Overwater     </td>
  </tr>
</table>
<a class="anchor" name="339722b24f9f7af2ca588ee72b7eb0e1"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_IXR_TXUF_MASK" ref="339722b24f9f7af2ca588ee72b7eb0e1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_IXR_TXUF_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
QSPI Tx FIFO Underflow     </td>
  </tr>
</table>
<a class="anchor" name="386f6c6d08c1bc93fc84a56c1a9d43e0"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_IXR_WR_TO_CLR_MASK" ref="386f6c6d08c1bc93fc84a56c1a9d43e0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_IXR_WR_TO_CLR_MASK&nbsp;&nbsp;&nbsp;0x00000041          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupts which need write to clear     </td>
  </tr>
</table>
<a class="anchor" name="edc62b36db26718c7b6be3714bf0d883"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LPBK_DLY_ADJ_OFFSET" ref="edc62b36db26718c7b6be3714bf0d883" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LPBK_DLY_ADJ_OFFSET&nbsp;&nbsp;&nbsp;0x38          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Loopback Delay Adjust Reg     </td>
  </tr>
</table>
<a class="anchor" name="52fa7858bc4c4685e3bcc7caa4180fd5"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LPBK_DLY_ADJ_USE_LPBK_MASK" ref="52fa7858bc4c4685e3bcc7caa4180fd5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LPBK_DLY_ADJ_USE_LPBK_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Loopback Bit     </td>
  </tr>
</table>
<a class="anchor" name="a515f7b2d12418a41bdbd21d5e91a919"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_CR_DUMMY_MASK" ref="a515f7b2d12418a41bdbd21d5e91a919" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_CR_DUMMY_MASK&nbsp;&nbsp;&nbsp;0x00000700          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of dummy bytes between addr and return read data     </td>
  </tr>
</table>
<a class="anchor" name="6e3b6dc449aaf64e7356342b35c52279"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_CR_INST_MASK" ref="6e3b6dc449aaf64e7356342b35c52279" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_CR_INST_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read instr code     </td>
  </tr>
</table>
<a class="anchor" name="ff53774fe0cf607c3f67537a62f1c6a0"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_CR_LINEAR_MASK" ref="ff53774fe0cf607c3f67537a62f1c6a0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_CR_LINEAR_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
LQSPI mode enable     </td>
  </tr>
</table>
<a class="anchor" name="80e6e394a530c5011efefde95f9c59d8"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_CR_MODE_BITS_MASK" ref="80e6e394a530c5011efefde95f9c59d8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_CR_MODE_BITS_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mode value for dual I/O or quad I/O     </td>
  </tr>
</table>
<a class="anchor" name="306b470310534cf63badd06942064c6a"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_CR_MODE_EN_MASK" ref="306b470310534cf63badd06942064c6a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_CR_MODE_EN_MASK&nbsp;&nbsp;&nbsp;0x02000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable mode bits     </td>
  </tr>
</table>
<a class="anchor" name="ff6d8c6758c72539d7f970e711fd2ebe"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_CR_MODE_ON_MASK" ref="ff6d8c6758c72539d7f970e711fd2ebe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_CR_MODE_ON_MASK&nbsp;&nbsp;&nbsp;0x01000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mode on     </td>
  </tr>
</table>
<a class="anchor" name="a34e142ef1dd1d0cc499099468d24dbe"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_CR_OFFSET" ref="a34e142ef1dd1d0cc499099468d24dbe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_CR_OFFSET&nbsp;&nbsp;&nbsp;0xA0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Linear QSPI config register     </td>
  </tr>
</table>
<a class="anchor" name="97ca026ce085142d362555d1b1c437d4"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_CR_RST_STATE" ref="97ca026ce085142d362555d1b1c437d4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_CR_RST_STATE&nbsp;&nbsp;&nbsp;0x8000016B          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Default CR value     </td>
  </tr>
</table>
<a class="anchor" name="8b0c2f4c2d9b159bfb67d07c3e394e89"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_CR_SEP_BUS_MASK" ref="8b0c2f4c2d9b159bfb67d07c3e394e89" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_CR_SEP_BUS_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Seperate memory bus     </td>
  </tr>
</table>
<a class="anchor" name="7a555190ecd24d6a1c05ca01dad68141"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_CR_TWO_MEM_MASK" ref="7a555190ecd24d6a1c05ca01dad68141" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_CR_TWO_MEM_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Both memories or one     </td>
  </tr>
</table>
<a class="anchor" name="324588423a76ffb1bef591643abed3f5"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_CR_U_PAGE_MASK" ref="324588423a76ffb1bef591643abed3f5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_CR_U_PAGE_MASK&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Upper memory page     </td>
  </tr>
</table>
<a class="anchor" name="22c6e0f15e0110f92f23061912ae2bc3"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_SR_D_FSM_ERR_MASK" ref="22c6e0f15e0110f92f23061912ae2bc3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_SR_D_FSM_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXI Data FSM Error received     </td>
  </tr>
</table>
<a class="anchor" name="4739751a465e401463375e15194f5cec"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_SR_OFFSET" ref="4739751a465e401463375e15194f5cec" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_SR_OFFSET&nbsp;&nbsp;&nbsp;0xA4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Linear QSPI status register     </td>
  </tr>
</table>
<a class="anchor" name="85538e5cddd94fafcc5eadaf95360ee8"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_LQSPI_SR_WR_RECVD_MASK" ref="85538e5cddd94fafcc5eadaf95360ee8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_LQSPI_SR_WR_RECVD_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AXI write command received     </td>
  </tr>
</table>
<a class="anchor" name="665c53685b963b176392c8ce2c3fcfd4"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_MOD_ID_OFFSET" ref="665c53685b963b176392c8ce2c3fcfd4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_MOD_ID_OFFSET&nbsp;&nbsp;&nbsp;0xFC          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Module ID register     </td>
  </tr>
</table>
<a class="anchor" name="dd6eacb439de4c4e766be17bb2d07c64"></a><!-- doxytag: member="xqspips_hw.h::XQspiPs_ReadReg" ref="dd6eacb439de4c4e766be17bb2d07c64" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQspiPs_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XQspiPs_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read a register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 XQspiPs_ReadReg(u32 BaseAddress. int RegOffset) </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="518daa95ab8ddba56070cdeaa31197fb"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_RXD_OFFSET" ref="518daa95ab8ddba56070cdeaa31197fb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_RXD_OFFSET&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data Receive Register     </td>
  </tr>
</table>
<a class="anchor" name="a55f1ac64ba274a58fbe93a0d93001a7"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_RXWR_MASK" ref="a55f1ac64ba274a58fbe93a0d93001a7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_RXWR_MASK&nbsp;&nbsp;&nbsp;0x0000003F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive Watermark Mask     </td>
  </tr>
</table>
<a class="anchor" name="3680488437fb37fc8c13687c90afabdb"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_RXWR_OFFSET" ref="3680488437fb37fc8c13687c90afabdb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_RXWR_OFFSET&nbsp;&nbsp;&nbsp;0x2C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive FIFO Watermark     </td>
  </tr>
</table>
<a class="anchor" name="d38f8a0833f11f8af227a72ac0d77ee8"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_RXWR_RESET_VALUE" ref="d38f8a0833f11f8af227a72ac0d77ee8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_RXWR_RESET_VALUE&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive Watermark register reset value     </td>
  </tr>
</table>
<a class="anchor" name="f22a9d8a7677d5365fd720593207ae2a"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_SICR_MASK" ref="f22a9d8a7677d5365fd720593207ae2a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_SICR_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Idle Count Mask     </td>
  </tr>
</table>
<a class="anchor" name="d44b7fb9d953446d160e3a42f929ac48"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_SICR_OFFSET" ref="d44b7fb9d953446d160e3a42f929ac48" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_SICR_OFFSET&nbsp;&nbsp;&nbsp;0x24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Idle Count     </td>
  </tr>
</table>
<a class="anchor" name="ca1a8b06d2ed07b8b0fedd5fcb06108c"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_SR_OFFSET" ref="ca1a8b06d2ed07b8b0fedd5fcb06108c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_SR_OFFSET&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Status     </td>
  </tr>
</table>
<a class="anchor" name="2e45adbc3b20f9810460bb6dacb11d37"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_TXD_00_OFFSET" ref="2e45adbc3b20f9810460bb6dacb11d37" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_TXD_00_OFFSET&nbsp;&nbsp;&nbsp;0x1C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmit 4-byte inst/data     </td>
  </tr>
</table>
<a class="anchor" name="14abb8e875bcb2b8f3aafebd1b30da9a"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_TXD_01_OFFSET" ref="14abb8e875bcb2b8f3aafebd1b30da9a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_TXD_01_OFFSET&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmit 1-byte inst     </td>
  </tr>
</table>
<a class="anchor" name="8b501ab2dee22092fa0ea883a639c93a"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_TXD_10_OFFSET" ref="8b501ab2dee22092fa0ea883a639c93a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_TXD_10_OFFSET&nbsp;&nbsp;&nbsp;0x84          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmit 2-byte inst     </td>
  </tr>
</table>
<a class="anchor" name="c8a02c7fb3ce8c50a5b9aa99943c55ae"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_TXD_11_OFFSET" ref="c8a02c7fb3ce8c50a5b9aa99943c55ae" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_TXD_11_OFFSET&nbsp;&nbsp;&nbsp;0x88          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmit 3-byte inst     </td>
  </tr>
</table>
<a class="anchor" name="15777f8702daefaf62e4c8523256729b"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_TXWR_MASK" ref="15777f8702daefaf62e4c8523256729b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_TXWR_MASK&nbsp;&nbsp;&nbsp;0x0000003F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmit Watermark Mask     </td>
  </tr>
</table>
<a class="anchor" name="d7b608859ab0250a73cdda4a29cd7a32"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_TXWR_OFFSET" ref="d7b608859ab0250a73cdda4a29cd7a32" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_TXWR_OFFSET&nbsp;&nbsp;&nbsp;0x28          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmit FIFO Watermark     </td>
  </tr>
</table>
<a class="anchor" name="d70a6bc39c423d557351c9c1face70cc"></a><!-- doxytag: member="xqspips_hw.h::XQSPIPS_TXWR_RESET_VALUE" ref="d70a6bc39c423d557351c9c1face70cc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQSPIPS_TXWR_RESET_VALUE&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmit Watermark register reset value     </td>
  </tr>
</table>
<a class="anchor" name="1b24b50fd5b479817eb93eb0ca50d1a9"></a><!-- doxytag: member="xqspips_hw.h::XQspiPs_WriteReg" ref="1b24b50fd5b479817eb93eb0ca50d1a9" args="(BaseAddress, RegOffset, RegisterValue)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XQspiPs_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegisterValue&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XQspiPs_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write to a register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void XQspiPs_WriteReg(u32 BaseAddress, int RegOffset, u32 RegisterValue) </dd></dl>
    </td>
  </tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="73575366a447cc0fe34ea0fdff7efac0"></a><!-- doxytag: member="xqspips_hw.h::XQspiPs_LinearInit" ref="73575366a447cc0fe34ea0fdff7efac0" args="(u32 BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XQspiPs_LinearInit           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>BaseAddress</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Initializes QSPI to Linear mode with default QSPI boot settings.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>None</em>&nbsp;</td><td></td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="62e48f92dce583b308c66581783f2f8b"></a><!-- doxytag: member="xqspips_hw.h::XQspiPs_ResetHw" ref="62e48f92dce583b308c66581783f2f8b" args="(u32 BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XQspiPs_ResetHw           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>BaseAddress</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Resets QSPI by disabling the device and bringing it to reset state through register writes.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>None</em>&nbsp;</td><td></td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
