#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa3dc406710 .scope module, "t_Simple_Circuit" "t_Simple_Circuit" 2 1;
 .timescale 0 0;
v0x7fa3dc416cf0_0 .var "A", 0 0;
v0x7fa3dc416da0_0 .var "B", 0 0;
v0x7fa3dc416e30_0 .var "C", 0 0;
v0x7fa3dc416ee0_0 .net "D", 0 0, L_0x7fa3dc417280;  1 drivers
v0x7fa3dc416f90_0 .net "E", 0 0, L_0x7fa3dc417190;  1 drivers
S_0x7fa3dc406870 .scope module, "M1" "Simple_Circuit" 2 6, 3 1 0, S_0x7fa3dc406710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "D"
    .port_info 4 /OUTPUT 1 "E"
L_0x7fa3dc417060 .functor AND 1, v0x7fa3dc416cf0_0, v0x7fa3dc416da0_0, C4<1>, C4<1>;
L_0x7fa3dc417190 .functor NOT 1, v0x7fa3dc416e30_0, C4<0>, C4<0>, C4<0>;
L_0x7fa3dc417280 .functor OR 1, L_0x7fa3dc417060, L_0x7fa3dc417190, C4<0>, C4<0>;
v0x7fa3dc4069d0_0 .net "A", 0 0, v0x7fa3dc416cf0_0;  1 drivers
v0x7fa3dc416920_0 .net "B", 0 0, v0x7fa3dc416da0_0;  1 drivers
v0x7fa3dc4169c0_0 .net "C", 0 0, v0x7fa3dc416e30_0;  1 drivers
v0x7fa3dc416a50_0 .net "D", 0 0, L_0x7fa3dc417280;  alias, 1 drivers
v0x7fa3dc416af0_0 .net "E", 0 0, L_0x7fa3dc417190;  alias, 1 drivers
v0x7fa3dc416bd0_0 .net "w1", 0 0, L_0x7fa3dc417060;  1 drivers
    .scope S_0x7fa3dc406710;
T_0 ;
    %vpi_call 2 10 "$dumpfile", "mytest.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3dc416cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3dc416da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa3dc416e30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3dc416cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3dc416da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa3dc416e30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fa3dc406710;
T_1 ;
    %delay 200, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "t_Simple_Circuit.v";
    "Simple_Circuit.v";
