%TF.GenerationSoftware,KiCad,Pcbnew,9.0.6*%
%TF.CreationDate,2025-11-27T22:05:18-05:00*%
%TF.ProjectId,vga_video_card,7667615f-7669-4646-956f-5f636172642e,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.6) date 2025-11-27 22:05:18*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.440000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12RoundRect,0.250000X0.550000X-0.550000X0.550000X0.550000X-0.550000X0.550000X-0.550000X-0.550000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13RoundRect,0.250000X-0.550000X-0.550000X0.550000X-0.550000X0.550000X0.550000X-0.550000X0.550000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17RoundRect,0.250000X-0.450000X0.450000X-0.450000X-0.450000X0.450000X-0.450000X0.450000X0.450000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18C,1.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19C,4.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20C,2.000000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD21C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD22C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,R13,2*%
%TO.N,+5V*%
X137160000Y-187960000D03*
%TO.P,R13,1*%
%TO.N,/RAM_module/ext_graphics_source/data_ser*%
X137160000Y-195580000D03*
%TD*%
%TO.P,R10,2*%
%TO.N,+5V*%
X133350000Y-177800000D03*
%TO.P,R10,1*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X133350000Y-185420000D03*
%TD*%
%TO.P,R11,2*%
%TO.N,+5V*%
X137160000Y-177800000D03*
%TO.P,R11,1*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X137160000Y-185420000D03*
%TD*%
%TO.P,R12,2*%
%TO.N,+5V*%
X133350000Y-187960000D03*
%TO.P,R12,1*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X133350000Y-195580000D03*
%TD*%
%TO.P,R16,2*%
%TO.N,GND*%
X130810000Y-22860000D03*
%TO.P,R16,1*%
%TO.N,/VGA_R*%
X138430000Y-22860000D03*
%TD*%
D11*
%TO.P,RV3,3,3*%
%TO.N,unconnected-(RV3-Pad3)*%
X125730000Y-25400000D03*
%TO.P,RV3,2,2*%
%TO.N,Net-(RV3-Pad2)*%
X128270000Y-27940000D03*
%TO.P,RV3,1,1*%
%TO.N,/VGA_G*%
X125730000Y-30480000D03*
%TD*%
D10*
%TO.P,R18,2*%
%TO.N,GND*%
X130810000Y-33020000D03*
%TO.P,R18,1*%
%TO.N,/VGA_B*%
X138430000Y-33020000D03*
%TD*%
D11*
%TO.P,RV2,3,3*%
%TO.N,unconnected-(RV2-Pad3)*%
X125730000Y-17780000D03*
%TO.P,RV2,2,2*%
%TO.N,Net-(RV2-Pad2)*%
X128270000Y-20320000D03*
%TO.P,RV2,1,1*%
%TO.N,/VGA_R*%
X125730000Y-22860000D03*
%TD*%
D10*
%TO.P,R17,2*%
%TO.N,GND*%
X130810000Y-27940000D03*
%TO.P,R17,1*%
%TO.N,/VGA_G*%
X138430000Y-27940000D03*
%TD*%
D11*
%TO.P,RV4,3,3*%
%TO.N,unconnected-(RV4-Pad3)*%
X125730000Y-33020000D03*
%TO.P,RV4,2,2*%
%TO.N,Net-(RV4-Pad2)*%
X128270000Y-35560000D03*
%TO.P,RV4,1,1*%
%TO.N,/VGA_B*%
X125730000Y-38100000D03*
%TD*%
D10*
%TO.P,U29,16,VCC*%
%TO.N,+5V*%
X99060000Y-41910000D03*
%TO.P,U29,15,OEb*%
%TO.N,GND*%
X101600000Y-41910000D03*
%TO.P,U29,14,A0*%
%TO.N,/RAM_module/r_j_addr0*%
X104140000Y-41910000D03*
%TO.P,U29,13,I3b*%
%TO.N,+5V*%
X106680000Y-41910000D03*
%TO.P,U29,12,I2b*%
X109220000Y-41910000D03*
%TO.P,U29,11,I1b*%
%TO.N,GND*%
X111760000Y-41910000D03*
%TO.P,U29,10,I0b*%
%TO.N,+5V*%
X114300000Y-41910000D03*
%TO.P,U29,9,Zb*%
%TO.N,/RAM1_~{WE}*%
X116840000Y-41910000D03*
%TO.P,U29,8,GND*%
%TO.N,GND*%
X116840000Y-49530000D03*
%TO.P,U29,7,Za*%
%TO.N,/RAM1_~{CE}*%
X114300000Y-49530000D03*
%TO.P,U29,6,I0a*%
%TO.N,+5V*%
X111760000Y-49530000D03*
%TO.P,U29,5,I1a*%
%TO.N,GND*%
X109220000Y-49530000D03*
%TO.P,U29,4,I2a*%
X106680000Y-49530000D03*
%TO.P,U29,3,I3a*%
X104140000Y-49530000D03*
%TO.P,U29,2,A1*%
%TO.N,/RAM_module/RAM_bus_mux/w_j_addr0*%
X101600000Y-49530000D03*
D12*
%TO.P,U29,1,OEa*%
%TO.N,GND*%
X99060000Y-49530000D03*
%TD*%
D13*
%TO.P,U34,1,QB*%
%TO.N,/RAM_module/RAM_bus_mux/w_data1*%
X118110000Y-165100000D03*
D10*
%TO.P,U34,2,QC*%
%TO.N,/RAM_module/RAM_bus_mux/w_data2*%
X118110000Y-167640000D03*
%TO.P,U34,3,QD*%
%TO.N,/RAM_module/RAM_bus_mux/w_data3*%
X118110000Y-170180000D03*
%TO.P,U34,4,QE*%
%TO.N,/RAM_module/RAM_bus_mux/w_data4*%
X118110000Y-172720000D03*
%TO.P,U34,5,QF*%
%TO.N,/RAM_module/RAM_bus_mux/w_data5*%
X118110000Y-175260000D03*
%TO.P,U34,6,QG*%
%TO.N,/RAM_module/RAM_bus_mux/w_data6*%
X118110000Y-177800000D03*
%TO.P,U34,7,QH*%
%TO.N,/RAM_module/RAM_bus_mux/w_data7*%
X118110000Y-180340000D03*
%TO.P,U34,8,GND*%
%TO.N,GND*%
X118110000Y-182880000D03*
%TO.P,U34,9,QH'*%
%TO.N,unconnected-(U34-QH&apos;-Pad9)*%
X125730000Y-182880000D03*
%TO.P,U34,10,~{SRCLR}*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X125730000Y-180340000D03*
%TO.P,U34,11,SRCLK*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X125730000Y-177800000D03*
%TO.P,U34,12,RCLK*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X125730000Y-175260000D03*
%TO.P,U34,13,~{OE}*%
%TO.N,GND*%
X125730000Y-172720000D03*
%TO.P,U34,14,SER*%
%TO.N,/RAM_module/ext_graphics_source/data_ser*%
X125730000Y-170180000D03*
%TO.P,U34,15,QA*%
%TO.N,/RAM_module/RAM_bus_mux/w_data0*%
X125730000Y-167640000D03*
%TO.P,U34,16,VCC*%
%TO.N,+5V*%
X125730000Y-165100000D03*
%TD*%
%TO.P,R7,1*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X114300000Y-172720000D03*
%TO.P,R7,2*%
%TO.N,+5V*%
X114300000Y-165100000D03*
%TD*%
D13*
%TO.P,U40,1,~{R}*%
%TO.N,/writing_RAM*%
X132080000Y-154940000D03*
D10*
%TO.P,U40,2,D*%
%TO.N,+5V*%
X132080000Y-157480000D03*
%TO.P,U40,3,C*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X132080000Y-160020000D03*
%TO.P,U40,4,~{S}*%
%TO.N,+5V*%
X132080000Y-162560000D03*
%TO.P,U40,5,Q*%
%TO.N,/RAM_module/await_upd*%
X132080000Y-165100000D03*
%TO.P,U40,6,~{Q}*%
%TO.N,unconnected-(U40A-~{Q}-Pad6)*%
X132080000Y-167640000D03*
%TO.P,U40,7,GND*%
%TO.N,GND*%
X132080000Y-170180000D03*
%TO.P,U40,8,~{Q}*%
%TO.N,unconnected-(U40B-~{Q}-Pad8)*%
X139700000Y-170180000D03*
%TO.P,U40,9,Q*%
%TO.N,unconnected-(U40B-Q-Pad9)*%
X139700000Y-167640000D03*
%TO.P,U40,10,~{S}*%
%TO.N,unconnected-(U40B-~{S}-Pad10)*%
X139700000Y-165100000D03*
%TO.P,U40,11,C*%
%TO.N,unconnected-(U40B-C-Pad11)*%
X139700000Y-162560000D03*
%TO.P,U40,12,D*%
%TO.N,unconnected-(U40B-D-Pad12)*%
X139700000Y-160020000D03*
%TO.P,U40,13,~{R}*%
%TO.N,unconnected-(U40B-~{R}-Pad13)*%
X139700000Y-157480000D03*
%TO.P,U40,14,VCC*%
%TO.N,+5V*%
X139700000Y-154940000D03*
%TD*%
D13*
%TO.P,U36,1*%
%TO.N,/int_brightness*%
X123190000Y-83820000D03*
D10*
%TO.P,U36,2,-*%
%TO.N,Net-(U36A--)*%
X123190000Y-86360000D03*
%TO.P,U36,3,+*%
%TO.N,Net-(U35-I_OUT1)*%
X123190000Y-88900000D03*
%TO.P,U36,4,V-*%
%TO.N,GND*%
X123190000Y-91440000D03*
%TO.P,U36,5,+*%
%TO.N,unconnected-(U36B-+-Pad5)*%
X130810000Y-91440000D03*
%TO.P,U36,6,-*%
%TO.N,unconnected-(U36B---Pad6)*%
X130810000Y-88900000D03*
%TO.P,U36,7*%
%TO.N,unconnected-(U36-Pad7)*%
X130810000Y-86360000D03*
%TO.P,U36,8,V+*%
%TO.N,+5V*%
X130810000Y-83820000D03*
%TD*%
D13*
%TO.P,U33,1,QB*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr1*%
X97790000Y-165100000D03*
D10*
%TO.P,U33,2,QC*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr2*%
X97790000Y-167640000D03*
%TO.P,U33,3,QD*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr3*%
X97790000Y-170180000D03*
%TO.P,U33,4,QE*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr4*%
X97790000Y-172720000D03*
%TO.P,U33,5,QF*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr5*%
X97790000Y-175260000D03*
%TO.P,U33,6,QG*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr6*%
X97790000Y-177800000D03*
%TO.P,U33,7,QH*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr7*%
X97790000Y-180340000D03*
%TO.P,U33,8,GND*%
%TO.N,GND*%
X97790000Y-182880000D03*
%TO.P,U33,9,QH'*%
%TO.N,unconnected-(U33-QH&apos;-Pad9)*%
X105410000Y-182880000D03*
%TO.P,U33,10,~{SRCLR}*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X105410000Y-180340000D03*
%TO.P,U33,11,SRCLK*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X105410000Y-177800000D03*
%TO.P,U33,12,RCLK*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X105410000Y-175260000D03*
%TO.P,U33,13,~{OE}*%
%TO.N,GND*%
X105410000Y-172720000D03*
%TO.P,U33,14,SER*%
%TO.N,/RAM_module/ext_graphics_source/i_addr_ser*%
X105410000Y-170180000D03*
%TO.P,U33,15,QA*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr0*%
X105410000Y-167640000D03*
%TO.P,U33,16,VCC*%
%TO.N,+5V*%
X105410000Y-165100000D03*
%TD*%
%TO.P,R14,1*%
%TO.N,Net-(U35-I_OUT1)*%
X123190000Y-99060000D03*
%TO.P,R14,2*%
%TO.N,GND*%
X130810000Y-99060000D03*
%TD*%
D12*
%TO.P,U28,1,OEa*%
%TO.N,GND*%
X74930000Y-49530000D03*
D10*
%TO.P,U28,2,A1*%
%TO.N,/RAM_module/RAM_bus_mux/w_j_addr0*%
X77470000Y-49530000D03*
%TO.P,U28,3,I3a*%
%TO.N,+5V*%
X80010000Y-49530000D03*
%TO.P,U28,4,I2a*%
%TO.N,GND*%
X82550000Y-49530000D03*
%TO.P,U28,5,I1a*%
X85090000Y-49530000D03*
%TO.P,U28,6,I0a*%
X87630000Y-49530000D03*
%TO.P,U28,7,Za*%
%TO.N,/RAM0_~{CE}*%
X90170000Y-49530000D03*
%TO.P,U28,8,GND*%
%TO.N,GND*%
X92710000Y-49530000D03*
%TO.P,U28,9,Zb*%
%TO.N,/RAM0_~{WE}*%
X92710000Y-41910000D03*
%TO.P,U28,10,I0b*%
%TO.N,+5V*%
X90170000Y-41910000D03*
%TO.P,U28,11,I1b*%
X87630000Y-41910000D03*
%TO.P,U28,12,I2b*%
%TO.N,GND*%
X85090000Y-41910000D03*
%TO.P,U28,13,I3b*%
%TO.N,+5V*%
X82550000Y-41910000D03*
%TO.P,U28,14,A0*%
%TO.N,/RAM_module/r_j_addr0*%
X80010000Y-41910000D03*
%TO.P,U28,15,OEb*%
%TO.N,GND*%
X77470000Y-41910000D03*
%TO.P,U28,16,VCC*%
%TO.N,+5V*%
X74930000Y-41910000D03*
%TD*%
D13*
%TO.P,U1,1,~{MR}*%
%TO.N,/horizontal_counter/~{rst}*%
X20320000Y-41910000D03*
D10*
%TO.P,U1,2,CP*%
%TO.N,/horizontal_counter/CLK*%
X20320000Y-44450000D03*
%TO.P,U1,3,D0*%
%TO.N,GND*%
X20320000Y-46990000D03*
%TO.P,U1,4,D1*%
X20320000Y-49530000D03*
%TO.P,U1,5,D2*%
X20320000Y-52070000D03*
%TO.P,U1,6,D3*%
X20320000Y-54610000D03*
%TO.P,U1,7,CEP*%
%TO.N,+5V*%
X20320000Y-57150000D03*
%TO.P,U1,8,GND*%
%TO.N,GND*%
X20320000Y-59690000D03*
%TO.P,U1,9,~{PE}*%
X27940000Y-59690000D03*
%TO.P,U1,10,CET*%
%TO.N,+5V*%
X27940000Y-57150000D03*
%TO.P,U1,11,Q3*%
%TO.N,/horizontal_counter/bit_3*%
X27940000Y-54610000D03*
%TO.P,U1,12,Q2*%
%TO.N,/horizontal_counter/bit_2*%
X27940000Y-52070000D03*
%TO.P,U1,13,Q1*%
%TO.N,/horizontal_counter/bit_1*%
X27940000Y-49530000D03*
%TO.P,U1,14,Q0*%
%TO.N,/horizontal_counter/bit_0*%
X27940000Y-46990000D03*
%TO.P,U1,15,TC*%
%TO.N,Net-(U1-TC)*%
X27940000Y-44450000D03*
%TO.P,U1,16,VCC*%
%TO.N,+5V*%
X27940000Y-41910000D03*
%TD*%
%TO.P,R5,1*%
%TO.N,/RAM_module/ext_graphics_source/j_addr_ser*%
X93980000Y-182880000D03*
%TO.P,R5,2*%
%TO.N,+5V*%
X93980000Y-175260000D03*
%TD*%
D13*
%TO.P,U22,1*%
%TO.N,/vertical_counter/bit_0*%
X48260000Y-107950000D03*
D10*
%TO.P,U22,2*%
%TO.N,/vertical_counter/~{bit_1}*%
X48260000Y-110490000D03*
%TO.P,U22,3*%
%TO.N,/vertical_counter/bit_2*%
X48260000Y-113030000D03*
%TO.P,U22,4*%
%TO.N,/vertical_counter/bit_3*%
X48260000Y-115570000D03*
%TO.P,U22,5*%
%TO.N,/vertical_counter/bit_4*%
X48260000Y-118110000D03*
%TO.P,U22,6*%
%TO.N,/vertical_counter/~{bit_5}*%
X48260000Y-120650000D03*
%TO.P,U22,7*%
%TO.N,/vertical_counter/bit_6*%
X48260000Y-123190000D03*
%TO.P,U22,8,GND*%
%TO.N,GND*%
X48260000Y-125730000D03*
%TO.P,U22,9*%
%TO.N,Net-(U19-Pad9)*%
X55880000Y-125730000D03*
%TO.P,U22,10*%
%TO.N,/vertical_counter/~{bit_7}*%
X55880000Y-123190000D03*
%TO.P,U22,11*%
%TO.N,/vertical_counter/~{bit_8}*%
X55880000Y-120650000D03*
%TO.P,U22,12*%
%TO.N,/vertical_counter/bit_9*%
X55880000Y-118110000D03*
%TO.P,U22,13*%
%TO.N,+5V*%
X55880000Y-115570000D03*
%TO.P,U22,14*%
X55880000Y-113030000D03*
%TO.P,U22,15*%
X55880000Y-110490000D03*
%TO.P,U22,16,VCC*%
X55880000Y-107950000D03*
%TD*%
D14*
%TO.P,J4,1,Pin_1*%
%TO.N,Net-(J2-Pin_1)*%
X77470000Y-154940000D03*
D15*
%TO.P,J4,2,Pin_2*%
%TO.N,Net-(J2-Pin_2)*%
X80010000Y-154940000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,Net-(J2-Pin_3)*%
X82550000Y-154940000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,Net-(J2-Pin_4)*%
X85090000Y-154940000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,Net-(J2-Pin_5)*%
X87630000Y-154940000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,Net-(J2-Pin_6)*%
X90170000Y-154940000D03*
%TO.P,J4,7,Pin_7*%
%TO.N,Net-(J2-Pin_7)*%
X92710000Y-154940000D03*
%TO.P,J4,8,Pin_8*%
%TO.N,Net-(J2-Pin_8)*%
X95250000Y-154940000D03*
%TO.P,J4,9,Pin_9*%
%TO.N,Net-(J2-Pin_9)*%
X97790000Y-154940000D03*
%TO.P,J4,10,Pin_10*%
%TO.N,Net-(J2-Pin_10)*%
X100330000Y-154940000D03*
%TO.P,J4,11,Pin_11*%
%TO.N,Net-(J2-Pin_11)*%
X102870000Y-154940000D03*
%TO.P,J4,12,Pin_12*%
%TO.N,Net-(J2-Pin_12)*%
X105410000Y-154940000D03*
%TO.P,J4,13,Pin_13*%
%TO.N,Net-(J2-Pin_13)*%
X107950000Y-154940000D03*
%TO.P,J4,14,Pin_14*%
%TO.N,Net-(J2-Pin_14)*%
X110490000Y-154940000D03*
%TO.P,J4,15,Pin_15*%
%TO.N,Net-(J2-Pin_15)*%
X113030000Y-154940000D03*
%TO.P,J4,16,Pin_16*%
%TO.N,Net-(J2-Pin_16)*%
X115570000Y-154940000D03*
%TO.P,J4,17,Pin_17*%
%TO.N,Net-(J2-Pin_17)*%
X118110000Y-154940000D03*
%TO.P,J4,18,Pin_18*%
%TO.N,Net-(J2-Pin_18)*%
X120650000Y-154940000D03*
%TO.P,J4,19,Pin_19*%
%TO.N,Net-(J2-Pin_19)*%
X123190000Y-154940000D03*
%TO.P,J4,20,Pin_20*%
%TO.N,+5V*%
X125730000Y-154940000D03*
%TD*%
D13*
%TO.P,U31,1,A5*%
%TO.N,/RAM_module/RAM1_a5*%
X93980000Y-58420000D03*
D10*
%TO.P,U31,2,A6*%
%TO.N,/RAM_module/RAM1_a6*%
X93980000Y-60960000D03*
%TO.P,U31,3,A7*%
%TO.N,/RAM_module/RAM1_a7*%
X93980000Y-63500000D03*
%TO.P,U31,4,A8*%
%TO.N,/RAM_module/RAM1_a8*%
X93980000Y-66040000D03*
%TO.P,U31,5,A9*%
%TO.N,/RAM_module/RAM1_a9*%
X93980000Y-68580000D03*
%TO.P,U31,6,A10*%
%TO.N,/RAM_module/RAM1_a10*%
X93980000Y-71120000D03*
%TO.P,U31,7,A11*%
%TO.N,/RAM_module/RAM1_a11*%
X93980000Y-73660000D03*
%TO.P,U31,8,A12*%
%TO.N,/RAM_module/RAM1_a12*%
X93980000Y-76200000D03*
%TO.P,U31,9,A13*%
%TO.N,/RAM_module/RAM1_a13*%
X93980000Y-78740000D03*
%TO.P,U31,10,A14*%
%TO.N,/RAM_module/RAM1_a14*%
X93980000Y-81280000D03*
%TO.P,U31,11,D0*%
%TO.N,/RAM_module/RAM1_d0*%
X93980000Y-83820000D03*
%TO.P,U31,12,D1*%
%TO.N,/RAM_module/RAM1_d1*%
X93980000Y-86360000D03*
%TO.P,U31,13,D2*%
%TO.N,/RAM_module/RAM1_d2*%
X93980000Y-88900000D03*
%TO.P,U31,14,GND*%
%TO.N,GND*%
X93980000Y-91440000D03*
%TO.P,U31,15,D3*%
%TO.N,/RAM_module/RAM1_d3*%
X101600000Y-91440000D03*
%TO.P,U31,16,D4*%
%TO.N,/RAM_module/RAM1_d4*%
X101600000Y-88900000D03*
%TO.P,U31,17,D5*%
%TO.N,/RAM_module/RAM1_d5*%
X101600000Y-86360000D03*
%TO.P,U31,18,D6*%
%TO.N,/RAM_module/RAM1_d6*%
X101600000Y-83820000D03*
%TO.P,U31,19,D7*%
%TO.N,/RAM_module/RAM1_d7*%
X101600000Y-81280000D03*
%TO.P,U31,20,~{CE}*%
%TO.N,/RAM1_~{CE}*%
X101600000Y-78740000D03*
%TO.P,U31,21,A0*%
%TO.N,/RAM_module/RAM1_a0*%
X101600000Y-76200000D03*
%TO.P,U31,22,~{OE}*%
%TO.N,/RAM1_~{CE}*%
X101600000Y-73660000D03*
%TO.P,U31,23,A1*%
%TO.N,/RAM_module/RAM1_a1*%
X101600000Y-71120000D03*
%TO.P,U31,24,A2*%
%TO.N,/RAM_module/RAM1_a2*%
X101600000Y-68580000D03*
%TO.P,U31,25,A3*%
%TO.N,/RAM_module/RAM1_a3*%
X101600000Y-66040000D03*
%TO.P,U31,26,A4*%
%TO.N,/RAM_module/RAM1_a4*%
X101600000Y-63500000D03*
%TO.P,U31,27,~{WE}*%
%TO.N,/RAM1_~{WE}*%
X101600000Y-60960000D03*
%TO.P,U31,28,VCC*%
%TO.N,+5V*%
X101600000Y-58420000D03*
%TD*%
D16*
%TO.P,Y1,1,EN*%
%TO.N,+5V*%
X21590000Y-20320000D03*
D10*
%TO.P,Y1,7,GND*%
%TO.N,GND*%
X21590000Y-35560000D03*
%TO.P,Y1,8,OUT*%
%TO.N,/horizontal_counter/CLK*%
X29210000Y-35560000D03*
%TO.P,Y1,14,Vcc*%
%TO.N,+5V*%
X29210000Y-20320000D03*
%TD*%
D13*
%TO.P,U54,1,Y1*%
%TO.N,/RAM_module/RAM0_d7*%
X109225000Y-78740000D03*
D10*
%TO.P,U54,2,Y0*%
%TO.N,/RAM_module/RAM1_d7*%
X109225000Y-81280000D03*
%TO.P,U54,3,Z1*%
%TO.N,unconnected-(U54-Z1-Pad3)*%
X109225000Y-83820000D03*
%TO.P,U54,4,Z*%
%TO.N,unconnected-(U54-Z-Pad4)*%
X109225000Y-86360000D03*
%TO.P,U54,5,Z0*%
%TO.N,unconnected-(U54-Z0-Pad5)*%
X109225000Y-88900000D03*
%TO.P,U54,6,Inh*%
%TO.N,GND*%
X109225000Y-91440000D03*
%TO.P,U54,7,VEE*%
X109225000Y-93980000D03*
%TO.P,U54,8,VSS*%
X109225000Y-96520000D03*
%TO.P,U54,9,C*%
%TO.N,/RAM_module/r_j_addr0*%
X116845000Y-96520000D03*
%TO.P,U54,10,B*%
X116845000Y-93980000D03*
%TO.P,U54,11,A*%
X116845000Y-91440000D03*
%TO.P,U54,12,X0*%
%TO.N,/RAM_module/RAM1_d6*%
X116845000Y-88900000D03*
%TO.P,U54,13,X1*%
%TO.N,/RAM_module/RAM0_d6*%
X116845000Y-86360000D03*
%TO.P,U54,14,X*%
%TO.N,/RAM_module/RAM_bus_mux/w_data6*%
X116845000Y-83820000D03*
%TO.P,U54,15,Y*%
%TO.N,/RAM_module/RAM_bus_mux/w_data7*%
X116845000Y-81280000D03*
%TO.P,U54,16,VDD*%
%TO.N,+5V*%
X116845000Y-78740000D03*
%TD*%
%TO.P,R15,1*%
%TO.N,Net-(U36A--)*%
X123190000Y-95250000D03*
%TO.P,R15,2*%
%TO.N,GND*%
X130810000Y-95250000D03*
%TD*%
D13*
%TO.P,U13,1,Oe1*%
%TO.N,GND*%
X20320000Y-172720000D03*
D10*
%TO.P,U13,2,Oe2*%
X20320000Y-175260000D03*
%TO.P,U13,3,Q0*%
%TO.N,/RAM_module/r_j_addr0*%
X20320000Y-177800000D03*
%TO.P,U13,4,Q1*%
%TO.N,/RAM_module/r_j_addr1*%
X20320000Y-180340000D03*
%TO.P,U13,5,Q2*%
%TO.N,/RAM_module/r_j_addr2*%
X20320000Y-182880000D03*
%TO.P,U13,6,Q3*%
%TO.N,/RAM_module/r_j_addr3*%
X20320000Y-185420000D03*
%TO.P,U13,7,Cp*%
%TO.N,/horizontal_counter/CLK*%
X20320000Y-187960000D03*
%TO.P,U13,8,GND*%
%TO.N,GND*%
X20320000Y-190500000D03*
%TO.P,U13,9,E1*%
%TO.N,/horizontal_counter/~{is_h_vis_area}*%
X27940000Y-190500000D03*
%TO.P,U13,10,E2*%
X27940000Y-187960000D03*
%TO.P,U13,11,D3*%
%TO.N,/horizontal_counter/bit_3*%
X27940000Y-185420000D03*
%TO.P,U13,12,D2*%
%TO.N,/horizontal_counter/bit_2*%
X27940000Y-182880000D03*
%TO.P,U13,13,D1*%
%TO.N,/horizontal_counter/bit_1*%
X27940000Y-180340000D03*
%TO.P,U13,14,D0*%
%TO.N,/horizontal_counter/bit_0*%
X27940000Y-177800000D03*
%TO.P,U13,15,Mr*%
%TO.N,/horizontal_counter/rst*%
X27940000Y-175260000D03*
%TO.P,U13,16,VCC*%
%TO.N,+5V*%
X27940000Y-172720000D03*
%TD*%
D12*
%TO.P,U46,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X49530000Y-35560000D03*
D10*
%TO.P,U46,2,I0a*%
%TO.N,/RAM_module/r_j_addr1*%
X52070000Y-35560000D03*
%TO.P,U46,3,I1a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr8*%
X54610000Y-35560000D03*
%TO.P,U46,4,Za*%
%TO.N,/RAM_module/RAM0_a8*%
X57150000Y-35560000D03*
%TO.P,U46,5,I0b*%
%TO.N,/RAM_module/r_j_addr2*%
X59690000Y-35560000D03*
%TO.P,U46,6,I1b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr9*%
X62230000Y-35560000D03*
%TO.P,U46,7,Zb*%
%TO.N,/RAM_module/RAM0_a9*%
X64770000Y-35560000D03*
%TO.P,U46,8,GND*%
%TO.N,GND*%
X67310000Y-35560000D03*
%TO.P,U46,9,Zd*%
%TO.N,/RAM_module/RAM0_a11*%
X67310000Y-27940000D03*
%TO.P,U46,10,I1d*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr11*%
X64770000Y-27940000D03*
%TO.P,U46,11,I0d*%
%TO.N,/RAM_module/r_j_addr4*%
X62230000Y-27940000D03*
%TO.P,U46,12,Zc*%
%TO.N,/RAM_module/RAM0_a10*%
X59690000Y-27940000D03*
%TO.P,U46,13,I1c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr10*%
X57150000Y-27940000D03*
%TO.P,U46,14,I0c*%
%TO.N,/RAM_module/r_j_addr3*%
X54610000Y-27940000D03*
%TO.P,U46,15,OE*%
%TO.N,GND*%
X52070000Y-27940000D03*
%TO.P,U46,16,VCC*%
%TO.N,+5V*%
X49530000Y-27940000D03*
%TD*%
D14*
%TO.P,J3,1,Pin_1*%
%TO.N,/RAM_module/await_upd*%
X77470000Y-186690000D03*
D15*
%TO.P,J3,2,Pin_2*%
%TO.N,Net-(J3-Pin_2)*%
X80010000Y-186690000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,Net-(J3-Pin_3)*%
X82550000Y-186690000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,Net-(J3-Pin_4)*%
X85090000Y-186690000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,Net-(J3-Pin_5)*%
X87630000Y-186690000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,Net-(J3-Pin_6)*%
X90170000Y-186690000D03*
%TO.P,J3,7,Pin_7*%
%TO.N,Net-(J3-Pin_7)*%
X92710000Y-186690000D03*
%TO.P,J3,8,Pin_8*%
%TO.N,Net-(J3-Pin_8)*%
X95250000Y-186690000D03*
%TO.P,J3,9,Pin_9*%
%TO.N,Net-(J3-Pin_9)*%
X97790000Y-186690000D03*
%TO.P,J3,10,Pin_10*%
%TO.N,Net-(J3-Pin_10)*%
X100330000Y-186690000D03*
%TO.P,J3,11,Pin_11*%
%TO.N,Net-(J3-Pin_11)*%
X102870000Y-186690000D03*
%TO.P,J3,12,Pin_12*%
%TO.N,Net-(J3-Pin_12)*%
X105410000Y-186690000D03*
%TO.P,J3,13,Pin_13*%
%TO.N,/RAM_module/ext_graphics_source/j_addr_ser*%
X107950000Y-186690000D03*
%TO.P,J3,14,Pin_14*%
%TO.N,/RAM_module/ext_graphics_source/i_addr_ser*%
X110490000Y-186690000D03*
%TO.P,J3,15,Pin_15*%
%TO.N,/RAM_module/ext_graphics_source/data_ser*%
X113030000Y-186690000D03*
%TO.P,J3,16,Pin_16*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X115570000Y-186690000D03*
%TO.P,J3,17,Pin_17*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X118110000Y-186690000D03*
%TO.P,J3,18,Pin_18*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X120650000Y-186690000D03*
%TO.P,J3,19,Pin_19*%
%TO.N,Net-(J3-Pin_19)*%
X123190000Y-186690000D03*
%TO.P,J3,20,Pin_20*%
%TO.N,GND*%
X125730000Y-186690000D03*
%TD*%
D13*
%TO.P,U49,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X77475000Y-102870000D03*
D10*
%TO.P,U49,2,I0a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr4*%
X77475000Y-105410000D03*
%TO.P,U49,3,I1a*%
%TO.N,/RAM_module/r_i_addr4*%
X77475000Y-107950000D03*
%TO.P,U49,4,Za*%
%TO.N,/RAM_module/RAM1_a4*%
X77475000Y-110490000D03*
%TO.P,U49,5,I0b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr5*%
X77475000Y-113030000D03*
%TO.P,U49,6,I1b*%
%TO.N,/RAM_module/r_i_addr5*%
X77475000Y-115570000D03*
%TO.P,U49,7,Zb*%
%TO.N,/RAM_module/RAM1_a5*%
X77475000Y-118110000D03*
%TO.P,U49,8,GND*%
%TO.N,GND*%
X77475000Y-120650000D03*
%TO.P,U49,9,Zd*%
%TO.N,/RAM_module/RAM1_a7*%
X85095000Y-120650000D03*
%TO.P,U49,10,I1d*%
%TO.N,/RAM_module/r_i_addr7*%
X85095000Y-118110000D03*
%TO.P,U49,11,I0d*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr7*%
X85095000Y-115570000D03*
%TO.P,U49,12,Zc*%
%TO.N,/RAM_module/RAM1_a6*%
X85095000Y-113030000D03*
%TO.P,U49,13,I1c*%
%TO.N,/RAM_module/r_i_addr6*%
X85095000Y-110490000D03*
%TO.P,U49,14,I0c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr6*%
X85095000Y-107950000D03*
%TO.P,U49,15,OE*%
%TO.N,GND*%
X85095000Y-105410000D03*
%TO.P,U49,16,VCC*%
%TO.N,+5V*%
X85095000Y-102870000D03*
%TD*%
%TO.P,R3,1*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X93980000Y-172720000D03*
%TO.P,R3,2*%
%TO.N,+5V*%
X93980000Y-165100000D03*
%TD*%
D13*
%TO.P,U3,1,~{MR}*%
%TO.N,/horizontal_counter/~{rst}*%
X20325000Y-64770000D03*
D10*
%TO.P,U3,2,CP*%
%TO.N,Net-(U2-TC)*%
X20325000Y-67310000D03*
%TO.P,U3,3,D0*%
%TO.N,GND*%
X20325000Y-69850000D03*
%TO.P,U3,4,D1*%
X20325000Y-72390000D03*
%TO.P,U3,5,D2*%
X20325000Y-74930000D03*
%TO.P,U3,6,D3*%
X20325000Y-77470000D03*
%TO.P,U3,7,CEP*%
%TO.N,+5V*%
X20325000Y-80010000D03*
%TO.P,U3,8,GND*%
%TO.N,GND*%
X20325000Y-82550000D03*
%TO.P,U3,9,~{PE}*%
X27945000Y-82550000D03*
%TO.P,U3,10,CET*%
%TO.N,+5V*%
X27945000Y-80010000D03*
%TO.P,U3,11,Q3*%
%TO.N,unconnected-(U3-Q3-Pad11)*%
X27945000Y-77470000D03*
%TO.P,U3,12,Q2*%
%TO.N,unconnected-(U3-Q2-Pad12)*%
X27945000Y-74930000D03*
%TO.P,U3,13,Q1*%
%TO.N,unconnected-(U3-Q1-Pad13)*%
X27945000Y-72390000D03*
%TO.P,U3,14,Q0*%
%TO.N,/horizontal_counter/bit_8*%
X27945000Y-69850000D03*
%TO.P,U3,15,TC*%
%TO.N,unconnected-(U3-TC-Pad15)*%
X27945000Y-67310000D03*
%TO.P,U3,16,VCC*%
%TO.N,+5V*%
X27945000Y-64770000D03*
%TD*%
D13*
%TO.P,U27,1*%
%TO.N,/horizontal_counter/CLK*%
X34290000Y-19050000D03*
D10*
%TO.P,U27,2*%
%TO.N,/horizontal_counter/~{CLK}*%
X34290000Y-21590000D03*
%TO.P,U27,3*%
%TO.N,unconnected-(U27-Pad3)*%
X34290000Y-24130000D03*
%TO.P,U27,4*%
%TO.N,unconnected-(U27-Pad4)*%
X34290000Y-26670000D03*
%TO.P,U27,5*%
%TO.N,unconnected-(U27-Pad5)*%
X34290000Y-29210000D03*
%TO.P,U27,6*%
%TO.N,unconnected-(U27-Pad6)*%
X34290000Y-31750000D03*
%TO.P,U27,7,GND*%
%TO.N,GND*%
X34290000Y-34290000D03*
%TO.P,U27,8*%
%TO.N,unconnected-(U27-Pad8)*%
X41910000Y-34290000D03*
%TO.P,U27,9*%
%TO.N,unconnected-(U27-Pad9)*%
X41910000Y-31750000D03*
%TO.P,U27,10*%
%TO.N,unconnected-(U27-Pad10)*%
X41910000Y-29210000D03*
%TO.P,U27,11*%
%TO.N,unconnected-(U27-Pad11)*%
X41910000Y-26670000D03*
%TO.P,U27,12*%
%TO.N,unconnected-(U27-Pad12)*%
X41910000Y-24130000D03*
%TO.P,U27,13*%
%TO.N,unconnected-(U27-Pad13)*%
X41910000Y-21590000D03*
%TO.P,U27,14,VCC*%
%TO.N,+5V*%
X41910000Y-19050000D03*
%TD*%
D13*
%TO.P,U45,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X62230000Y-41910000D03*
D10*
%TO.P,U45,2,I0a*%
%TO.N,/RAM_module/r_i_addr4*%
X62230000Y-44450000D03*
%TO.P,U45,3,I1a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr4*%
X62230000Y-46990000D03*
%TO.P,U45,4,Za*%
%TO.N,/RAM_module/RAM0_a4*%
X62230000Y-49530000D03*
%TO.P,U45,5,I0b*%
%TO.N,/RAM_module/r_i_addr5*%
X62230000Y-52070000D03*
%TO.P,U45,6,I1b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr5*%
X62230000Y-54610000D03*
%TO.P,U45,7,Zb*%
%TO.N,/RAM_module/RAM0_a5*%
X62230000Y-57150000D03*
%TO.P,U45,8,GND*%
%TO.N,GND*%
X62230000Y-59690000D03*
%TO.P,U45,9,Zd*%
%TO.N,/RAM_module/RAM0_a7*%
X69850000Y-59690000D03*
%TO.P,U45,10,I1d*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr7*%
X69850000Y-57150000D03*
%TO.P,U45,11,I0d*%
%TO.N,/RAM_module/r_i_addr7*%
X69850000Y-54610000D03*
%TO.P,U45,12,Zc*%
%TO.N,/RAM_module/RAM0_a6*%
X69850000Y-52070000D03*
%TO.P,U45,13,I1c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr6*%
X69850000Y-49530000D03*
%TO.P,U45,14,I0c*%
%TO.N,/RAM_module/r_i_addr6*%
X69850000Y-46990000D03*
%TO.P,U45,15,OE*%
%TO.N,GND*%
X69850000Y-44450000D03*
%TO.P,U45,16,VCC*%
%TO.N,+5V*%
X69850000Y-41910000D03*
%TD*%
D17*
%TO.P,SW2,1,A*%
%TO.N,/int_brightness*%
X138430000Y-76200000D03*
D18*
%TO.P,SW2,2,B*%
%TO.N,Net-(RV2-Pad2)*%
X138430000Y-78700000D03*
%TO.P,SW2,3,C*%
%TO.N,/ext_R*%
X138430000Y-81200000D03*
%TO.P,SW2,4,A*%
X135130000Y-81200000D03*
%TO.P,SW2,5,B*%
%TO.N,Net-(RV2-Pad2)*%
X135130000Y-78700000D03*
%TO.P,SW2,6,C*%
%TO.N,/int_brightness*%
X135130000Y-76200000D03*
%TD*%
D11*
%TO.P,RV1,1,1*%
%TO.N,Net-(U36A--)*%
X127000000Y-80010000D03*
%TO.P,RV1,2,2*%
%TO.N,/int_brightness*%
X129540000Y-77470000D03*
%TO.P,RV1,3,3*%
%TO.N,unconnected-(RV1-Pad3)*%
X127000000Y-74930000D03*
%TD*%
D13*
%TO.P,U19,1*%
%TO.N,/vertical_counter/bit_9*%
X48260000Y-87630000D03*
D10*
%TO.P,U19,2*%
%TO.N,/vertical_counter/~{bit_9}*%
X48260000Y-90170000D03*
%TO.P,U19,3*%
%TO.N,Net-(U19-Pad3)*%
X48260000Y-92710000D03*
%TO.P,U19,4*%
%TO.N,/vertical_counter/eo_vis_600*%
X48260000Y-95250000D03*
%TO.P,U19,5*%
%TO.N,Net-(U19-Pad5)*%
X48260000Y-97790000D03*
%TO.P,U19,6*%
%TO.N,/vertical_counter/eo_fporch_601*%
X48260000Y-100330000D03*
%TO.P,U19,7,GND*%
%TO.N,GND*%
X48260000Y-102870000D03*
%TO.P,U19,8*%
%TO.N,/vertical_counter/eo_syncp_605*%
X55880000Y-102870000D03*
%TO.P,U19,9*%
%TO.N,Net-(U19-Pad9)*%
X55880000Y-100330000D03*
%TO.P,U19,10*%
%TO.N,/eo_frame*%
X55880000Y-97790000D03*
%TO.P,U19,11*%
%TO.N,Net-(U19-Pad11)*%
X55880000Y-95250000D03*
%TO.P,U19,12*%
%TO.N,/vertical_counter/~{rst}*%
X55880000Y-92710000D03*
%TO.P,U19,13*%
%TO.N,/vertical_counter/rst*%
X55880000Y-90170000D03*
%TO.P,U19,14,VCC*%
%TO.N,+5V*%
X55880000Y-87630000D03*
%TD*%
D13*
%TO.P,U18,1*%
%TO.N,/vertical_counter/bit_3*%
X62235000Y-156210000D03*
D10*
%TO.P,U18,2*%
%TO.N,/vertical_counter/~{bit_3}*%
X62235000Y-158750000D03*
%TO.P,U18,3*%
%TO.N,/vertical_counter/bit_4*%
X62235000Y-161290000D03*
%TO.P,U18,4*%
%TO.N,/vertical_counter/~{bit_4}*%
X62235000Y-163830000D03*
%TO.P,U18,5*%
%TO.N,/vertical_counter/bit_5*%
X62235000Y-166370000D03*
%TO.P,U18,6*%
%TO.N,/vertical_counter/~{bit_5}*%
X62235000Y-168910000D03*
%TO.P,U18,7,GND*%
%TO.N,GND*%
X62235000Y-171450000D03*
%TO.P,U18,8*%
%TO.N,/vertical_counter/~{bit_6}*%
X69855000Y-171450000D03*
%TO.P,U18,9*%
%TO.N,/vertical_counter/bit_6*%
X69855000Y-168910000D03*
%TO.P,U18,10*%
%TO.N,/vertical_counter/~{bit_7}*%
X69855000Y-166370000D03*
%TO.P,U18,11*%
%TO.N,/vertical_counter/bit_7*%
X69855000Y-163830000D03*
%TO.P,U18,12*%
%TO.N,/vertical_counter/~{bit_8}*%
X69855000Y-161290000D03*
%TO.P,U18,13*%
%TO.N,/vertical_counter/bit_8*%
X69855000Y-158750000D03*
%TO.P,U18,14,VCC*%
%TO.N,+5V*%
X69855000Y-156210000D03*
%TD*%
D19*
%TO.P,J1,0*%
%TO.N,N/C*%
X127630000Y-68580000D03*
X127630000Y-43580000D03*
D16*
%TO.P,J1,1*%
%TO.N,/VGA_R*%
X125740000Y-51765000D03*
D10*
%TO.P,J1,2*%
%TO.N,/VGA_G*%
X125740000Y-54055000D03*
%TO.P,J1,3*%
%TO.N,/VGA_B*%
X125740000Y-56345000D03*
%TO.P,J1,4*%
%TO.N,unconnected-(J1-Pad4)*%
X125740000Y-58635000D03*
%TO.P,J1,5*%
%TO.N,GND*%
X125740000Y-60925000D03*
%TO.P,J1,6*%
X127640000Y-50620000D03*
%TO.P,J1,7*%
X127640000Y-52910000D03*
%TO.P,J1,8*%
X127640000Y-55200000D03*
%TO.P,J1,9*%
%TO.N,unconnected-(J1-Pad9)*%
X127640000Y-57490000D03*
%TO.P,J1,10*%
%TO.N,GND*%
X127640000Y-59780000D03*
%TO.P,J1,11*%
%TO.N,unconnected-(J1-Pad11)*%
X129540000Y-51765000D03*
%TO.P,J1,12*%
%TO.N,unconnected-(J1-Pad12)*%
X129540000Y-54055000D03*
%TO.P,J1,13*%
%TO.N,/h_sync*%
X129540000Y-56345000D03*
%TO.P,J1,14*%
%TO.N,/v_sync*%
X129540000Y-58635000D03*
%TO.P,J1,15*%
%TO.N,unconnected-(J1-Pad15)*%
X129540000Y-60925000D03*
%TD*%
D14*
%TO.P,J6,1,Pin_1*%
%TO.N,+5V*%
X46990000Y-19050000D03*
D15*
%TO.P,J6,2,Pin_2*%
%TO.N,GND*%
X46990000Y-21590000D03*
%TO.P,J6,3,Pin_3*%
%TO.N,/RAM_module/r_i_addr0*%
X49530000Y-19050000D03*
%TO.P,J6,4,Pin_4*%
%TO.N,/RAM_module/r_j_addr0*%
X49530000Y-21590000D03*
%TO.P,J6,5,Pin_5*%
%TO.N,/RAM_module/r_i_addr1*%
X52070000Y-19050000D03*
%TO.P,J6,6,Pin_6*%
%TO.N,/RAM_module/r_j_addr1*%
X52070000Y-21590000D03*
%TO.P,J6,7,Pin_7*%
%TO.N,/RAM_module/r_i_addr2*%
X54610000Y-19050000D03*
%TO.P,J6,8,Pin_8*%
%TO.N,/RAM_module/r_j_addr2*%
X54610000Y-21590000D03*
%TO.P,J6,9,Pin_9*%
%TO.N,/RAM_module/r_i_addr3*%
X57150000Y-19050000D03*
%TO.P,J6,10,Pin_10*%
%TO.N,/RAM_module/r_j_addr3*%
X57150000Y-21590000D03*
%TO.P,J6,11,Pin_11*%
%TO.N,/RAM_module/r_i_addr4*%
X59690000Y-19050000D03*
%TO.P,J6,12,Pin_12*%
%TO.N,/RAM_module/r_j_addr4*%
X59690000Y-21590000D03*
%TO.P,J6,13,Pin_13*%
%TO.N,/RAM_module/r_i_addr5*%
X62230000Y-19050000D03*
%TO.P,J6,14,Pin_14*%
%TO.N,/RAM_module/r_j_addr5*%
X62230000Y-21590000D03*
%TO.P,J6,15,Pin_15*%
%TO.N,/RAM_module/r_i_addr6*%
X64770000Y-19050000D03*
%TO.P,J6,16,Pin_16*%
%TO.N,/RAM_module/r_j_addr6*%
X64770000Y-21590000D03*
%TO.P,J6,17,Pin_17*%
%TO.N,/RAM_module/r_i_addr7*%
X67310000Y-19050000D03*
%TO.P,J6,18,Pin_18*%
%TO.N,/RAM_module/r_j_addr7*%
X67310000Y-21590000D03*
%TO.P,J6,19,Pin_19*%
%TO.N,/eo_line*%
X69850000Y-19050000D03*
%TO.P,J6,20,Pin_20*%
%TO.N,/is_h_vis_area*%
X69850000Y-21590000D03*
%TO.P,J6,21,Pin_21*%
%TO.N,/eo_frame*%
X72390000Y-19050000D03*
%TO.P,J6,22,Pin_22*%
%TO.N,/is_v_vis_area*%
X72390000Y-21590000D03*
%TO.P,J6,23,Pin_23*%
%TO.N,/VGA_R*%
X74930000Y-19050000D03*
%TO.P,J6,24,Pin_24*%
%TO.N,/is_vis_area*%
X74930000Y-21590000D03*
%TO.P,J6,25,Pin_25*%
%TO.N,/VGA_G*%
X77470000Y-19050000D03*
%TO.P,J6,26,Pin_26*%
%TO.N,/ext_R*%
X77470000Y-21590000D03*
%TO.P,J6,27,Pin_27*%
%TO.N,/VGA_B*%
X80010000Y-19050000D03*
%TO.P,J6,28,Pin_28*%
%TO.N,/ext_G*%
X80010000Y-21590000D03*
%TO.P,J6,29,Pin_29*%
%TO.N,/h_sync*%
X82550000Y-19050000D03*
%TO.P,J6,30,Pin_30*%
%TO.N,/ext_B*%
X82550000Y-21590000D03*
%TO.P,J6,31,Pin_31*%
%TO.N,/v_sync*%
X85090000Y-19050000D03*
%TO.P,J6,32,Pin_32*%
%TO.N,/int_brightness*%
X85090000Y-21590000D03*
%TO.P,J6,33,Pin_33*%
%TO.N,/RAM0_~{CE}*%
X87630000Y-19050000D03*
%TO.P,J6,34,Pin_34*%
%TO.N,/writing_RAM*%
X87630000Y-21590000D03*
%TO.P,J6,35,Pin_35*%
%TO.N,/RAM0_~{WE}*%
X90170000Y-19050000D03*
%TO.P,J6,36,Pin_36*%
%TO.N,unconnected-(J6-Pin_36-Pad36)*%
X90170000Y-21590000D03*
%TO.P,J6,37,Pin_37*%
%TO.N,/RAM1_~{CE}*%
X92710000Y-19050000D03*
%TO.P,J6,38,Pin_38*%
%TO.N,unconnected-(J6-Pin_38-Pad38)*%
X92710000Y-21590000D03*
%TO.P,J6,39,Pin_39*%
%TO.N,/RAM1_~{WE}*%
X95250000Y-19050000D03*
%TO.P,J6,40,Pin_40*%
%TO.N,unconnected-(J6-Pin_40-Pad40)*%
X95250000Y-21590000D03*
%TD*%
D13*
%TO.P,U30,1,A5*%
%TO.N,/RAM_module/RAM0_a5*%
X77470000Y-58420000D03*
D10*
%TO.P,U30,2,A6*%
%TO.N,/RAM_module/RAM0_a6*%
X77470000Y-60960000D03*
%TO.P,U30,3,A7*%
%TO.N,/RAM_module/RAM0_a7*%
X77470000Y-63500000D03*
%TO.P,U30,4,A8*%
%TO.N,/RAM_module/RAM0_a8*%
X77470000Y-66040000D03*
%TO.P,U30,5,A9*%
%TO.N,/RAM_module/RAM0_a9*%
X77470000Y-68580000D03*
%TO.P,U30,6,A10*%
%TO.N,/RAM_module/RAM0_a10*%
X77470000Y-71120000D03*
%TO.P,U30,7,A11*%
%TO.N,/RAM_module/RAM0_a11*%
X77470000Y-73660000D03*
%TO.P,U30,8,A12*%
%TO.N,/RAM_module/RAM0_a12*%
X77470000Y-76200000D03*
%TO.P,U30,9,A13*%
%TO.N,/RAM_module/RAM0_a13*%
X77470000Y-78740000D03*
%TO.P,U30,10,A14*%
%TO.N,/RAM_module/RAM0_a14*%
X77470000Y-81280000D03*
%TO.P,U30,11,D0*%
%TO.N,/RAM_module/RAM0_d0*%
X77470000Y-83820000D03*
%TO.P,U30,12,D1*%
%TO.N,/RAM_module/RAM0_d1*%
X77470000Y-86360000D03*
%TO.P,U30,13,D2*%
%TO.N,/RAM_module/RAM0_d2*%
X77470000Y-88900000D03*
%TO.P,U30,14,GND*%
%TO.N,GND*%
X77470000Y-91440000D03*
%TO.P,U30,15,D3*%
%TO.N,/RAM_module/RAM0_d3*%
X85090000Y-91440000D03*
%TO.P,U30,16,D4*%
%TO.N,/RAM_module/RAM0_d4*%
X85090000Y-88900000D03*
%TO.P,U30,17,D5*%
%TO.N,/RAM_module/RAM0_d5*%
X85090000Y-86360000D03*
%TO.P,U30,18,D6*%
%TO.N,/RAM_module/RAM0_d6*%
X85090000Y-83820000D03*
%TO.P,U30,19,D7*%
%TO.N,/RAM_module/RAM0_d7*%
X85090000Y-81280000D03*
%TO.P,U30,20,~{CE}*%
%TO.N,/RAM0_~{CE}*%
X85090000Y-78740000D03*
%TO.P,U30,21,A0*%
%TO.N,/RAM_module/RAM0_a0*%
X85090000Y-76200000D03*
%TO.P,U30,22,~{OE}*%
%TO.N,/RAM0_~{CE}*%
X85090000Y-73660000D03*
%TO.P,U30,23,A1*%
%TO.N,/RAM_module/RAM0_a1*%
X85090000Y-71120000D03*
%TO.P,U30,24,A2*%
%TO.N,/RAM_module/RAM0_a2*%
X85090000Y-68580000D03*
%TO.P,U30,25,A3*%
%TO.N,/RAM_module/RAM0_a3*%
X85090000Y-66040000D03*
%TO.P,U30,26,A4*%
%TO.N,/RAM_module/RAM0_a4*%
X85090000Y-63500000D03*
%TO.P,U30,27,~{WE}*%
%TO.N,/RAM0_~{WE}*%
X85090000Y-60960000D03*
%TO.P,U30,28,VCC*%
%TO.N,+5V*%
X85090000Y-58420000D03*
%TD*%
%TO.P,R8,1*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X109220000Y-182880000D03*
%TO.P,R8,2*%
%TO.N,+5V*%
X109220000Y-175260000D03*
%TD*%
D13*
%TO.P,U37,1,S*%
%TO.N,/is_vis_area*%
X105410000Y-128270000D03*
D10*
%TO.P,U37,2,I0a*%
%TO.N,GND*%
X105410000Y-130810000D03*
%TO.P,U37,3,I1a*%
%TO.N,/ADC_module/I0*%
X105410000Y-133350000D03*
%TO.P,U37,4,Za*%
%TO.N,/ADC_module/D0*%
X105410000Y-135890000D03*
%TO.P,U37,5,I0b*%
%TO.N,GND*%
X105410000Y-138430000D03*
%TO.P,U37,6,I1b*%
%TO.N,/ADC_module/I1*%
X105410000Y-140970000D03*
%TO.P,U37,7,Zb*%
%TO.N,/ADC_module/D1*%
X105410000Y-143510000D03*
%TO.P,U37,8,GND*%
%TO.N,GND*%
X105410000Y-146050000D03*
%TO.P,U37,9,Zd*%
%TO.N,/ADC_module/D3*%
X113030000Y-146050000D03*
%TO.P,U37,10,I1d*%
%TO.N,/ADC_module/I3*%
X113030000Y-143510000D03*
%TO.P,U37,11,I0d*%
%TO.N,GND*%
X113030000Y-140970000D03*
%TO.P,U37,12,Zc*%
%TO.N,/ADC_module/D2*%
X113030000Y-138430000D03*
%TO.P,U37,13,I1c*%
%TO.N,/ADC_module/I2*%
X113030000Y-135890000D03*
%TO.P,U37,14,I0c*%
%TO.N,GND*%
X113030000Y-133350000D03*
%TO.P,U37,15,OE*%
X113030000Y-130810000D03*
%TO.P,U37,16,VCC*%
%TO.N,+5V*%
X113030000Y-128270000D03*
%TD*%
%TO.P,R2,1*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X88900000Y-172720000D03*
%TO.P,R2,2*%
%TO.N,+5V*%
X88900000Y-165100000D03*
%TD*%
D13*
%TO.P,U11,1,C*%
%TO.N,/horizontal_counter/~{CLK}*%
X20320000Y-148590000D03*
D10*
%TO.P,U11,2,K*%
%TO.N,Net-(U11A-J)*%
X20320000Y-151130000D03*
%TO.P,U11,3,J*%
X20320000Y-153670000D03*
%TO.P,U11,4,~{S}*%
%TO.N,/horizontal_counter/~{rst}*%
X20320000Y-156210000D03*
%TO.P,U11,5,Q*%
%TO.N,/h_sync*%
X20320000Y-158750000D03*
%TO.P,U11,6,~{Q}*%
%TO.N,unconnected-(U11A-~{Q}-Pad6)*%
X20320000Y-161290000D03*
%TO.P,U11,7,~{Q}*%
%TO.N,/horizontal_counter/~{is_h_vis_area}*%
X20320000Y-163830000D03*
%TO.P,U11,8,GND*%
%TO.N,GND*%
X20320000Y-166370000D03*
%TO.P,U11,9,Q*%
%TO.N,/is_h_vis_area*%
X27940000Y-166370000D03*
%TO.P,U11,10,~{S}*%
%TO.N,/horizontal_counter/~{rst}*%
X27940000Y-163830000D03*
%TO.P,U11,11,J*%
%TO.N,/horizontal_counter/eo_vis_200*%
X27940000Y-161290000D03*
%TO.P,U11,12,K*%
X27940000Y-158750000D03*
%TO.P,U11,13,C*%
%TO.N,/horizontal_counter/~{CLK}*%
X27940000Y-156210000D03*
%TO.P,U11,14,~{R}*%
%TO.N,+5V*%
X27940000Y-153670000D03*
%TO.P,U11,15,~{R}*%
X27940000Y-151130000D03*
%TO.P,U11,16,VCC*%
X27940000Y-148590000D03*
%TD*%
%TO.P,R1,1*%
%TO.N,GND*%
X41910000Y-171450000D03*
%TO.P,R1,2*%
%TO.N,/mrst*%
X34290000Y-171450000D03*
%TD*%
D13*
%TO.P,U24,1,C*%
%TO.N,/horizontal_counter/~{eo_line}*%
X62235000Y-87630000D03*
D10*
%TO.P,U24,2,K*%
%TO.N,Net-(U24A-J)*%
X62235000Y-90170000D03*
%TO.P,U24,3,J*%
X62235000Y-92710000D03*
%TO.P,U24,4,~{S}*%
%TO.N,/vertical_counter/~{rst}*%
X62235000Y-95250000D03*
%TO.P,U24,5,Q*%
%TO.N,/v_sync*%
X62235000Y-97790000D03*
%TO.P,U24,6,~{Q}*%
%TO.N,unconnected-(U24A-~{Q}-Pad6)*%
X62235000Y-100330000D03*
%TO.P,U24,7,~{Q}*%
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X62235000Y-102870000D03*
%TO.P,U24,8,GND*%
%TO.N,GND*%
X62235000Y-105410000D03*
%TO.P,U24,9,Q*%
%TO.N,/is_v_vis_area*%
X69855000Y-105410000D03*
%TO.P,U24,10,~{S}*%
%TO.N,/vertical_counter/~{rst}*%
X69855000Y-102870000D03*
%TO.P,U24,11,J*%
%TO.N,/vertical_counter/eo_vis_600*%
X69855000Y-100330000D03*
%TO.P,U24,12,K*%
X69855000Y-97790000D03*
%TO.P,U24,13,C*%
%TO.N,/horizontal_counter/~{eo_line}*%
X69855000Y-95250000D03*
%TO.P,U24,14,~{R}*%
%TO.N,+5V*%
X69855000Y-92710000D03*
%TO.P,U24,15,~{R}*%
X69855000Y-90170000D03*
%TO.P,U24,16,VCC*%
X69855000Y-87630000D03*
%TD*%
D13*
%TO.P,U16,1,~{MR}*%
%TO.N,/vertical_counter/~{rst}*%
X62235000Y-176530000D03*
D10*
%TO.P,U16,2,CP*%
%TO.N,Net-(U15-TC)*%
X62235000Y-179070000D03*
%TO.P,U16,3,D0*%
%TO.N,GND*%
X62235000Y-181610000D03*
%TO.P,U16,4,D1*%
X62235000Y-184150000D03*
%TO.P,U16,5,D2*%
X62235000Y-186690000D03*
%TO.P,U16,6,D3*%
X62235000Y-189230000D03*
%TO.P,U16,7,CEP*%
%TO.N,+5V*%
X62235000Y-191770000D03*
%TO.P,U16,8,GND*%
%TO.N,GND*%
X62235000Y-194310000D03*
%TO.P,U16,9,~{PE}*%
X69855000Y-194310000D03*
%TO.P,U16,10,CET*%
%TO.N,+5V*%
X69855000Y-191770000D03*
%TO.P,U16,11,Q3*%
%TO.N,/vertical_counter/bit_7*%
X69855000Y-189230000D03*
%TO.P,U16,12,Q2*%
%TO.N,/vertical_counter/bit_6*%
X69855000Y-186690000D03*
%TO.P,U16,13,Q1*%
%TO.N,/vertical_counter/bit_5*%
X69855000Y-184150000D03*
%TO.P,U16,14,Q0*%
%TO.N,/vertical_counter/bit_4*%
X69855000Y-181610000D03*
%TO.P,U16,15,TC*%
%TO.N,Net-(U16-TC)*%
X69855000Y-179070000D03*
%TO.P,U16,16,VCC*%
%TO.N,+5V*%
X69855000Y-176530000D03*
%TD*%
D13*
%TO.P,U53,1,Y1*%
%TO.N,/RAM_module/RAM0_d4*%
X109220000Y-54610000D03*
D10*
%TO.P,U53,2,Y0*%
%TO.N,/RAM_module/RAM1_d4*%
X109220000Y-57150000D03*
%TO.P,U53,3,Z1*%
%TO.N,/RAM_module/RAM0_d5*%
X109220000Y-59690000D03*
%TO.P,U53,4,Z*%
%TO.N,/RAM_module/RAM_bus_mux/w_data5*%
X109220000Y-62230000D03*
%TO.P,U53,5,Z0*%
%TO.N,/RAM_module/RAM1_d5*%
X109220000Y-64770000D03*
%TO.P,U53,6,Inh*%
%TO.N,GND*%
X109220000Y-67310000D03*
%TO.P,U53,7,VEE*%
X109220000Y-69850000D03*
%TO.P,U53,8,VSS*%
X109220000Y-72390000D03*
%TO.P,U53,9,C*%
%TO.N,/RAM_module/r_j_addr0*%
X116840000Y-72390000D03*
%TO.P,U53,10,B*%
X116840000Y-69850000D03*
%TO.P,U53,11,A*%
X116840000Y-67310000D03*
%TO.P,U53,12,X0*%
%TO.N,/RAM_module/RAM1_d3*%
X116840000Y-64770000D03*
%TO.P,U53,13,X1*%
%TO.N,/RAM_module/RAM0_d3*%
X116840000Y-62230000D03*
%TO.P,U53,14,X*%
%TO.N,/RAM_module/RAM_bus_mux/w_data3*%
X116840000Y-59690000D03*
%TO.P,U53,15,Y*%
%TO.N,/RAM_module/RAM_bus_mux/w_data4*%
X116840000Y-57150000D03*
%TO.P,U53,16,VDD*%
%TO.N,+5V*%
X116840000Y-54610000D03*
%TD*%
D14*
%TO.P,J2,1,Pin_1*%
%TO.N,Net-(J2-Pin_1)*%
X77470000Y-161290000D03*
D15*
%TO.P,J2,2,Pin_2*%
%TO.N,Net-(J2-Pin_2)*%
X80010000Y-161290000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,Net-(J2-Pin_3)*%
X82550000Y-161290000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,Net-(J2-Pin_4)*%
X85090000Y-161290000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,Net-(J2-Pin_5)*%
X87630000Y-161290000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,Net-(J2-Pin_6)*%
X90170000Y-161290000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,Net-(J2-Pin_7)*%
X92710000Y-161290000D03*
%TO.P,J2,8,Pin_8*%
%TO.N,Net-(J2-Pin_8)*%
X95250000Y-161290000D03*
%TO.P,J2,9,Pin_9*%
%TO.N,Net-(J2-Pin_9)*%
X97790000Y-161290000D03*
%TO.P,J2,10,Pin_10*%
%TO.N,Net-(J2-Pin_10)*%
X100330000Y-161290000D03*
%TO.P,J2,11,Pin_11*%
%TO.N,Net-(J2-Pin_11)*%
X102870000Y-161290000D03*
%TO.P,J2,12,Pin_12*%
%TO.N,Net-(J2-Pin_12)*%
X105410000Y-161290000D03*
%TO.P,J2,13,Pin_13*%
%TO.N,Net-(J2-Pin_13)*%
X107950000Y-161290000D03*
%TO.P,J2,14,Pin_14*%
%TO.N,Net-(J2-Pin_14)*%
X110490000Y-161290000D03*
%TO.P,J2,15,Pin_15*%
%TO.N,Net-(J2-Pin_15)*%
X113030000Y-161290000D03*
%TO.P,J2,16,Pin_16*%
%TO.N,Net-(J2-Pin_16)*%
X115570000Y-161290000D03*
%TO.P,J2,17,Pin_17*%
%TO.N,Net-(J2-Pin_17)*%
X118110000Y-161290000D03*
%TO.P,J2,18,Pin_18*%
%TO.N,Net-(J2-Pin_18)*%
X120650000Y-161290000D03*
%TO.P,J2,19,Pin_19*%
%TO.N,Net-(J2-Pin_19)*%
X123190000Y-161290000D03*
%TO.P,J2,20,Pin_20*%
%TO.N,+5V*%
X125730000Y-161290000D03*
%TD*%
D13*
%TO.P,U51,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X105410000Y-102870000D03*
D10*
%TO.P,U51,2,I0a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr12*%
X105410000Y-105410000D03*
%TO.P,U51,3,I1a*%
%TO.N,/RAM_module/r_j_addr5*%
X105410000Y-107950000D03*
%TO.P,U51,4,Za*%
%TO.N,/RAM_module/RAM1_a12*%
X105410000Y-110490000D03*
%TO.P,U51,5,I0b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr13*%
X105410000Y-113030000D03*
%TO.P,U51,6,I1b*%
%TO.N,/RAM_module/r_j_addr6*%
X105410000Y-115570000D03*
%TO.P,U51,7,Zb*%
%TO.N,/RAM_module/RAM1_a13*%
X105410000Y-118110000D03*
%TO.P,U51,8,GND*%
%TO.N,GND*%
X105410000Y-120650000D03*
%TO.P,U51,9,Zd*%
%TO.N,unconnected-(U51-Zd-Pad9)*%
X113030000Y-120650000D03*
%TO.P,U51,10,I1d*%
%TO.N,unconnected-(U51-I1d-Pad10)*%
X113030000Y-118110000D03*
%TO.P,U51,11,I0d*%
%TO.N,unconnected-(U51-I0d-Pad11)*%
X113030000Y-115570000D03*
%TO.P,U51,12,Zc*%
%TO.N,/RAM_module/RAM1_a14*%
X113030000Y-113030000D03*
%TO.P,U51,13,I1c*%
%TO.N,/RAM_module/r_j_addr7*%
X113030000Y-110490000D03*
%TO.P,U51,14,I0c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr14*%
X113030000Y-107950000D03*
%TO.P,U51,15,OE*%
%TO.N,GND*%
X113030000Y-105410000D03*
%TO.P,U51,16,VCC*%
%TO.N,+5V*%
X113030000Y-102870000D03*
%TD*%
D13*
%TO.P,U6,1*%
%TO.N,/horizontal_counter/~{bit_1}*%
X34295000Y-82550000D03*
D10*
%TO.P,U6,2*%
%TO.N,/horizontal_counter/~{bit_2}*%
X34295000Y-85090000D03*
%TO.P,U6,3*%
%TO.N,/horizontal_counter/bit_3*%
X34295000Y-87630000D03*
%TO.P,U6,4*%
%TO.N,/horizontal_counter/~{bit_4}*%
X34295000Y-90170000D03*
%TO.P,U6,5*%
%TO.N,/horizontal_counter/~{bit_5}*%
X34295000Y-92710000D03*
%TO.P,U6,6*%
%TO.N,/horizontal_counter/~{bit_6}*%
X34295000Y-95250000D03*
%TO.P,U6,7,GND*%
%TO.N,GND*%
X34295000Y-97790000D03*
%TO.P,U6,8*%
%TO.N,Net-(U5-Pad11)*%
X41915000Y-97790000D03*
%TO.P,U6,9*%
%TO.N,N/C*%
X41915000Y-95250000D03*
%TO.P,U6,10*%
X41915000Y-92710000D03*
%TO.P,U6,11*%
%TO.N,/horizontal_counter/~{bit_7}*%
X41915000Y-90170000D03*
%TO.P,U6,12*%
%TO.N,/horizontal_counter/bit_8*%
X41915000Y-87630000D03*
%TO.P,U6,13*%
%TO.N,N/C*%
X41915000Y-85090000D03*
%TO.P,U6,14,VCC*%
%TO.N,+5V*%
X41915000Y-82550000D03*
%TD*%
D13*
%TO.P,U15,1,~{MR}*%
%TO.N,/vertical_counter/~{rst}*%
X48260000Y-176530000D03*
D10*
%TO.P,U15,2,CP*%
%TO.N,/eo_line*%
X48260000Y-179070000D03*
%TO.P,U15,3,D0*%
%TO.N,GND*%
X48260000Y-181610000D03*
%TO.P,U15,4,D1*%
X48260000Y-184150000D03*
%TO.P,U15,5,D2*%
X48260000Y-186690000D03*
%TO.P,U15,6,D3*%
X48260000Y-189230000D03*
%TO.P,U15,7,CEP*%
%TO.N,+5V*%
X48260000Y-191770000D03*
%TO.P,U15,8,GND*%
%TO.N,GND*%
X48260000Y-194310000D03*
%TO.P,U15,9,~{PE}*%
X55880000Y-194310000D03*
%TO.P,U15,10,CET*%
%TO.N,+5V*%
X55880000Y-191770000D03*
%TO.P,U15,11,Q3*%
%TO.N,/vertical_counter/bit_3*%
X55880000Y-189230000D03*
%TO.P,U15,12,Q2*%
%TO.N,/vertical_counter/bit_2*%
X55880000Y-186690000D03*
%TO.P,U15,13,Q1*%
%TO.N,/vertical_counter/bit_1*%
X55880000Y-184150000D03*
%TO.P,U15,14,Q0*%
%TO.N,/vertical_counter/bit_0*%
X55880000Y-181610000D03*
%TO.P,U15,15,TC*%
%TO.N,Net-(U15-TC)*%
X55880000Y-179070000D03*
%TO.P,U15,16,VCC*%
%TO.N,+5V*%
X55880000Y-176530000D03*
%TD*%
D13*
%TO.P,U21,1*%
%TO.N,/vertical_counter/bit_0*%
X62240000Y-133350000D03*
D10*
%TO.P,U21,2*%
%TO.N,/vertical_counter/~{bit_1}*%
X62240000Y-135890000D03*
%TO.P,U21,3*%
%TO.N,/vertical_counter/~{bit_2}*%
X62240000Y-138430000D03*
%TO.P,U21,4*%
%TO.N,/vertical_counter/bit_3*%
X62240000Y-140970000D03*
%TO.P,U21,5*%
%TO.N,/vertical_counter/bit_4*%
X62240000Y-143510000D03*
%TO.P,U21,6*%
%TO.N,/vertical_counter/~{bit_5}*%
X62240000Y-146050000D03*
%TO.P,U21,7*%
%TO.N,/vertical_counter/bit_6*%
X62240000Y-148590000D03*
%TO.P,U21,8,GND*%
%TO.N,GND*%
X62240000Y-151130000D03*
%TO.P,U21,9*%
%TO.N,Net-(U19-Pad5)*%
X69860000Y-151130000D03*
%TO.P,U21,10*%
%TO.N,/vertical_counter/~{bit_7}*%
X69860000Y-148590000D03*
%TO.P,U21,11*%
%TO.N,/vertical_counter/~{bit_8}*%
X69860000Y-146050000D03*
%TO.P,U21,12*%
%TO.N,/vertical_counter/bit_9*%
X69860000Y-143510000D03*
%TO.P,U21,13*%
%TO.N,+5V*%
X69860000Y-140970000D03*
%TO.P,U21,14*%
X69860000Y-138430000D03*
%TO.P,U21,15*%
X69860000Y-135890000D03*
%TO.P,U21,16,VCC*%
X69860000Y-133350000D03*
%TD*%
D13*
%TO.P,U38,1,S*%
%TO.N,/is_vis_area*%
X119380000Y-128270000D03*
D10*
%TO.P,U38,2,I0a*%
%TO.N,GND*%
X119380000Y-130810000D03*
%TO.P,U38,3,I1a*%
%TO.N,/ADC_module/I4*%
X119380000Y-133350000D03*
%TO.P,U38,4,Za*%
%TO.N,/ADC_module/D4*%
X119380000Y-135890000D03*
%TO.P,U38,5,I0b*%
%TO.N,GND*%
X119380000Y-138430000D03*
%TO.P,U38,6,I1b*%
%TO.N,/ADC_module/I5*%
X119380000Y-140970000D03*
%TO.P,U38,7,Zb*%
%TO.N,/ADC_module/D5*%
X119380000Y-143510000D03*
%TO.P,U38,8,GND*%
%TO.N,GND*%
X119380000Y-146050000D03*
%TO.P,U38,9,Zd*%
%TO.N,/ADC_module/D7*%
X127000000Y-146050000D03*
%TO.P,U38,10,I1d*%
%TO.N,/ADC_module/I7*%
X127000000Y-143510000D03*
%TO.P,U38,11,I0d*%
%TO.N,GND*%
X127000000Y-140970000D03*
%TO.P,U38,12,Zc*%
%TO.N,/ADC_module/D6*%
X127000000Y-138430000D03*
%TO.P,U38,13,I1c*%
%TO.N,/ADC_module/I6*%
X127000000Y-135890000D03*
%TO.P,U38,14,I0c*%
%TO.N,GND*%
X127000000Y-133350000D03*
%TO.P,U38,15,OE*%
X127000000Y-130810000D03*
%TO.P,U38,16,VCC*%
%TO.N,+5V*%
X127000000Y-128270000D03*
%TD*%
%TO.P,R9,1*%
%TO.N,/RAM_module/ext_graphics_source/i_addr_ser*%
X114300000Y-182880000D03*
%TO.P,R9,2*%
%TO.N,+5V*%
X114300000Y-175260000D03*
%TD*%
D17*
%TO.P,SW4,1,A*%
%TO.N,/int_brightness*%
X138430000Y-99140000D03*
D18*
%TO.P,SW4,2,B*%
%TO.N,Net-(RV4-Pad2)*%
X138430000Y-101640000D03*
%TO.P,SW4,3,C*%
%TO.N,/ext_B*%
X138430000Y-104140000D03*
%TO.P,SW4,4,A*%
X135130000Y-104140000D03*
%TO.P,SW4,5,B*%
%TO.N,Net-(RV4-Pad2)*%
X135130000Y-101640000D03*
%TO.P,SW4,6,C*%
%TO.N,/int_brightness*%
X135130000Y-99140000D03*
%TD*%
D13*
%TO.P,U41,1*%
%TO.N,/RAM0_~{WE}*%
X132080000Y-111760000D03*
D10*
%TO.P,U41,2*%
%TO.N,/RAM1_~{WE}*%
X132080000Y-114300000D03*
%TO.P,U41,3*%
%TO.N,Net-(U39-Pad5)*%
X132080000Y-116840000D03*
%TO.P,U41,4*%
%TO.N,unconnected-(U41-Pad4)*%
X132080000Y-119380000D03*
%TO.P,U41,5*%
%TO.N,unconnected-(U41-Pad5)*%
X132080000Y-121920000D03*
%TO.P,U41,6*%
%TO.N,unconnected-(U41-Pad6)*%
X132080000Y-124460000D03*
%TO.P,U41,7,GND*%
%TO.N,GND*%
X132080000Y-127000000D03*
%TO.P,U41,8*%
%TO.N,unconnected-(U41-Pad8)*%
X139700000Y-127000000D03*
%TO.P,U41,9*%
%TO.N,unconnected-(U41-Pad9)*%
X139700000Y-124460000D03*
%TO.P,U41,10*%
%TO.N,unconnected-(U41-Pad10)*%
X139700000Y-121920000D03*
%TO.P,U41,11*%
%TO.N,unconnected-(U41-Pad11)*%
X139700000Y-119380000D03*
%TO.P,U41,12*%
%TO.N,unconnected-(U41-Pad12)*%
X139700000Y-116840000D03*
%TO.P,U41,13*%
%TO.N,unconnected-(U41-Pad13)*%
X139700000Y-114300000D03*
%TO.P,U41,14,VCC*%
%TO.N,+5V*%
X139700000Y-111760000D03*
%TD*%
D13*
%TO.P,U56,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X91440000Y-128270000D03*
D10*
%TO.P,U56,2,I0a*%
%TO.N,/RAM_module/RAM0_d4*%
X91440000Y-130810000D03*
%TO.P,U56,3,I1a*%
%TO.N,/RAM_module/RAM1_d4*%
X91440000Y-133350000D03*
%TO.P,U56,4,Za*%
%TO.N,/ADC_module/I4*%
X91440000Y-135890000D03*
%TO.P,U56,5,I0b*%
%TO.N,/RAM_module/RAM0_d5*%
X91440000Y-138430000D03*
%TO.P,U56,6,I1b*%
%TO.N,/RAM_module/RAM1_d5*%
X91440000Y-140970000D03*
%TO.P,U56,7,Zb*%
%TO.N,/ADC_module/I5*%
X91440000Y-143510000D03*
%TO.P,U56,8,GND*%
%TO.N,GND*%
X91440000Y-146050000D03*
%TO.P,U56,9,Zd*%
%TO.N,/ADC_module/I7*%
X99060000Y-146050000D03*
%TO.P,U56,10,I1d*%
%TO.N,/RAM_module/RAM1_d7*%
X99060000Y-143510000D03*
%TO.P,U56,11,I0d*%
%TO.N,/RAM_module/RAM0_d7*%
X99060000Y-140970000D03*
%TO.P,U56,12,Zc*%
%TO.N,/ADC_module/I6*%
X99060000Y-138430000D03*
%TO.P,U56,13,I1c*%
%TO.N,/RAM_module/RAM1_d6*%
X99060000Y-135890000D03*
%TO.P,U56,14,I0c*%
%TO.N,/RAM_module/RAM0_d6*%
X99060000Y-133350000D03*
%TO.P,U56,15,OE*%
%TO.N,GND*%
X99060000Y-130810000D03*
%TO.P,U56,16,VCC*%
%TO.N,+5V*%
X99060000Y-128270000D03*
%TD*%
D13*
%TO.P,U5,1*%
%TO.N,/horizontal_counter/bit_6*%
X20320000Y-87630000D03*
D10*
%TO.P,U5,2*%
%TO.N,/horizontal_counter/~{bit_6}*%
X20320000Y-90170000D03*
%TO.P,U5,3*%
%TO.N,/horizontal_counter/bit_7*%
X20320000Y-92710000D03*
%TO.P,U5,4*%
%TO.N,/horizontal_counter/~{bit_7}*%
X20320000Y-95250000D03*
%TO.P,U5,5*%
%TO.N,/horizontal_counter/bit_8*%
X20320000Y-97790000D03*
%TO.P,U5,6*%
%TO.N,/horizontal_counter/~{bit_8}*%
X20320000Y-100330000D03*
%TO.P,U5,7,GND*%
%TO.N,GND*%
X20320000Y-102870000D03*
%TO.P,U5,8*%
%TO.N,/horizontal_counter/~{rst}*%
X27940000Y-102870000D03*
%TO.P,U5,9*%
%TO.N,/horizontal_counter/rst*%
X27940000Y-100330000D03*
%TO.P,U5,10*%
%TO.N,/eo_line*%
X27940000Y-97790000D03*
%TO.P,U5,11*%
%TO.N,Net-(U5-Pad11)*%
X27940000Y-95250000D03*
%TO.P,U5,12*%
%TO.N,/horizontal_counter/eo_vis_200*%
X27940000Y-92710000D03*
%TO.P,U5,13*%
%TO.N,Net-(U5-Pad13)*%
X27940000Y-90170000D03*
%TO.P,U5,14,VCC*%
%TO.N,+5V*%
X27940000Y-87630000D03*
%TD*%
D13*
%TO.P,U14,1,Oe1*%
%TO.N,GND*%
X34290000Y-176530000D03*
D10*
%TO.P,U14,2,Oe2*%
X34290000Y-179070000D03*
%TO.P,U14,3,Q0*%
%TO.N,/RAM_module/r_j_addr4*%
X34290000Y-181610000D03*
%TO.P,U14,4,Q1*%
%TO.N,/RAM_module/r_j_addr5*%
X34290000Y-184150000D03*
%TO.P,U14,5,Q2*%
%TO.N,/RAM_module/r_j_addr6*%
X34290000Y-186690000D03*
%TO.P,U14,6,Q3*%
%TO.N,/RAM_module/r_j_addr7*%
X34290000Y-189230000D03*
%TO.P,U14,7,Cp*%
%TO.N,/horizontal_counter/CLK*%
X34290000Y-191770000D03*
%TO.P,U14,8,GND*%
%TO.N,GND*%
X34290000Y-194310000D03*
%TO.P,U14,9,E1*%
%TO.N,/horizontal_counter/~{is_h_vis_area}*%
X41910000Y-194310000D03*
%TO.P,U14,10,E2*%
X41910000Y-191770000D03*
%TO.P,U14,11,D3*%
%TO.N,/horizontal_counter/bit_7*%
X41910000Y-189230000D03*
%TO.P,U14,12,D2*%
%TO.N,/horizontal_counter/bit_6*%
X41910000Y-186690000D03*
%TO.P,U14,13,D1*%
%TO.N,/horizontal_counter/bit_5*%
X41910000Y-184150000D03*
%TO.P,U14,14,D0*%
%TO.N,/horizontal_counter/bit_4*%
X41910000Y-181610000D03*
%TO.P,U14,15,Mr*%
%TO.N,/horizontal_counter/rst*%
X41910000Y-179070000D03*
%TO.P,U14,16,VCC*%
%TO.N,+5V*%
X41910000Y-176530000D03*
%TD*%
D13*
%TO.P,U17,1,~{MR}*%
%TO.N,/vertical_counter/~{rst}*%
X48260000Y-153670000D03*
D10*
%TO.P,U17,2,CP*%
%TO.N,Net-(U16-TC)*%
X48260000Y-156210000D03*
%TO.P,U17,3,D0*%
%TO.N,GND*%
X48260000Y-158750000D03*
%TO.P,U17,4,D1*%
X48260000Y-161290000D03*
%TO.P,U17,5,D2*%
X48260000Y-163830000D03*
%TO.P,U17,6,D3*%
X48260000Y-166370000D03*
%TO.P,U17,7,CEP*%
%TO.N,+5V*%
X48260000Y-168910000D03*
%TO.P,U17,8,GND*%
%TO.N,GND*%
X48260000Y-171450000D03*
%TO.P,U17,9,~{PE}*%
X55880000Y-171450000D03*
%TO.P,U17,10,CET*%
%TO.N,+5V*%
X55880000Y-168910000D03*
%TO.P,U17,11,Q3*%
%TO.N,unconnected-(U17-Q3-Pad11)*%
X55880000Y-166370000D03*
%TO.P,U17,12,Q2*%
%TO.N,unconnected-(U17-Q2-Pad12)*%
X55880000Y-163830000D03*
%TO.P,U17,13,Q1*%
%TO.N,/vertical_counter/bit_9*%
X55880000Y-161290000D03*
%TO.P,U17,14,Q0*%
%TO.N,/vertical_counter/bit_8*%
X55880000Y-158750000D03*
%TO.P,U17,15,TC*%
%TO.N,unconnected-(U17-TC-Pad15)*%
X55880000Y-156210000D03*
%TO.P,U17,16,VCC*%
%TO.N,+5V*%
X55880000Y-153670000D03*
%TD*%
D14*
%TO.P,J5,1,Pin_1*%
%TO.N,/RAM_module/await_upd*%
X77470000Y-193040000D03*
D15*
%TO.P,J5,2,Pin_2*%
%TO.N,Net-(J3-Pin_2)*%
X80010000Y-193040000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,Net-(J3-Pin_3)*%
X82550000Y-193040000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,Net-(J3-Pin_4)*%
X85090000Y-193040000D03*
%TO.P,J5,5,Pin_5*%
%TO.N,Net-(J3-Pin_5)*%
X87630000Y-193040000D03*
%TO.P,J5,6,Pin_6*%
%TO.N,Net-(J3-Pin_6)*%
X90170000Y-193040000D03*
%TO.P,J5,7,Pin_7*%
%TO.N,Net-(J3-Pin_7)*%
X92710000Y-193040000D03*
%TO.P,J5,8,Pin_8*%
%TO.N,Net-(J3-Pin_8)*%
X95250000Y-193040000D03*
%TO.P,J5,9,Pin_9*%
%TO.N,Net-(J3-Pin_9)*%
X97790000Y-193040000D03*
%TO.P,J5,10,Pin_10*%
%TO.N,Net-(J3-Pin_10)*%
X100330000Y-193040000D03*
%TO.P,J5,11,Pin_11*%
%TO.N,Net-(J3-Pin_11)*%
X102870000Y-193040000D03*
%TO.P,J5,12,Pin_12*%
%TO.N,Net-(J3-Pin_12)*%
X105410000Y-193040000D03*
%TO.P,J5,13,Pin_13*%
%TO.N,/RAM_module/ext_graphics_source/j_addr_ser*%
X107950000Y-193040000D03*
%TO.P,J5,14,Pin_14*%
%TO.N,/RAM_module/ext_graphics_source/i_addr_ser*%
X110490000Y-193040000D03*
%TO.P,J5,15,Pin_15*%
%TO.N,/RAM_module/ext_graphics_source/data_ser*%
X113030000Y-193040000D03*
%TO.P,J5,16,Pin_16*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X115570000Y-193040000D03*
%TO.P,J5,17,Pin_17*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X118110000Y-193040000D03*
%TO.P,J5,18,Pin_18*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X120650000Y-193040000D03*
%TO.P,J5,19,Pin_19*%
%TO.N,Net-(J3-Pin_19)*%
X123190000Y-193040000D03*
%TO.P,J5,20,Pin_20*%
%TO.N,GND*%
X125730000Y-193040000D03*
%TD*%
D13*
%TO.P,U9,1*%
%TO.N,/horizontal_counter/~{bit_0}*%
X20320000Y-128270000D03*
D10*
%TO.P,U9,2*%
%TO.N,/horizontal_counter/~{bit_1}*%
X20320000Y-130810000D03*
%TO.P,U9,3*%
%TO.N,/horizontal_counter/~{bit_2}*%
X20320000Y-133350000D03*
%TO.P,U9,4*%
%TO.N,/horizontal_counter/bit_3*%
X20320000Y-135890000D03*
%TO.P,U9,5*%
%TO.N,/horizontal_counter/~{bit_4}*%
X20320000Y-138430000D03*
%TO.P,U9,6*%
%TO.N,/horizontal_counter/~{bit_5}*%
X20320000Y-140970000D03*
%TO.P,U9,7,GND*%
%TO.N,GND*%
X20320000Y-143510000D03*
%TO.P,U9,8*%
%TO.N,Net-(U5-Pad13)*%
X27940000Y-143510000D03*
%TO.P,U9,9*%
%TO.N,N/C*%
X27940000Y-140970000D03*
%TO.P,U9,10*%
X27940000Y-138430000D03*
%TO.P,U9,11*%
%TO.N,/horizontal_counter/bit_7*%
X27940000Y-135890000D03*
%TO.P,U9,12*%
%TO.N,/horizontal_counter/bit_8*%
X27940000Y-133350000D03*
%TO.P,U9,13*%
%TO.N,N/C*%
X27940000Y-130810000D03*
%TO.P,U9,14,VCC*%
%TO.N,+5V*%
X27940000Y-128270000D03*
%TD*%
D13*
%TO.P,U4,1*%
%TO.N,/horizontal_counter/bit_0*%
X34290000Y-62230000D03*
D10*
%TO.P,U4,2*%
%TO.N,/horizontal_counter/~{bit_0}*%
X34290000Y-64770000D03*
%TO.P,U4,3*%
%TO.N,/horizontal_counter/bit_1*%
X34290000Y-67310000D03*
%TO.P,U4,4*%
%TO.N,/horizontal_counter/~{bit_1}*%
X34290000Y-69850000D03*
%TO.P,U4,5*%
%TO.N,/horizontal_counter/bit_2*%
X34290000Y-72390000D03*
%TO.P,U4,6*%
%TO.N,/horizontal_counter/~{bit_2}*%
X34290000Y-74930000D03*
%TO.P,U4,7,GND*%
%TO.N,GND*%
X34290000Y-77470000D03*
%TO.P,U4,8*%
%TO.N,/horizontal_counter/~{bit_3}*%
X41910000Y-77470000D03*
%TO.P,U4,9*%
%TO.N,/horizontal_counter/bit_3*%
X41910000Y-74930000D03*
%TO.P,U4,10*%
%TO.N,/horizontal_counter/~{bit_4}*%
X41910000Y-72390000D03*
%TO.P,U4,11*%
%TO.N,/horizontal_counter/bit_4*%
X41910000Y-69850000D03*
%TO.P,U4,12*%
%TO.N,/horizontal_counter/~{bit_5}*%
X41910000Y-67310000D03*
%TO.P,U4,13*%
%TO.N,/horizontal_counter/bit_5*%
X41910000Y-64770000D03*
%TO.P,U4,14,VCC*%
%TO.N,+5V*%
X41910000Y-62230000D03*
%TD*%
D13*
%TO.P,U55,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X77470000Y-128270000D03*
D10*
%TO.P,U55,2,I0a*%
%TO.N,/RAM_module/RAM0_d0*%
X77470000Y-130810000D03*
%TO.P,U55,3,I1a*%
%TO.N,/RAM_module/RAM1_d0*%
X77470000Y-133350000D03*
%TO.P,U55,4,Za*%
%TO.N,/ADC_module/I0*%
X77470000Y-135890000D03*
%TO.P,U55,5,I0b*%
%TO.N,/RAM_module/RAM0_d1*%
X77470000Y-138430000D03*
%TO.P,U55,6,I1b*%
%TO.N,/RAM_module/RAM1_d1*%
X77470000Y-140970000D03*
%TO.P,U55,7,Zb*%
%TO.N,/ADC_module/I1*%
X77470000Y-143510000D03*
%TO.P,U55,8,GND*%
%TO.N,GND*%
X77470000Y-146050000D03*
%TO.P,U55,9,Zd*%
%TO.N,/ADC_module/I3*%
X85090000Y-146050000D03*
%TO.P,U55,10,I1d*%
%TO.N,/RAM_module/RAM1_d3*%
X85090000Y-143510000D03*
%TO.P,U55,11,I0d*%
%TO.N,/RAM_module/RAM0_d3*%
X85090000Y-140970000D03*
%TO.P,U55,12,Zc*%
%TO.N,/ADC_module/I2*%
X85090000Y-138430000D03*
%TO.P,U55,13,I1c*%
%TO.N,/RAM_module/RAM1_d2*%
X85090000Y-135890000D03*
%TO.P,U55,14,I0c*%
%TO.N,/RAM_module/RAM0_d2*%
X85090000Y-133350000D03*
%TO.P,U55,15,OE*%
%TO.N,GND*%
X85090000Y-130810000D03*
%TO.P,U55,16,VCC*%
%TO.N,+5V*%
X85090000Y-128270000D03*
%TD*%
D13*
%TO.P,U44,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X48260000Y-41910000D03*
D10*
%TO.P,U44,2,I0a*%
%TO.N,/RAM_module/r_i_addr0*%
X48260000Y-44450000D03*
%TO.P,U44,3,I1a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr0*%
X48260000Y-46990000D03*
%TO.P,U44,4,Za*%
%TO.N,/RAM_module/RAM0_a0*%
X48260000Y-49530000D03*
%TO.P,U44,5,I0b*%
%TO.N,/RAM_module/r_i_addr1*%
X48260000Y-52070000D03*
%TO.P,U44,6,I1b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr1*%
X48260000Y-54610000D03*
%TO.P,U44,7,Zb*%
%TO.N,/RAM_module/RAM0_a1*%
X48260000Y-57150000D03*
%TO.P,U44,8,GND*%
%TO.N,GND*%
X48260000Y-59690000D03*
%TO.P,U44,9,Zd*%
%TO.N,/RAM_module/RAM0_a3*%
X55880000Y-59690000D03*
%TO.P,U44,10,I1d*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr3*%
X55880000Y-57150000D03*
%TO.P,U44,11,I0d*%
%TO.N,/RAM_module/r_i_addr3*%
X55880000Y-54610000D03*
%TO.P,U44,12,Zc*%
%TO.N,/RAM_module/RAM0_a2*%
X55880000Y-52070000D03*
%TO.P,U44,13,I1c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr2*%
X55880000Y-49530000D03*
%TO.P,U44,14,I0c*%
%TO.N,/RAM_module/r_i_addr2*%
X55880000Y-46990000D03*
%TO.P,U44,15,OE*%
%TO.N,GND*%
X55880000Y-44450000D03*
%TO.P,U44,16,VCC*%
%TO.N,+5V*%
X55880000Y-41910000D03*
%TD*%
D13*
%TO.P,U2,1,~{MR}*%
%TO.N,/horizontal_counter/~{rst}*%
X34290000Y-39370000D03*
D10*
%TO.P,U2,2,CP*%
%TO.N,Net-(U1-TC)*%
X34290000Y-41910000D03*
%TO.P,U2,3,D0*%
%TO.N,GND*%
X34290000Y-44450000D03*
%TO.P,U2,4,D1*%
X34290000Y-46990000D03*
%TO.P,U2,5,D2*%
X34290000Y-49530000D03*
%TO.P,U2,6,D3*%
X34290000Y-52070000D03*
%TO.P,U2,7,CEP*%
%TO.N,+5V*%
X34290000Y-54610000D03*
%TO.P,U2,8,GND*%
%TO.N,GND*%
X34290000Y-57150000D03*
%TO.P,U2,9,~{PE}*%
X41910000Y-57150000D03*
%TO.P,U2,10,CET*%
%TO.N,+5V*%
X41910000Y-54610000D03*
%TO.P,U2,11,Q3*%
%TO.N,/horizontal_counter/bit_7*%
X41910000Y-52070000D03*
%TO.P,U2,12,Q2*%
%TO.N,/horizontal_counter/bit_6*%
X41910000Y-49530000D03*
%TO.P,U2,13,Q1*%
%TO.N,/horizontal_counter/bit_5*%
X41910000Y-46990000D03*
%TO.P,U2,14,Q0*%
%TO.N,/horizontal_counter/bit_4*%
X41910000Y-44450000D03*
%TO.P,U2,15,TC*%
%TO.N,Net-(U2-TC)*%
X41910000Y-41910000D03*
%TO.P,U2,16,VCC*%
%TO.N,+5V*%
X41910000Y-39370000D03*
%TD*%
%TO.P,R6,1*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X109220000Y-172720000D03*
%TO.P,R6,2*%
%TO.N,+5V*%
X109220000Y-165100000D03*
%TD*%
D13*
%TO.P,U20,1*%
%TO.N,/vertical_counter/~{bit_0}*%
X48265000Y-130810000D03*
D10*
%TO.P,U20,2*%
%TO.N,/vertical_counter/~{bit_1}*%
X48265000Y-133350000D03*
%TO.P,U20,3*%
%TO.N,/vertical_counter/~{bit_2}*%
X48265000Y-135890000D03*
%TO.P,U20,4*%
%TO.N,/vertical_counter/bit_3*%
X48265000Y-138430000D03*
%TO.P,U20,5*%
%TO.N,/vertical_counter/bit_4*%
X48265000Y-140970000D03*
%TO.P,U20,6*%
%TO.N,/vertical_counter/~{bit_5}*%
X48265000Y-143510000D03*
%TO.P,U20,7*%
%TO.N,/vertical_counter/bit_6*%
X48265000Y-146050000D03*
%TO.P,U20,8,GND*%
%TO.N,GND*%
X48265000Y-148590000D03*
%TO.P,U20,9*%
%TO.N,Net-(U19-Pad3)*%
X55885000Y-148590000D03*
%TO.P,U20,10*%
%TO.N,/vertical_counter/~{bit_7}*%
X55885000Y-146050000D03*
%TO.P,U20,11*%
%TO.N,/vertical_counter/~{bit_8}*%
X55885000Y-143510000D03*
%TO.P,U20,12*%
%TO.N,/vertical_counter/bit_9*%
X55885000Y-140970000D03*
%TO.P,U20,13*%
%TO.N,+5V*%
X55885000Y-138430000D03*
%TO.P,U20,14*%
X55885000Y-135890000D03*
%TO.P,U20,15*%
X55885000Y-133350000D03*
%TO.P,U20,16,VCC*%
X55885000Y-130810000D03*
%TD*%
D13*
%TO.P,U12,1*%
%TO.N,/horizontal_counter/eo_fporch_210*%
X34290000Y-143510000D03*
D10*
%TO.P,U12,2*%
%TO.N,/horizontal_counter/eo_syncp_242*%
X34290000Y-146050000D03*
%TO.P,U12,3*%
%TO.N,Net-(U11A-J)*%
X34290000Y-148590000D03*
%TO.P,U12,4*%
%TO.N,/eo_line*%
X34290000Y-151130000D03*
%TO.P,U12,5*%
%TO.N,/mrst*%
X34290000Y-153670000D03*
%TO.P,U12,6*%
%TO.N,/horizontal_counter/rst*%
X34290000Y-156210000D03*
%TO.P,U12,7,GND*%
%TO.N,GND*%
X34290000Y-158750000D03*
%TO.P,U12,8*%
%TO.N,Net-(U24A-J)*%
X41910000Y-158750000D03*
%TO.P,U12,9*%
%TO.N,/vertical_counter/eo_fporch_601*%
X41910000Y-156210000D03*
%TO.P,U12,10*%
%TO.N,/vertical_counter/eo_syncp_605*%
X41910000Y-153670000D03*
%TO.P,U12,11*%
%TO.N,/vertical_counter/rst*%
X41910000Y-151130000D03*
%TO.P,U12,12*%
%TO.N,/eo_frame*%
X41910000Y-148590000D03*
%TO.P,U12,13*%
%TO.N,/mrst*%
X41910000Y-146050000D03*
%TO.P,U12,14,VCC*%
%TO.N,+5V*%
X41910000Y-143510000D03*
%TD*%
D13*
%TO.P,U25,1,Oe1*%
%TO.N,GND*%
X48260000Y-64770000D03*
D10*
%TO.P,U25,2,Oe2*%
X48260000Y-67310000D03*
%TO.P,U25,3,Q0*%
%TO.N,/RAM_module/r_i_addr0*%
X48260000Y-69850000D03*
%TO.P,U25,4,Q1*%
%TO.N,/RAM_module/r_i_addr1*%
X48260000Y-72390000D03*
%TO.P,U25,5,Q2*%
%TO.N,/RAM_module/r_i_addr2*%
X48260000Y-74930000D03*
%TO.P,U25,6,Q3*%
%TO.N,/RAM_module/r_i_addr3*%
X48260000Y-77470000D03*
%TO.P,U25,7,Cp*%
%TO.N,/eo_line*%
X48260000Y-80010000D03*
%TO.P,U25,8,GND*%
%TO.N,GND*%
X48260000Y-82550000D03*
%TO.P,U25,9,E1*%
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X55880000Y-82550000D03*
%TO.P,U25,10,E2*%
X55880000Y-80010000D03*
%TO.P,U25,11,D3*%
%TO.N,/vertical_counter/bit_5*%
X55880000Y-77470000D03*
%TO.P,U25,12,D2*%
%TO.N,/vertical_counter/bit_4*%
X55880000Y-74930000D03*
%TO.P,U25,13,D1*%
%TO.N,/vertical_counter/bit_3*%
X55880000Y-72390000D03*
%TO.P,U25,14,D0*%
%TO.N,/vertical_counter/bit_2*%
X55880000Y-69850000D03*
%TO.P,U25,15,Mr*%
%TO.N,/vertical_counter/rst*%
X55880000Y-67310000D03*
%TO.P,U25,16,VCC*%
%TO.N,+5V*%
X55880000Y-64770000D03*
%TD*%
D12*
%TO.P,U47,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X74930000Y-35555000D03*
D10*
%TO.P,U47,2,I0a*%
%TO.N,/RAM_module/r_j_addr5*%
X77470000Y-35555000D03*
%TO.P,U47,3,I1a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr12*%
X80010000Y-35555000D03*
%TO.P,U47,4,Za*%
%TO.N,/RAM_module/RAM0_a12*%
X82550000Y-35555000D03*
%TO.P,U47,5,I0b*%
%TO.N,/RAM_module/r_j_addr6*%
X85090000Y-35555000D03*
%TO.P,U47,6,I1b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr13*%
X87630000Y-35555000D03*
%TO.P,U47,7,Zb*%
%TO.N,/RAM_module/RAM0_a13*%
X90170000Y-35555000D03*
%TO.P,U47,8,GND*%
%TO.N,GND*%
X92710000Y-35555000D03*
%TO.P,U47,9,Zd*%
%TO.N,unconnected-(U47-Zd-Pad9)*%
X92710000Y-27935000D03*
%TO.P,U47,10,I1d*%
%TO.N,unconnected-(U47-I1d-Pad10)*%
X90170000Y-27935000D03*
%TO.P,U47,11,I0d*%
%TO.N,unconnected-(U47-I0d-Pad11)*%
X87630000Y-27935000D03*
%TO.P,U47,12,Zc*%
%TO.N,/RAM_module/RAM0_a14*%
X85090000Y-27935000D03*
%TO.P,U47,13,I1c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr14*%
X82550000Y-27935000D03*
%TO.P,U47,14,I0c*%
%TO.N,/RAM_module/r_j_addr7*%
X80010000Y-27935000D03*
%TO.P,U47,15,OE*%
%TO.N,GND*%
X77470000Y-27935000D03*
%TO.P,U47,16,VCC*%
%TO.N,+5V*%
X74930000Y-27935000D03*
%TD*%
D13*
%TO.P,U7,1*%
%TO.N,/horizontal_counter/~{bit_0}*%
X20320000Y-107950000D03*
D10*
%TO.P,U7,2*%
%TO.N,/horizontal_counter/bit_1*%
X20320000Y-110490000D03*
%TO.P,U7,3*%
%TO.N,/horizontal_counter/~{bit_2}*%
X20320000Y-113030000D03*
%TO.P,U7,4*%
%TO.N,/horizontal_counter/~{bit_3}*%
X20320000Y-115570000D03*
%TO.P,U7,5*%
%TO.N,/horizontal_counter/bit_4*%
X20320000Y-118110000D03*
%TO.P,U7,6*%
%TO.N,/horizontal_counter/bit_5*%
X20320000Y-120650000D03*
%TO.P,U7,7,GND*%
%TO.N,GND*%
X20320000Y-123190000D03*
%TO.P,U7,8*%
%TO.N,Net-(U10-Pad3)*%
X27940000Y-123190000D03*
%TO.P,U7,9*%
%TO.N,N/C*%
X27940000Y-120650000D03*
%TO.P,U7,10*%
X27940000Y-118110000D03*
%TO.P,U7,11*%
%TO.N,/horizontal_counter/bit_6*%
X27940000Y-115570000D03*
%TO.P,U7,12*%
%TO.N,/horizontal_counter/bit_7*%
X27940000Y-113030000D03*
%TO.P,U7,13*%
%TO.N,N/C*%
X27940000Y-110490000D03*
%TO.P,U7,14,VCC*%
%TO.N,+5V*%
X27940000Y-107950000D03*
%TD*%
D13*
%TO.P,U35,1,I_OUT1*%
%TO.N,Net-(U35-I_OUT1)*%
X119385000Y-102870000D03*
D10*
%TO.P,U35,2,I_OUT2*%
%TO.N,GND*%
X119385000Y-105410000D03*
%TO.P,U35,3,GND*%
X119385000Y-107950000D03*
%TO.P,U35,4,D9(MSB)*%
%TO.N,unconnected-(U35-D9(MSB)-Pad4)*%
X119385000Y-110490000D03*
%TO.P,U35,5,D8*%
%TO.N,unconnected-(U35-D8-Pad5)*%
X119385000Y-113030000D03*
%TO.P,U35,6,D7*%
%TO.N,/ADC_module/D7*%
X119385000Y-115570000D03*
%TO.P,U35,7,D6*%
%TO.N,/ADC_module/D6*%
X119385000Y-118110000D03*
%TO.P,U35,8,D5*%
%TO.N,/ADC_module/D5*%
X119385000Y-120650000D03*
%TO.P,U35,9,D4*%
%TO.N,/ADC_module/D4*%
X127005000Y-120650000D03*
%TO.P,U35,10,D3*%
%TO.N,/ADC_module/D3*%
X127005000Y-118110000D03*
%TO.P,U35,11,D2*%
%TO.N,/ADC_module/D2*%
X127005000Y-115570000D03*
%TO.P,U35,12,D1*%
%TO.N,/ADC_module/D1*%
X127005000Y-113030000D03*
%TO.P,U35,13,D0(LSB)*%
%TO.N,/ADC_module/D0*%
X127005000Y-110490000D03*
%TO.P,U35,14,VCC*%
%TO.N,+5V*%
X127005000Y-107950000D03*
%TO.P,U35,15,VREF*%
X127005000Y-105410000D03*
%TO.P,U35,16,RFBACK*%
%TO.N,unconnected-(U35-RFBACK-Pad16)*%
X127005000Y-102870000D03*
%TD*%
D13*
%TO.P,U32,1,QB*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr8*%
X77470000Y-165100000D03*
D10*
%TO.P,U32,2,QC*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr9*%
X77470000Y-167640000D03*
%TO.P,U32,3,QD*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr10*%
X77470000Y-170180000D03*
%TO.P,U32,4,QE*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr11*%
X77470000Y-172720000D03*
%TO.P,U32,5,QF*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr12*%
X77470000Y-175260000D03*
%TO.P,U32,6,QG*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr13*%
X77470000Y-177800000D03*
%TO.P,U32,7,QH*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr14*%
X77470000Y-180340000D03*
%TO.P,U32,8,GND*%
%TO.N,GND*%
X77470000Y-182880000D03*
%TO.P,U32,9,QH'*%
%TO.N,unconnected-(U32-QH&apos;-Pad9)*%
X85090000Y-182880000D03*
%TO.P,U32,10,~{SRCLR}*%
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X85090000Y-180340000D03*
%TO.P,U32,11,SRCLK*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X85090000Y-177800000D03*
%TO.P,U32,12,RCLK*%
%TO.N,/RAM_module/ext_graphics_rclk*%
X85090000Y-175260000D03*
%TO.P,U32,13,~{OE}*%
%TO.N,GND*%
X85090000Y-172720000D03*
%TO.P,U32,14,SER*%
%TO.N,/RAM_module/ext_graphics_source/j_addr_ser*%
X85090000Y-170180000D03*
%TO.P,U32,15,QA*%
%TO.N,/RAM_module/RAM_bus_mux/w_j_addr0*%
X85090000Y-167640000D03*
%TO.P,U32,16,VCC*%
%TO.N,+5V*%
X85090000Y-165100000D03*
%TD*%
D13*
%TO.P,U52,1,Y1*%
%TO.N,/RAM_module/RAM0_d1*%
X111755000Y-19050000D03*
D10*
%TO.P,U52,2,Y0*%
%TO.N,/RAM_module/RAM1_d1*%
X111755000Y-21590000D03*
%TO.P,U52,3,Z1*%
%TO.N,/RAM_module/RAM0_d2*%
X111755000Y-24130000D03*
%TO.P,U52,4,Z*%
%TO.N,/RAM_module/RAM_bus_mux/w_data2*%
X111755000Y-26670000D03*
%TO.P,U52,5,Z0*%
%TO.N,/RAM_module/RAM1_d2*%
X111755000Y-29210000D03*
%TO.P,U52,6,Inh*%
%TO.N,GND*%
X111755000Y-31750000D03*
%TO.P,U52,7,VEE*%
X111755000Y-34290000D03*
%TO.P,U52,8,VSS*%
X111755000Y-36830000D03*
%TO.P,U52,9,C*%
%TO.N,/RAM_module/r_j_addr0*%
X119375000Y-36830000D03*
%TO.P,U52,10,B*%
X119375000Y-34290000D03*
%TO.P,U52,11,A*%
X119375000Y-31750000D03*
%TO.P,U52,12,X0*%
%TO.N,/RAM_module/RAM1_d0*%
X119375000Y-29210000D03*
%TO.P,U52,13,X1*%
%TO.N,/RAM_module/RAM0_d0*%
X119375000Y-26670000D03*
%TO.P,U52,14,X*%
%TO.N,/RAM_module/RAM_bus_mux/w_data0*%
X119375000Y-24130000D03*
%TO.P,U52,15,Y*%
%TO.N,/RAM_module/RAM_bus_mux/w_data1*%
X119375000Y-21590000D03*
%TO.P,U52,16,VDD*%
%TO.N,+5V*%
X119375000Y-19050000D03*
%TD*%
D13*
%TO.P,U50,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X91445000Y-102870000D03*
D10*
%TO.P,U50,2,I0a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr8*%
X91445000Y-105410000D03*
%TO.P,U50,3,I1a*%
%TO.N,/RAM_module/r_j_addr1*%
X91445000Y-107950000D03*
%TO.P,U50,4,Za*%
%TO.N,/RAM_module/RAM1_a8*%
X91445000Y-110490000D03*
%TO.P,U50,5,I0b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr9*%
X91445000Y-113030000D03*
%TO.P,U50,6,I1b*%
%TO.N,/RAM_module/r_j_addr2*%
X91445000Y-115570000D03*
%TO.P,U50,7,Zb*%
%TO.N,/RAM_module/RAM1_a9*%
X91445000Y-118110000D03*
%TO.P,U50,8,GND*%
%TO.N,GND*%
X91445000Y-120650000D03*
%TO.P,U50,9,Zd*%
%TO.N,/RAM_module/RAM1_a11*%
X99065000Y-120650000D03*
%TO.P,U50,10,I1d*%
%TO.N,/RAM_module/r_j_addr4*%
X99065000Y-118110000D03*
%TO.P,U50,11,I0d*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr11*%
X99065000Y-115570000D03*
%TO.P,U50,12,Zc*%
%TO.N,/RAM_module/RAM1_a10*%
X99065000Y-113030000D03*
%TO.P,U50,13,I1c*%
%TO.N,/RAM_module/r_j_addr3*%
X99065000Y-110490000D03*
%TO.P,U50,14,I0c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr10*%
X99065000Y-107950000D03*
%TO.P,U50,15,OE*%
%TO.N,GND*%
X99065000Y-105410000D03*
%TO.P,U50,16,VCC*%
%TO.N,+5V*%
X99065000Y-102870000D03*
%TD*%
D13*
%TO.P,U48,1,S*%
%TO.N,/RAM_module/r_j_addr0*%
X100330000Y-19050000D03*
D10*
%TO.P,U48,2,I0a*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr0*%
X100330000Y-21590000D03*
%TO.P,U48,3,I1a*%
%TO.N,/RAM_module/r_i_addr0*%
X100330000Y-24130000D03*
%TO.P,U48,4,Za*%
%TO.N,/RAM_module/RAM1_a0*%
X100330000Y-26670000D03*
%TO.P,U48,5,I0b*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr1*%
X100330000Y-29210000D03*
%TO.P,U48,6,I1b*%
%TO.N,/RAM_module/r_i_addr1*%
X100330000Y-31750000D03*
%TO.P,U48,7,Zb*%
%TO.N,/RAM_module/RAM1_a1*%
X100330000Y-34290000D03*
%TO.P,U48,8,GND*%
%TO.N,GND*%
X100330000Y-36830000D03*
%TO.P,U48,9,Zd*%
%TO.N,/RAM_module/RAM1_a3*%
X107950000Y-36830000D03*
%TO.P,U48,10,I1d*%
%TO.N,/RAM_module/r_i_addr3*%
X107950000Y-34290000D03*
%TO.P,U48,11,I0d*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr3*%
X107950000Y-31750000D03*
%TO.P,U48,12,Zc*%
%TO.N,/RAM_module/RAM1_a2*%
X107950000Y-29210000D03*
%TO.P,U48,13,I1c*%
%TO.N,/RAM_module/r_i_addr2*%
X107950000Y-26670000D03*
%TO.P,U48,14,I0c*%
%TO.N,/RAM_module/RAM_bus_mux/w_addr2*%
X107950000Y-24130000D03*
%TO.P,U48,15,OE*%
%TO.N,GND*%
X107950000Y-21590000D03*
%TO.P,U48,16,VCC*%
%TO.N,+5V*%
X107950000Y-19050000D03*
%TD*%
D13*
%TO.P,U23,1*%
%TO.N,/vertical_counter/~{bit_0}*%
X62235000Y-110490000D03*
D10*
%TO.P,U23,2*%
%TO.N,/vertical_counter/~{bit_1}*%
X62235000Y-113030000D03*
%TO.P,U23,3*%
%TO.N,/vertical_counter/bit_2*%
X62235000Y-115570000D03*
%TO.P,U23,4*%
%TO.N,/vertical_counter/~{bit_3}*%
X62235000Y-118110000D03*
%TO.P,U23,5*%
%TO.N,/vertical_counter/bit_4*%
X62235000Y-120650000D03*
%TO.P,U23,6*%
%TO.N,/vertical_counter/bit_5*%
X62235000Y-123190000D03*
%TO.P,U23,7*%
%TO.N,/vertical_counter/bit_6*%
X62235000Y-125730000D03*
%TO.P,U23,8,GND*%
%TO.N,GND*%
X62235000Y-128270000D03*
%TO.P,U23,9*%
%TO.N,Net-(U19-Pad11)*%
X69855000Y-128270000D03*
%TO.P,U23,10*%
%TO.N,/vertical_counter/~{bit_7}*%
X69855000Y-125730000D03*
%TO.P,U23,11*%
%TO.N,/vertical_counter/~{bit_8}*%
X69855000Y-123190000D03*
%TO.P,U23,12*%
%TO.N,/vertical_counter/bit_9*%
X69855000Y-120650000D03*
%TO.P,U23,13*%
%TO.N,+5V*%
X69855000Y-118110000D03*
%TO.P,U23,14*%
X69855000Y-115570000D03*
%TO.P,U23,15*%
X69855000Y-113030000D03*
%TO.P,U23,16,VCC*%
X69855000Y-110490000D03*
%TD*%
D20*
%TO.P,SW1,1,1*%
%TO.N,/mrst*%
X34850000Y-162850000D03*
X41350000Y-162850000D03*
%TO.P,SW1,2,2*%
%TO.N,+5V*%
X34850000Y-167350000D03*
X41350000Y-167350000D03*
%TD*%
D13*
%TO.P,U10,1*%
%TO.N,Net-(U10-Pad1)*%
X34290000Y-123190000D03*
D10*
%TO.P,U10,2*%
%TO.N,/horizontal_counter/eo_fporch_210*%
X34290000Y-125730000D03*
%TO.P,U10,3*%
%TO.N,Net-(U10-Pad3)*%
X34290000Y-128270000D03*
%TO.P,U10,4*%
%TO.N,/horizontal_counter/eo_syncp_242*%
X34290000Y-130810000D03*
%TO.P,U10,5*%
%TO.N,/eo_line*%
X34290000Y-133350000D03*
%TO.P,U10,6*%
%TO.N,/horizontal_counter/~{eo_line}*%
X34290000Y-135890000D03*
%TO.P,U10,7,GND*%
%TO.N,GND*%
X34290000Y-138430000D03*
%TO.P,U10,8*%
%TO.N,/vertical_counter/~{bit_0}*%
X41910000Y-138430000D03*
%TO.P,U10,9*%
%TO.N,/vertical_counter/bit_0*%
X41910000Y-135890000D03*
%TO.P,U10,10*%
%TO.N,/vertical_counter/~{bit_1}*%
X41910000Y-133350000D03*
%TO.P,U10,11*%
%TO.N,/vertical_counter/bit_1*%
X41910000Y-130810000D03*
%TO.P,U10,12*%
%TO.N,/vertical_counter/~{bit_2}*%
X41910000Y-128270000D03*
%TO.P,U10,13*%
%TO.N,/vertical_counter/bit_2*%
X41910000Y-125730000D03*
%TO.P,U10,14,VCC*%
%TO.N,+5V*%
X41910000Y-123190000D03*
%TD*%
D13*
%TO.P,U39,1*%
%TO.N,/is_vis_area*%
X132080000Y-133350000D03*
D10*
%TO.P,U39,2*%
%TO.N,/horizontal_counter/~{is_h_vis_area}*%
X132080000Y-135890000D03*
%TO.P,U39,3*%
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X132080000Y-138430000D03*
%TO.P,U39,4*%
%TO.N,/writing_RAM*%
X132080000Y-140970000D03*
%TO.P,U39,5*%
%TO.N,Net-(U39-Pad5)*%
X132080000Y-143510000D03*
%TO.P,U39,6*%
%TO.N,/mrst*%
X132080000Y-146050000D03*
%TO.P,U39,7,GND*%
%TO.N,GND*%
X132080000Y-148590000D03*
%TO.P,U39,8*%
%TO.N,unconnected-(U39-Pad8)*%
X139700000Y-148590000D03*
%TO.P,U39,9*%
%TO.N,unconnected-(U39-Pad9)*%
X139700000Y-146050000D03*
%TO.P,U39,10*%
%TO.N,unconnected-(U39-Pad10)*%
X139700000Y-143510000D03*
%TO.P,U39,11*%
%TO.N,unconnected-(U39-Pad11)*%
X139700000Y-140970000D03*
%TO.P,U39,12*%
%TO.N,unconnected-(U39-Pad12)*%
X139700000Y-138430000D03*
%TO.P,U39,13*%
%TO.N,unconnected-(U39-Pad13)*%
X139700000Y-135890000D03*
%TO.P,U39,14,VCC*%
%TO.N,+5V*%
X139700000Y-133350000D03*
%TD*%
D13*
%TO.P,U26,1,Oe1*%
%TO.N,GND*%
X62235000Y-64770000D03*
D10*
%TO.P,U26,2,Oe2*%
X62235000Y-67310000D03*
%TO.P,U26,3,Q0*%
%TO.N,/RAM_module/r_i_addr4*%
X62235000Y-69850000D03*
%TO.P,U26,4,Q1*%
%TO.N,/RAM_module/r_i_addr5*%
X62235000Y-72390000D03*
%TO.P,U26,5,Q2*%
%TO.N,/RAM_module/r_i_addr6*%
X62235000Y-74930000D03*
%TO.P,U26,6,Q3*%
%TO.N,/RAM_module/r_i_addr7*%
X62235000Y-77470000D03*
%TO.P,U26,7,Cp*%
%TO.N,/eo_line*%
X62235000Y-80010000D03*
%TO.P,U26,8,GND*%
%TO.N,GND*%
X62235000Y-82550000D03*
%TO.P,U26,9,E1*%
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X69855000Y-82550000D03*
%TO.P,U26,10,E2*%
X69855000Y-80010000D03*
%TO.P,U26,11,D3*%
%TO.N,/vertical_counter/bit_9*%
X69855000Y-77470000D03*
%TO.P,U26,12,D2*%
%TO.N,/vertical_counter/bit_8*%
X69855000Y-74930000D03*
%TO.P,U26,13,D1*%
%TO.N,/vertical_counter/bit_7*%
X69855000Y-72390000D03*
%TO.P,U26,14,D0*%
%TO.N,/vertical_counter/bit_6*%
X69855000Y-69850000D03*
%TO.P,U26,15,Mr*%
%TO.N,/vertical_counter/rst*%
X69855000Y-67310000D03*
%TO.P,U26,16,VCC*%
%TO.N,+5V*%
X69855000Y-64770000D03*
%TD*%
%TO.P,R4,1*%
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X88900000Y-182880000D03*
%TO.P,R4,2*%
%TO.N,+5V*%
X88900000Y-175260000D03*
%TD*%
D13*
%TO.P,U8,1*%
%TO.N,/horizontal_counter/~{bit_0}*%
X34290000Y-102870000D03*
D10*
%TO.P,U8,2*%
%TO.N,/horizontal_counter/bit_1*%
X34290000Y-105410000D03*
%TO.P,U8,3*%
%TO.N,/horizontal_counter/~{bit_2}*%
X34290000Y-107950000D03*
%TO.P,U8,4*%
%TO.N,/horizontal_counter/~{bit_3}*%
X34290000Y-110490000D03*
%TO.P,U8,5*%
%TO.N,/horizontal_counter/bit_5*%
X34290000Y-113030000D03*
%TO.P,U8,6*%
%TO.N,/horizontal_counter/~{bit_6}*%
X34290000Y-115570000D03*
%TO.P,U8,7,GND*%
%TO.N,GND*%
X34290000Y-118110000D03*
%TO.P,U8,8*%
%TO.N,Net-(U10-Pad1)*%
X41910000Y-118110000D03*
%TO.P,U8,9*%
%TO.N,N/C*%
X41910000Y-115570000D03*
%TO.P,U8,10*%
X41910000Y-113030000D03*
%TO.P,U8,11*%
%TO.N,/horizontal_counter/bit_7*%
X41910000Y-110490000D03*
%TO.P,U8,12*%
%TO.N,/horizontal_counter/bit_8*%
X41910000Y-107950000D03*
%TO.P,U8,13*%
%TO.N,N/C*%
X41910000Y-105410000D03*
%TO.P,U8,14,VCC*%
%TO.N,+5V*%
X41910000Y-102870000D03*
%TD*%
D17*
%TO.P,SW3,1,A*%
%TO.N,/int_brightness*%
X138430000Y-87710000D03*
D18*
%TO.P,SW3,2,B*%
%TO.N,Net-(RV3-Pad2)*%
X138430000Y-90210000D03*
%TO.P,SW3,3,C*%
%TO.N,/ext_G*%
X138430000Y-92710000D03*
%TO.P,SW3,4,A*%
X135130000Y-92710000D03*
%TO.P,SW3,5,B*%
%TO.N,Net-(RV3-Pad2)*%
X135130000Y-90210000D03*
%TO.P,SW3,6,C*%
%TO.N,/int_brightness*%
X135130000Y-87710000D03*
%TD*%
D21*
%TO.N,/RAM_module/r_j_addr0*%
X121666000Y-67310000D03*
%TO.N,/vertical_counter/bit_9*%
X64643000Y-78232000D03*
X64262000Y-83058000D03*
%TO.N,/ext_R*%
X134239000Y-71247000D03*
%TO.N,+5V*%
X140335000Y-83820000D03*
X22860000Y-130810000D03*
%TO.N,/RAM_module/r_j_addr0*%
X104223300Y-32608200D03*
X91847100Y-99013900D03*
X22374200Y-177270900D03*
X74713500Y-174051500D03*
%TO.N,/RAM_module/r_j_addr5*%
X74950000Y-32062200D03*
X106156300Y-53964000D03*
X80333600Y-51634700D03*
X37094200Y-172584300D03*
X103417500Y-163829300D03*
%TO.N,/RAM_module/r_i_addr4*%
X75030800Y-69333800D03*
%TO.N,/RAM_module/r_j_addr3*%
X94081800Y-109705400D03*
X95934700Y-36842900D03*
X91729500Y-178028000D03*
X21975600Y-183543700D03*
%TO.N,/RAM_module/r_i_addr5*%
X67188400Y-114415500D03*
%TO.N,/RAM_module/r_j_addr7*%
X108041600Y-179349100D03*
X97543800Y-32717300D03*
%TO.N,/RAM_module/r_j_addr2*%
X64142500Y-109285800D03*
X57193800Y-174745400D03*
%TO.N,/RAM_module/r_i_addr7*%
X68296200Y-77268400D03*
X71118900Y-114832500D03*
%TO.N,/RAM_module/r_j_addr1*%
X53089400Y-105963100D03*
X45477200Y-167619500D03*
%TO.N,/RAM_module/r_j_addr6*%
X101636300Y-185384900D03*
X94329500Y-36625000D03*
X93607600Y-116525000D03*
%TO.N,/RAM_module/r_j_addr4*%
X72048700Y-119605200D03*
X36433700Y-130861400D03*
X72388700Y-131323200D03*
%TO.N,/RAM_module/r_i_addr2*%
X104360500Y-15748000D03*
X54610000Y-16415300D03*
%TO.N,/RAM_module/r_i_addr6*%
X85614800Y-98817100D03*
X82470300Y-75209900D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr12*%
X97307200Y-39052400D03*
X103324800Y-150805300D03*
X81211800Y-151545000D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr13*%
X88500600Y-107899300D03*
X87726600Y-133656900D03*
X86583700Y-57866500D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr14*%
X81546000Y-122817100D03*
X82984400Y-103577400D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr9*%
X92137200Y-94542500D03*
X67041500Y-85107700D03*
X76004500Y-137233400D03*
X88346100Y-132585600D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr11*%
X75417800Y-110510400D03*
X66675000Y-30672500D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr10*%
X60990600Y-86667900D03*
X97702500Y-100881900D03*
X81658500Y-101081900D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr8*%
X81089300Y-106765000D03*
X64873800Y-105302000D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr4*%
X66655100Y-105275800D03*
X95960100Y-172799300D03*
X68040000Y-156860600D03*
X93397000Y-157919100D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr7*%
X80099000Y-63208800D03*
X83116400Y-147774300D03*
X96617100Y-149202200D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr5*%
X73963100Y-57144100D03*
X95940200Y-163043500D03*
X74074200Y-161267800D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr6*%
X81816400Y-53936900D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr1*%
X101174700Y-141870800D03*
X96513100Y-41455000D03*
X51467100Y-39087200D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr2*%
X98965500Y-47702800D03*
X101878300Y-24693300D03*
X96077200Y-47702800D03*
X97032700Y-110107500D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr3*%
X104411600Y-54314300D03*
X71558800Y-51118200D03*
X71444900Y-54529200D03*
%TO.N,/RAM_module/RAM_bus_mux/w_addr0*%
X106008200Y-95862000D03*
X102289100Y-44803300D03*
%TO.N,/ADC_module/I7*%
X125113400Y-149610700D03*
X99700400Y-148951600D03*
%TO.N,/ADC_module/I6*%
X101619100Y-136349400D03*
%TO.N,/ADC_module/I2*%
X111175600Y-139065900D03*
%TO.N,/RAM0_~{WE}*%
X131891800Y-97975500D03*
X88227600Y-93528400D03*
%TO.N,/writing_RAM*%
X89537000Y-16554100D03*
X127231000Y-21176700D03*
%TO.N,/ADC_module/D4*%
X121385600Y-122457900D03*
%TO.N,/ADC_module/D6*%
X125932900Y-119702600D03*
%TO.N,/ADC_module/D3*%
X124915500Y-143143600D03*
%TO.N,/ADC_module/D1*%
X106141500Y-122893500D03*
%TO.N,/ADC_module/D2*%
X115048200Y-117568500D03*
%TO.N,/ADC_module/D0*%
X107710100Y-112622500D03*
%TO.N,/RAM_module/RAM_bus_mux/w_data2*%
X113254600Y-167081000D03*
%TO.N,/RAM_module/RAM_bus_mux/w_data1*%
X115439100Y-164343200D03*
%TO.N,/RAM_module/RAM1_a12*%
X95293800Y-107634000D03*
%TO.N,/RAM_module/RAM1_d4*%
X107378700Y-88346400D03*
%TO.N,/RAM_module/RAM1_d5*%
X93511700Y-130350100D03*
X106727600Y-85894300D03*
%TO.N,/RAM_module/RAM1_d0*%
X80464100Y-87134400D03*
X97315800Y-39865700D03*
X115029100Y-29839600D03*
X112617300Y-39265400D03*
%TO.N,/RAM_module/RAM1_a14*%
X111178200Y-100114800D03*
X97145400Y-81778400D03*
X98928900Y-98126700D03*
%TO.N,/RAM_module/RAM1_a3*%
X104773400Y-66390400D03*
%TO.N,/RAM_module/RAM1_a4*%
X84202200Y-67392200D03*
%TO.N,/RAM_module/RAM1_d1*%
X96680500Y-21637000D03*
X93766600Y-105292100D03*
X90122800Y-135657300D03*
%TO.N,/RAM_module/RAM1_d2*%
X111266000Y-84041600D03*
%TO.N,/RAM_module/RAM1_d3*%
X95894000Y-141212600D03*
X103454000Y-68904200D03*
%TO.N,/RAM_module/RAM1_a13*%
X99592100Y-79838800D03*
%TO.N,/RAM_module/RAM0_d5*%
X108143100Y-85342400D03*
%TO.N,/RAM_module/RAM0_a0*%
X50741800Y-66311000D03*
%TO.N,/RAM_module/RAM0_a10*%
X72662100Y-32072700D03*
%TO.N,/RAM_module/RAM0_d6*%
X97483900Y-83129400D03*
%TO.N,/RAM_module/RAM0_d7*%
X99792600Y-93212500D03*
X99290400Y-80729900D03*
%TO.N,/RAM_module/RAM0_a13*%
X80772100Y-45009400D03*
X88427300Y-43382300D03*
%TO.N,/RAM_module/RAM0_d4*%
X89539400Y-90598600D03*
X89612200Y-56502600D03*
%TO.N,/RAM_module/RAM0_d3*%
X119266100Y-89951800D03*
%TO.N,/RAM_module/RAM0_d0*%
X113077800Y-87173500D03*
%TO.N,/RAM_module/RAM0_d2*%
X106767500Y-61469200D03*
X91445700Y-66379400D03*
X87881300Y-90346100D03*
%TO.N,/RAM_module/RAM0_d1*%
X115071000Y-45087900D03*
X76044200Y-47484000D03*
%TO.N,/RAM_module/RAM0_a9*%
X74038200Y-38979200D03*
%TO.N,/RAM_module/RAM0_a8*%
X57670600Y-61262200D03*
%TO.N,/RAM1_~{WE}*%
X97307200Y-37961100D03*
X130207900Y-66257700D03*
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X132867000Y-125863100D03*
X63341600Y-111647800D03*
%TO.N,Net-(U19-Pad5)*%
X44857600Y-144850700D03*
%TO.N,Net-(U19-Pad11)*%
X61083700Y-127578500D03*
%TO.N,Net-(U19-Pad3)*%
X51838700Y-92906900D03*
%TO.N,/vertical_counter/~{rst}*%
X68461200Y-95884800D03*
%TO.N,/vertical_counter/~{bit_3}*%
X64994100Y-158742000D03*
%TO.N,/vertical_counter/~{bit_5}*%
X60693600Y-152913000D03*
%TO.N,/vertical_counter/bit_9*%
X50837200Y-116898900D03*
%TO.N,Net-(U16-TC)*%
X66232000Y-157507700D03*
%TO.N,Net-(U24A-J)*%
X40078900Y-90938100D03*
%TO.N,/vertical_counter/rst*%
X50343800Y-90823600D03*
%TO.N,/vertical_counter/eo_syncp_605*%
X39137100Y-107682400D03*
%TO.N,/horizontal_counter/~{CLK}*%
X19305200Y-62952700D03*
X35405200Y-60231300D03*
%TO.N,/horizontal_counter/~{is_h_vis_area}*%
X128078100Y-154964000D03*
%TO.N,/vertical_counter/bit_0*%
X44517100Y-134515300D03*
%TO.N,/vertical_counter/~{bit_2}*%
X49993200Y-128518000D03*
%TO.N,/horizontal_counter/~{eo_line}*%
X38061200Y-100895400D03*
%TO.N,/vertical_counter/~{bit_0}*%
X47223900Y-135082000D03*
X57546300Y-130912800D03*
%TO.N,/horizontal_counter/eo_vis_200*%
X30002100Y-92583300D03*
%TO.N,/horizontal_counter/~{bit_7}*%
X22228100Y-91247700D03*
%TO.N,/horizontal_counter/~{bit_1}*%
X23536400Y-88669100D03*
%TO.N,/horizontal_counter/~{bit_5}*%
X32372800Y-137985500D03*
%TO.N,/horizontal_counter/bit_8*%
X27868300Y-86123700D03*
%TO.N,/horizontal_counter/bit_7*%
X38524600Y-140188500D03*
X24502800Y-56509100D03*
%TO.N,Net-(U2-TC)*%
X36794000Y-66311000D03*
%TO.N,/horizontal_counter/bit_4*%
X24313600Y-72221200D03*
X38524600Y-128237500D03*
%TO.N,/horizontal_counter/bit_6*%
X24313600Y-51535500D03*
X38524600Y-118994200D03*
%TO.N,/horizontal_counter/bit_3*%
X30243000Y-72459400D03*
%TO.N,/RAM1_~{CE}*%
X113862100Y-73660000D03*
X94328700Y-47484000D03*
%TO.N,/eo_line*%
X45066500Y-152008900D03*
X28854100Y-129570000D03*
X29648900Y-77567400D03*
%TO.N,/is_h_vis_area*%
X36558000Y-21578100D03*
%TO.N,/is_vis_area*%
X75796400Y-71360900D03*
X105105000Y-75920100D03*
%TO.N,/int_brightness*%
X95897600Y-73556700D03*
X122709500Y-77316300D03*
%TO.N,/ext_B*%
X136358400Y-27909300D03*
X85712700Y-22913300D03*
%TO.N,/ext_G*%
X135710600Y-29834700D03*
%TO.N,/eo_frame*%
X47180200Y-96344200D03*
X56415800Y-86032900D03*
X72306300Y-83483800D03*
%TO.N,/ext_R*%
X79713300Y-71516800D03*
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X92539700Y-179228700D03*
X115568400Y-178701800D03*
%TO.N,/RAM_module/await_upd*%
X128078100Y-188447100D03*
%TO.N,/VGA_B*%
X81139200Y-23004500D03*
%TO.N,/v_sync*%
X88747000Y-77359600D03*
X88747000Y-60782800D03*
X64555400Y-97008900D03*
X63755900Y-84539300D03*
%TO.N,/h_sync*%
X81751500Y-39137700D03*
X24378000Y-38753800D03*
%TD*%
D22*
%TO.N,/RAM_module/r_i_addr2*%
X104360500Y-23080500D02*
X107950000Y-26670000D01*
X104360500Y-15748000D02*
X104360500Y-23080500D01*
X54610000Y-16415300D02*
X54610000Y-19050000D01*
%TO.N,/RAM_module/r_j_addr0*%
X117301050Y-79841000D02*
X117946000Y-79196050D01*
X116388950Y-79841000D02*
X117301050Y-79841000D01*
X115744000Y-90339000D02*
X115744000Y-80485950D01*
X115744000Y-80485950D02*
X116388950Y-79841000D01*
X117946000Y-79196050D02*
X117946000Y-73496000D01*
X116845000Y-91440000D02*
X115744000Y-90339000D01*
X117946000Y-73496000D02*
X116840000Y-72390000D01*
%TO.N,/RAM_module/RAM_bus_mux/w_data1*%
X115282000Y-81788000D02*
X115282000Y-116864000D01*
X114417500Y-163321600D02*
X115439100Y-164343200D01*
X115653100Y-117235100D02*
X115653100Y-152956900D01*
X114417500Y-154192500D02*
X114417500Y-163321600D01*
X115727900Y-56011700D02*
X115282000Y-56457600D01*
X115282000Y-56457600D02*
X115282000Y-81788000D01*
X115282000Y-116864000D02*
X115653100Y-117235100D01*
X115653100Y-152956900D02*
X114417500Y-154192500D01*
X115727900Y-25237100D02*
X115727900Y-56011700D01*
X119375000Y-21590000D02*
X115727900Y-25237100D01*
%TO.N,/vertical_counter/bit_9*%
X64262000Y-78613000D02*
X64643000Y-78232000D01*
X64262000Y-83058000D02*
X64262000Y-78613000D01*
%TO.N,/ext_R*%
X134129000Y-71357000D02*
X134239000Y-71247000D01*
X134129000Y-80199000D02*
X134129000Y-71357000D01*
X135130000Y-81200000D02*
X134129000Y-80199000D01*
%TO.N,/ext_B*%
X139596000Y-31146900D02*
X136358400Y-27909300D01*
X139596000Y-102974000D02*
X139596000Y-31146900D01*
X138430000Y-104140000D02*
X139596000Y-102974000D01*
%TO.N,/RAM_module/r_j_addr0*%
X119375000Y-34290000D02*
X119375000Y-36830000D01*
X119375000Y-31750000D02*
X119375000Y-34290000D01*
X48260000Y-36830000D02*
X48260000Y-41910000D01*
X49530000Y-35560000D02*
X48260000Y-36830000D01*
X21845100Y-177800000D02*
X22374200Y-177270900D01*
X20320000Y-177800000D02*
X21845100Y-177800000D01*
X74713500Y-131026500D02*
X77470000Y-128270000D01*
X74713500Y-174051500D02*
X74713500Y-131026500D01*
X78590400Y-127149600D02*
X77470000Y-128270000D01*
X78590400Y-107440900D02*
X78590400Y-127149600D01*
X77661200Y-106511700D02*
X78590400Y-107440900D01*
X77018700Y-106511700D02*
X77661200Y-106511700D01*
X76373300Y-105866300D02*
X77018700Y-106511700D01*
X76373300Y-104953700D02*
X76373300Y-105866300D01*
X77474900Y-103852100D02*
X76373300Y-104953700D01*
X77475000Y-103852100D02*
X77474900Y-103852100D01*
X77475000Y-102870000D02*
X77475000Y-103852100D01*
%TO.N,/RAM_module/r_j_addr5*%
X78740000Y-36825000D02*
X77470000Y-35555000D01*
X78740000Y-50041100D02*
X78740000Y-36825000D01*
X80333600Y-51634700D02*
X78740000Y-50041100D01*
X37094200Y-181345800D02*
X37094200Y-172584300D01*
X34290000Y-184150000D02*
X37094200Y-181345800D01*
X106156300Y-67620800D02*
X106156300Y-53964000D01*
X104267200Y-69509900D02*
X106156300Y-67620800D01*
X104267200Y-84779500D02*
X104267200Y-69509900D01*
X104317500Y-84829800D02*
X104267200Y-84779500D01*
X104317500Y-90465400D02*
X104317500Y-84829800D01*
X104267200Y-90515700D02*
X104317500Y-90465400D01*
X104267200Y-106807200D02*
X104267200Y-90515700D01*
X105410000Y-107950000D02*
X104267200Y-106807200D01*
%TO.N,/RAM_module/r_i_addr4*%
X63383400Y-68701600D02*
X63383400Y-44450000D01*
X62235000Y-69850000D02*
X63383400Y-68701600D01*
X62230000Y-44450000D02*
X63383400Y-44450000D01*
X60960000Y-20320000D02*
X59690000Y-19050000D01*
X60960000Y-23504900D02*
X60960000Y-20320000D01*
X63383400Y-25928300D02*
X60960000Y-23504900D01*
X63383400Y-44450000D02*
X63383400Y-25928300D01*
X75030800Y-105505800D02*
X75030800Y-69333800D01*
X77475000Y-107950000D02*
X75030800Y-105505800D01*
%TO.N,/RAM_module/r_j_addr3*%
X57150000Y-25400000D02*
X54610000Y-27940000D01*
X57150000Y-21590000D02*
X57150000Y-25400000D01*
X21975600Y-183764400D02*
X20320000Y-185420000D01*
X21975600Y-183543700D02*
X21975600Y-183764400D01*
X95934700Y-37927000D02*
X95934700Y-36842900D01*
X95332900Y-38528800D02*
X95934700Y-37927000D01*
X95332900Y-55185600D02*
X95332900Y-38528800D01*
X92850900Y-57667600D02*
X95332900Y-55185600D01*
X92850900Y-84321000D02*
X92850900Y-57667600D01*
X93523800Y-84993900D02*
X92850900Y-84321000D01*
X94206700Y-84993900D02*
X93523800Y-84993900D01*
X95084600Y-85871800D02*
X94206700Y-84993900D01*
X95084600Y-93160400D02*
X95084600Y-85871800D01*
X94368300Y-93876700D02*
X95084600Y-93160400D01*
X94368300Y-105541300D02*
X94368300Y-93876700D01*
X94083300Y-105826300D02*
X94368300Y-105541300D01*
X94083300Y-109703900D02*
X94083300Y-105826300D01*
X94081800Y-109705400D02*
X94083300Y-109703900D01*
%TO.N,/RAM_module/r_i_addr5*%
X61116300Y-53183700D02*
X62230000Y-52070000D01*
X61116300Y-71271300D02*
X61116300Y-53183700D01*
X62235000Y-72390000D02*
X61116300Y-71271300D01*
%TO.N,/RAM_module/r_j_addr2*%
X63953700Y-109097000D02*
X64142500Y-109285800D01*
X63953700Y-85928100D02*
X63953700Y-109097000D01*
X60914600Y-82889000D02*
X63953700Y-85928100D01*
X60914600Y-80270600D02*
X60914600Y-82889000D01*
X60106900Y-79462900D02*
X60914600Y-80270600D01*
X60106900Y-35976900D02*
X60106900Y-79462900D01*
X59690000Y-35560000D02*
X60106900Y-35976900D01*
%TO.N,/RAM_module/r_i_addr7*%
X70957100Y-53502900D02*
X69850000Y-54610000D01*
X70957100Y-37748400D02*
X70957100Y-53502900D01*
X68580000Y-35371300D02*
X70957100Y-37748400D01*
X68580000Y-20320000D02*
X68580000Y-35371300D01*
X67310000Y-19050000D02*
X68580000Y-20320000D01*
X65488000Y-58972000D02*
X69850000Y-54610000D01*
X65488000Y-74217000D02*
X65488000Y-58972000D01*
X62235000Y-77470000D02*
X65488000Y-74217000D01*
%TO.N,/RAM_module/r_j_addr1*%
X53089400Y-142803600D02*
X53089400Y-105963100D01*
X48573000Y-147320000D02*
X53089400Y-142803600D01*
X47956900Y-147320000D02*
X48573000Y-147320000D01*
X46401300Y-148875600D02*
X47956900Y-147320000D01*
X46401300Y-166695400D02*
X46401300Y-148875600D01*
X45477200Y-167619500D02*
X46401300Y-166695400D01*
X52070000Y-91144900D02*
X52070000Y-35560000D01*
X53089400Y-92164300D02*
X52070000Y-91144900D01*
X53089400Y-105963100D02*
X53089400Y-92164300D01*
%TO.N,/RAM_module/r_j_addr6*%
X104056800Y-182964400D02*
X101636300Y-185384900D01*
X104056800Y-116923200D02*
X104056800Y-182964400D01*
X105410000Y-115570000D02*
X104056800Y-116923200D01*
X92763200Y-115680600D02*
X93607600Y-116525000D01*
X92763200Y-85733200D02*
X92763200Y-115680600D01*
X92430200Y-85400200D02*
X92763200Y-85733200D01*
X92282900Y-85252900D02*
X92430200Y-85400200D01*
X92282900Y-85252900D02*
X92430200Y-85400200D01*
X92047500Y-85017500D02*
X92282900Y-85252900D01*
X92047500Y-56601700D02*
X92047500Y-85017500D01*
X94127700Y-54521500D02*
X92047500Y-56601700D01*
X94127700Y-48133800D02*
X94127700Y-54521500D01*
X93727000Y-47733100D02*
X94127700Y-48133800D01*
X93727000Y-47234900D02*
X93727000Y-47733100D01*
X94125100Y-46836800D02*
X93727000Y-47234900D01*
X94125100Y-36829400D02*
X94125100Y-46836800D01*
X94329500Y-36625000D02*
X94125100Y-36829400D01*
%TO.N,/RAM_module/r_j_addr4*%
X59690000Y-25400000D02*
X59690000Y-21590000D01*
X62230000Y-27940000D02*
X59690000Y-25400000D01*
X36433700Y-179466300D02*
X36433700Y-130861400D01*
X34290000Y-181610000D02*
X36433700Y-179466300D01*
X72388700Y-119945200D02*
X72048700Y-119605200D01*
X72388700Y-131323200D02*
X72388700Y-119945200D01*
%TO.N,/RAM_module/r_i_addr3*%
X58340600Y-20240600D02*
X57150000Y-19050000D01*
X58340600Y-25191400D02*
X58340600Y-20240600D01*
X56035300Y-27496700D02*
X58340600Y-25191400D01*
X56035300Y-37677400D02*
X56035300Y-27496700D01*
X56985000Y-38627100D02*
X56035300Y-37677400D01*
X56985000Y-53505000D02*
X56985000Y-38627100D01*
X55880000Y-54610000D02*
X56985000Y-53505000D01*
%TO.N,/RAM_module/r_i_addr1*%
X47090200Y-53239800D02*
X48260000Y-52070000D01*
X47090200Y-71220200D02*
X47090200Y-53239800D01*
X48260000Y-72390000D02*
X47090200Y-71220200D01*
X50864200Y-49465800D02*
X48260000Y-52070000D01*
X50864200Y-20255800D02*
X50864200Y-49465800D01*
X52070000Y-19050000D02*
X50864200Y-20255800D01*
%TO.N,/RAM_module/r_i_addr2*%
X53419400Y-20240600D02*
X54610000Y-19050000D01*
X53419400Y-44529400D02*
X53419400Y-20240600D01*
X55880000Y-46990000D02*
X53419400Y-44529400D01*
%TO.N,/RAM_module/r_i_addr6*%
X64336900Y-52503100D02*
X69850000Y-46990000D01*
X64336900Y-72828100D02*
X64336900Y-52503100D01*
X62235000Y-74930000D02*
X64336900Y-72828100D01*
X82470300Y-95672600D02*
X82470300Y-75209900D01*
X85614800Y-98817100D02*
X82470300Y-95672600D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr13*%
X87726600Y-108673300D02*
X88500600Y-107899300D01*
X87726600Y-133656900D02*
X87726600Y-108673300D01*
X88386100Y-78948500D02*
X88500600Y-79063000D01*
X88386100Y-78948500D02*
X88500600Y-79063000D01*
X88902300Y-88309500D02*
X88666900Y-88074100D01*
X88902300Y-107497600D02*
X88902300Y-88309500D01*
X88500600Y-107899300D02*
X88902300Y-107497600D01*
X88500600Y-87907800D02*
X88500600Y-79063000D01*
X88666900Y-88074100D02*
X88500600Y-87907800D01*
X88666900Y-88074100D02*
X88500600Y-87907800D01*
X86750000Y-77312400D02*
X86750000Y-62858700D01*
X88386100Y-78948500D02*
X86750000Y-77312400D01*
X86750000Y-62858700D02*
X86585200Y-62693900D01*
X86750000Y-62858700D02*
X86585200Y-62693900D01*
X86585200Y-57868000D02*
X86583700Y-57866500D01*
X86585200Y-62693900D02*
X86585200Y-57868000D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr14*%
X81545900Y-122817100D02*
X81546000Y-122817100D01*
X81545900Y-131591300D02*
X81545900Y-122817100D01*
X78680000Y-134457200D02*
X81545900Y-131591300D01*
X78680000Y-179130000D02*
X78680000Y-134457200D01*
X77470000Y-180340000D02*
X78680000Y-179130000D01*
X83682500Y-29067500D02*
X82550000Y-27935000D01*
X83682500Y-38060800D02*
X83682500Y-29067500D01*
X81448200Y-40295100D02*
X83682500Y-38060800D01*
X81448200Y-51132100D02*
X81448200Y-40295100D01*
X82450000Y-52133900D02*
X81448200Y-51132100D01*
X82450000Y-73537200D02*
X82450000Y-52133900D01*
X81868500Y-74118700D02*
X82450000Y-73537200D01*
X81868500Y-86551900D02*
X81868500Y-74118700D01*
X81869200Y-86552600D02*
X81868500Y-86551900D01*
X81869200Y-99017800D02*
X81869200Y-86552600D01*
X82984400Y-100133000D02*
X81869200Y-99017800D01*
X82984400Y-103577400D02*
X82984400Y-100133000D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr9*%
X88346100Y-116128900D02*
X91445000Y-113030000D01*
X88346100Y-132585600D02*
X88346100Y-116128900D01*
X76004500Y-166174500D02*
X76004500Y-137233400D01*
X77470000Y-167640000D02*
X76004500Y-166174500D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr10*%
X97702500Y-106587500D02*
X97702500Y-100881900D01*
X99065000Y-107950000D02*
X97702500Y-106587500D01*
X58272300Y-29062300D02*
X57150000Y-27940000D01*
X58272300Y-72159700D02*
X58272300Y-29062300D01*
X59705200Y-73592600D02*
X58272300Y-72159700D01*
X59705200Y-79629200D02*
X59705200Y-73592600D01*
X60112700Y-80036700D02*
X59705200Y-79629200D01*
X60112700Y-80669500D02*
X60112700Y-80036700D01*
X60508600Y-81065400D02*
X60112700Y-80669500D01*
X60508600Y-84342500D02*
X60508600Y-81065400D01*
X60990600Y-84824500D02*
X60508600Y-84342500D01*
X60990600Y-86667900D02*
X60990600Y-84824500D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr4*%
X66586700Y-155407300D02*
X68040000Y-156860600D01*
X66586700Y-105344200D02*
X66586700Y-155407300D01*
X66655100Y-105275800D02*
X66586700Y-105344200D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr7*%
X80315000Y-63424800D02*
X80099000Y-63208800D01*
X80315000Y-86125100D02*
X80315000Y-63424800D01*
X79844500Y-86595600D02*
X80315000Y-86125100D01*
X79844500Y-110319500D02*
X79844500Y-86595600D01*
X85095000Y-115570000D02*
X79844500Y-110319500D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr5*%
X74074200Y-116023100D02*
X77067300Y-113030000D01*
X74074200Y-161267800D02*
X74074200Y-116023100D01*
X73904200Y-109866900D02*
X77067300Y-113030000D01*
X73904200Y-57144100D02*
X73904200Y-109866900D01*
X77067300Y-113030000D02*
X77475000Y-113030000D01*
X95940200Y-165947600D02*
X96395500Y-166402900D01*
X95940200Y-163043500D02*
X95940200Y-165947600D01*
X96561800Y-174031800D02*
X97790000Y-175260000D01*
X96561800Y-166569200D02*
X96561800Y-174031800D01*
X96395500Y-166402900D02*
X96561800Y-166569200D01*
X96395500Y-166402900D02*
X96561800Y-166569200D01*
X73904200Y-57144100D02*
X73963100Y-57144100D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr6*%
X95358400Y-175368400D02*
X97790000Y-177800000D01*
X95358400Y-171188900D02*
X95358400Y-175368400D01*
X91440000Y-167270500D02*
X95358400Y-171188900D01*
X91440000Y-151071000D02*
X91440000Y-167270500D01*
X86663000Y-146294000D02*
X91440000Y-151071000D01*
X86663000Y-109518000D02*
X86663000Y-146294000D01*
X85095000Y-107950000D02*
X86663000Y-109518000D01*
X81702200Y-99619000D02*
X81868500Y-99785300D01*
X81702200Y-99619000D02*
X81868500Y-99785300D01*
X81868500Y-100441100D02*
X81868500Y-99785300D01*
X81868600Y-100441100D02*
X81868500Y-100441100D01*
X82260200Y-100832700D02*
X81868600Y-100441100D01*
X82260200Y-105115200D02*
X82260200Y-100832700D01*
X85095000Y-107950000D02*
X82260200Y-105115200D01*
X81466800Y-54286500D02*
X81816400Y-53936900D01*
X81466800Y-86718200D02*
X81466800Y-54286500D01*
X81467500Y-86718900D02*
X81466800Y-86718200D01*
X81467500Y-87549900D02*
X81467500Y-86718900D01*
X81466800Y-87550600D02*
X81467500Y-87549900D01*
X81466800Y-99383600D02*
X81466800Y-87550600D01*
X81702200Y-99619000D02*
X81466800Y-99383600D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr1*%
X101174700Y-148328200D02*
X101174700Y-141870800D01*
X98941700Y-150561200D02*
X101174700Y-148328200D01*
X98941700Y-163948300D02*
X98941700Y-150561200D01*
X97790000Y-165100000D02*
X98941700Y-163948300D01*
X51467100Y-51402900D02*
X51467100Y-39087200D01*
X48260000Y-54610000D02*
X51467100Y-51402900D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr2*%
X97790000Y-167029200D02*
X97790000Y-167640000D01*
X96561800Y-165801000D02*
X97790000Y-167029200D01*
X96561800Y-153368700D02*
X96561800Y-165801000D01*
X97243400Y-152687100D02*
X96561800Y-153368700D01*
X97243400Y-110318200D02*
X97243400Y-152687100D01*
X97032700Y-110107500D02*
X97243400Y-110318200D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr3*%
X71558800Y-54415300D02*
X71444900Y-54529200D01*
X71558800Y-51118200D02*
X71558800Y-54415300D01*
X104055700Y-54670200D02*
X104411600Y-54314300D01*
X104055700Y-69153400D02*
X104055700Y-54670200D01*
X103811400Y-69397700D02*
X104055700Y-69153400D01*
X103811400Y-84891700D02*
X103811400Y-69397700D01*
X103915800Y-84996100D02*
X103811400Y-84891700D01*
X103915800Y-90299100D02*
X103915800Y-84996100D01*
X103811400Y-90403500D02*
X103915800Y-90299100D01*
X103811400Y-106679100D02*
X103811400Y-90403500D01*
X103312600Y-107177900D02*
X103811400Y-106679100D01*
X103312600Y-146474800D02*
X103312600Y-107177900D01*
X101600000Y-148187400D02*
X103312600Y-146474800D01*
X101600000Y-166370000D02*
X101600000Y-148187400D01*
X97790000Y-170180000D02*
X101600000Y-166370000D01*
%TO.N,/RAM_module/RAM_bus_mux/w_addr0*%
X106970200Y-96824000D02*
X106008200Y-95862000D01*
X106970200Y-141542700D02*
X106970200Y-96824000D01*
X106568500Y-141944400D02*
X106970200Y-141542700D01*
X106568500Y-166481500D02*
X106568500Y-141944400D01*
X105410000Y-167640000D02*
X106568500Y-166481500D01*
%TO.N,/ADC_module/I7*%
X125113400Y-145396600D02*
X125113400Y-149610700D01*
X127000000Y-143510000D02*
X125113400Y-145396600D01*
X99060000Y-148311200D02*
X99060000Y-146050000D01*
X99700400Y-148951600D02*
X99060000Y-148311200D01*
%TO.N,/ADC_module/I6*%
X99538500Y-138430000D02*
X101619100Y-136349400D01*
X99060000Y-138430000D02*
X99538500Y-138430000D01*
%TO.N,/ADC_module/I2*%
X111175600Y-137744400D02*
X111175600Y-139065900D01*
X113030000Y-135890000D02*
X111175600Y-137744400D01*
%TO.N,/RAM0_~{WE}*%
X91322400Y-20202400D02*
X90170000Y-19050000D01*
X91322400Y-40522400D02*
X91322400Y-20202400D01*
X92710000Y-41910000D02*
X91322400Y-40522400D01*
X85090000Y-61941900D02*
X85090000Y-60960000D01*
X86206300Y-63058200D02*
X85090000Y-61941900D01*
X86206300Y-86381700D02*
X86206300Y-63058200D01*
X88500600Y-88676000D02*
X86206300Y-86381700D01*
X88500600Y-93255400D02*
X88500600Y-88676000D01*
X88227600Y-93528400D02*
X88500600Y-93255400D01*
%TO.N,/writing_RAM*%
X130910200Y-142139800D02*
X132080000Y-140970000D01*
X130910200Y-153770200D02*
X130910200Y-142139800D01*
X132080000Y-154940000D02*
X130910200Y-153770200D01*
%TO.N,/ADC_module/D6*%
X125898300Y-119737200D02*
X125932900Y-119702600D01*
X125898300Y-137328300D02*
X125898300Y-119737200D01*
X127000000Y-138430000D02*
X125898300Y-137328300D01*
%TO.N,/ADC_module/D3*%
X124915500Y-119869200D02*
X124915500Y-143143600D01*
X126674700Y-118110000D02*
X124915500Y-119869200D01*
X127005000Y-118110000D02*
X126674700Y-118110000D01*
%TO.N,/ADC_module/D5*%
X120549300Y-142340700D02*
X119380000Y-143510000D01*
X120549300Y-123040400D02*
X120549300Y-142340700D01*
X119385000Y-121876100D02*
X120549300Y-123040400D01*
X119385000Y-120650000D02*
X119385000Y-121876100D01*
%TO.N,/ADC_module/D1*%
X105410000Y-142534900D02*
X105410000Y-143510000D01*
X106567000Y-141377900D02*
X105410000Y-142534900D01*
X106567000Y-123319000D02*
X106567000Y-141377900D01*
X106141500Y-122893500D02*
X106567000Y-123319000D01*
%TO.N,/ADC_module/D2*%
X115048200Y-136411800D02*
X115048200Y-117568500D01*
X113030000Y-138430000D02*
X115048200Y-136411800D01*
%TO.N,/RAM_module/RAM_bus_mux/w_data2*%
X110648100Y-27776900D02*
X111755000Y-26670000D01*
X110648100Y-60761800D02*
X110648100Y-27776900D01*
X110814400Y-60928100D02*
X110648100Y-60761800D01*
X110814400Y-60928100D02*
X110648100Y-60761800D01*
X111760000Y-165586400D02*
X113254600Y-167081000D01*
X111760000Y-152561500D02*
X111760000Y-165586400D01*
X110566700Y-151368200D02*
X111760000Y-152561500D01*
X110566700Y-61175800D02*
X110566700Y-151368200D01*
X110814400Y-60928100D02*
X110566700Y-61175800D01*
%TO.N,/RAM_module/RAM_bus_mux/w_data0*%
X120601900Y-99142800D02*
X121821000Y-100361900D01*
X120601900Y-25356900D02*
X120601900Y-99142800D01*
X119375000Y-24130000D02*
X120601900Y-25356900D01*
X121987300Y-163897300D02*
X125730000Y-167640000D01*
X121987300Y-100528200D02*
X121987300Y-163897300D01*
X121821000Y-100361900D02*
X121987300Y-100528200D01*
X121821000Y-100361900D02*
X121987300Y-100528200D01*
%TO.N,/RAM_module/RAM_bus_mux/w_data3*%
X120200200Y-63050200D02*
X116840000Y-59690000D01*
X120200200Y-101803700D02*
X120200200Y-63050200D01*
X120783900Y-102387400D02*
X120200200Y-101803700D01*
X120783900Y-122707000D02*
X120783900Y-102387400D01*
X120951000Y-122874100D02*
X120783900Y-122707000D01*
X120951000Y-151096100D02*
X120951000Y-122874100D01*
X119478400Y-152568700D02*
X120951000Y-151096100D01*
X119478400Y-168811600D02*
X119478400Y-152568700D01*
X118110000Y-170180000D02*
X119478400Y-168811600D01*
%TO.N,/RAM_module/RAM_bus_mux/w_data7*%
X116912400Y-179142400D02*
X118110000Y-180340000D01*
X116912400Y-143975000D02*
X116912400Y-179142400D01*
X117998000Y-142889400D02*
X116912400Y-143975000D01*
X117998000Y-82433000D02*
X117998000Y-142889400D01*
X116845000Y-81280000D02*
X117998000Y-82433000D01*
%TO.N,/RAM_module/RAM1_a1*%
X99163200Y-35456800D02*
X100330000Y-34290000D01*
X99163200Y-37640200D02*
X99163200Y-35456800D01*
X100330000Y-38807000D02*
X99163200Y-37640200D01*
X100330000Y-69850000D02*
X100330000Y-38807000D01*
X101600000Y-71120000D02*
X100330000Y-69850000D01*
%TO.N,/RAM_module/RAM1_d7*%
X103130800Y-82810800D02*
X101600000Y-81280000D01*
X103130800Y-84779100D02*
X103130800Y-82810800D01*
X103278700Y-84927000D02*
X103130800Y-84779100D01*
X103278700Y-84927000D02*
X103130800Y-84779100D01*
X103514100Y-85162400D02*
X103278700Y-84927000D01*
X103514100Y-90132800D02*
X103514100Y-85162400D01*
X103409700Y-90237200D02*
X103514100Y-90132800D01*
X103409700Y-106512800D02*
X103409700Y-90237200D01*
X102910900Y-107011600D02*
X103409700Y-106512800D01*
X102910900Y-139282200D02*
X102910900Y-107011600D01*
X99060000Y-143133100D02*
X102910900Y-139282200D01*
X99060000Y-143510000D02*
X99060000Y-143133100D01*
%TO.N,/RAM_module/RAM1_d4*%
X96024900Y-94475100D02*
X101600000Y-88900000D01*
X96024900Y-128765100D02*
X96024900Y-94475100D01*
X91440000Y-133350000D02*
X96024900Y-128765100D01*
X107378700Y-58991300D02*
X107378700Y-88346400D01*
X109220000Y-57150000D02*
X107378700Y-58991300D01*
%TO.N,/RAM_module/RAM1_d5*%
X101600000Y-87213100D02*
X101600000Y-86360000D01*
X95171700Y-93641400D02*
X101600000Y-87213100D01*
X95171700Y-105305900D02*
X95171700Y-93641400D01*
X94692100Y-105785500D02*
X95171700Y-105305900D01*
X94692100Y-129169700D02*
X94692100Y-105785500D01*
X93511700Y-130350100D02*
X94692100Y-129169700D01*
%TO.N,/RAM_module/RAM1_d6*%
X103112400Y-85332400D02*
X101600000Y-83820000D01*
X103112400Y-89966500D02*
X103112400Y-85332400D01*
X102710700Y-90368200D02*
X103112400Y-89966500D01*
X102710700Y-106643800D02*
X102710700Y-90368200D01*
X102309000Y-107045500D02*
X102710700Y-106643800D01*
X102309000Y-132641000D02*
X102309000Y-107045500D01*
X99060000Y-135890000D02*
X102309000Y-132641000D01*
%TO.N,/RAM_module/RAM1_a0*%
X97784000Y-43244600D02*
X97917600Y-43378200D01*
X97784000Y-43244600D02*
X97917600Y-43378200D01*
X98145500Y-28854500D02*
X100330000Y-26670000D01*
X98145500Y-32966500D02*
X98145500Y-28854500D01*
X97918100Y-33193900D02*
X98145500Y-32966500D01*
X97918100Y-43110500D02*
X97918100Y-33193900D01*
X97784000Y-43244600D02*
X97918100Y-43110500D01*
X97917600Y-72517600D02*
X101600000Y-76200000D01*
X97917600Y-43378200D02*
X97917600Y-72517600D01*
%TO.N,/RAM_module/RAM1_d0*%
X97315800Y-80484200D02*
X97315800Y-39865700D01*
X93980000Y-83820000D02*
X97315800Y-80484200D01*
X115029100Y-36853600D02*
X112617300Y-39265400D01*
X115029100Y-29839600D02*
X115029100Y-36853600D01*
%TO.N,/RAM_module/RAM1_a14*%
X111178200Y-111178200D02*
X111178200Y-100114800D01*
X113030000Y-113030000D02*
X111178200Y-111178200D01*
%TO.N,/RAM_module/RAM1_a3*%
X105444600Y-65719200D02*
X104773400Y-66390400D01*
X105444600Y-39335400D02*
X105444600Y-65719200D01*
X107950000Y-36830000D02*
X105444600Y-39335400D01*
%TO.N,/RAM_module/RAM1_d1*%
X90122800Y-126816400D02*
X90122800Y-135657300D01*
X94214200Y-122725000D02*
X90122800Y-126816400D01*
X94214200Y-113492600D02*
X94214200Y-122725000D01*
X93463200Y-112741600D02*
X94214200Y-113492600D01*
X93463200Y-105595500D02*
X93463200Y-112741600D01*
X93766600Y-105292100D02*
X93463200Y-105595500D01*
X95332900Y-36058500D02*
X95097500Y-35823100D01*
X95332900Y-37960700D02*
X95332900Y-36058500D01*
X94931200Y-38362400D02*
X95332900Y-37960700D01*
X94931200Y-54936700D02*
X94931200Y-38362400D01*
X92449200Y-57418700D02*
X94931200Y-54936700D01*
X92449200Y-84829200D02*
X92449200Y-57418700D01*
X93980000Y-86360000D02*
X92449200Y-84829200D01*
X95097500Y-35823100D02*
X94932700Y-35658300D01*
X95097500Y-35823100D02*
X94932700Y-35658300D01*
X96680500Y-21903200D02*
X96680500Y-21637000D01*
X94932700Y-23651000D02*
X96680500Y-21903200D01*
X94932700Y-35658300D02*
X94932700Y-23651000D01*
%TO.N,/RAM_module/RAM1_d3*%
X96426600Y-140680000D02*
X95894000Y-141212600D01*
X96426600Y-95727700D02*
X96426600Y-140680000D01*
X100714300Y-91440000D02*
X96426600Y-95727700D01*
X101600000Y-91440000D02*
X100714300Y-91440000D01*
X101600000Y-90710700D02*
X101600000Y-91440000D01*
X102710700Y-89600000D02*
X101600000Y-90710700D01*
X102710700Y-85912600D02*
X102710700Y-89600000D01*
X102056400Y-85258300D02*
X102710700Y-85912600D01*
X101459700Y-85258300D02*
X102056400Y-85258300D01*
X100459000Y-84257600D02*
X101459700Y-85258300D01*
X100459000Y-78309000D02*
X100459000Y-84257600D01*
X101298000Y-77470000D02*
X100459000Y-78309000D01*
X101897500Y-77470000D02*
X101298000Y-77470000D01*
X102701700Y-76665800D02*
X101897500Y-77470000D01*
X102701700Y-69656500D02*
X102701700Y-76665800D01*
X103454000Y-68904200D02*
X102701700Y-69656500D01*
%TO.N,/RAM_module/RAM1_a2*%
X102978100Y-67201900D02*
X101600000Y-68580000D01*
X102978100Y-36651100D02*
X102978100Y-67201900D01*
X105986600Y-33642600D02*
X102978100Y-36651100D01*
X105986600Y-31173400D02*
X105986600Y-33642600D01*
X107950000Y-29210000D02*
X105986600Y-31173400D01*
%TO.N,/RAM_module/RAM0_d5*%
X87079900Y-134069900D02*
X91440000Y-138430000D01*
X87079900Y-88349900D02*
X87079900Y-134069900D01*
X85090000Y-86360000D02*
X87079900Y-88349900D01*
X108059300Y-60850700D02*
X109220000Y-59690000D01*
X108059300Y-85258600D02*
X108059300Y-60850700D01*
X108143100Y-85342400D02*
X108059300Y-85258600D01*
%TO.N,/RAM_module/RAM0_a10*%
X75632600Y-69282600D02*
X77470000Y-71120000D01*
X75632600Y-54676800D02*
X75632600Y-69282600D01*
X73427000Y-52471200D02*
X75632600Y-54676800D01*
X73427000Y-40745200D02*
X73427000Y-52471200D01*
X73308200Y-40626400D02*
X73427000Y-40745200D01*
X73308200Y-35468300D02*
X73308200Y-40626400D01*
X72777200Y-34937300D02*
X73308200Y-35468300D01*
X72777200Y-34854700D02*
X72777200Y-34937300D01*
X72877300Y-34754600D02*
X72777200Y-34854700D01*
X72877300Y-32287900D02*
X72877300Y-34754600D01*
X72662100Y-32072700D02*
X72877300Y-32287900D01*
%TO.N,/RAM_module/RAM0_d7*%
X100168100Y-93588000D02*
X99792600Y-93212500D01*
X100168100Y-125297100D02*
X100168100Y-93588000D01*
X97945200Y-127520000D02*
X100168100Y-125297100D01*
X97945200Y-139855200D02*
X97945200Y-127520000D01*
X99060000Y-140970000D02*
X97945200Y-139855200D01*
%TO.N,/RAM_module/RAM0_d4*%
X89539400Y-56575400D02*
X89612200Y-56502600D01*
X89539400Y-90598600D02*
X89539400Y-56575400D01*
%TO.N,/RAM_module/RAM0_d0*%
X79225200Y-129054800D02*
X79225200Y-86858100D01*
X77470000Y-130810000D02*
X79225200Y-129054800D01*
X79225200Y-86858100D02*
X79058900Y-86691800D01*
X79225200Y-86858100D02*
X79058900Y-86691800D01*
X79058900Y-85408900D02*
X77470000Y-83820000D01*
X79058900Y-86691800D02*
X79058900Y-85408900D01*
%TO.N,/RAM_module/RAM0_d2*%
X106767500Y-55181000D02*
X106767500Y-61469200D01*
X108118300Y-53830200D02*
X106767500Y-55181000D01*
X108118300Y-39635100D02*
X108118300Y-53830200D01*
X109627100Y-38126300D02*
X108118300Y-39635100D01*
X109627100Y-26257900D02*
X109627100Y-38126300D01*
X111755000Y-24130000D02*
X109627100Y-26257900D01*
%TO.N,/RAM_module/RAM0_a8*%
X57670600Y-36080600D02*
X57670600Y-61262200D01*
X57150000Y-35560000D02*
X57670600Y-36080600D01*
%TO.N,/RAM1_~{WE}*%
X96914200Y-37568100D02*
X97307200Y-37961100D01*
X96914200Y-32493900D02*
X96914200Y-37568100D01*
X97282200Y-32125900D02*
X96914200Y-32493900D01*
X97282200Y-21082200D02*
X97282200Y-32125900D01*
X95250000Y-19050000D02*
X97282200Y-21082200D01*
X133182700Y-69232500D02*
X130207900Y-66257700D01*
X133182700Y-113197300D02*
X133182700Y-69232500D01*
X132080000Y-114300000D02*
X133182700Y-113197300D01*
%TO.N,/RAM_module/RAM_bus_mux/w_j_addr0*%
X81300500Y-99785300D02*
X81448400Y-99933200D01*
X81300500Y-99785300D02*
X81448400Y-99933200D01*
X83938300Y-166488300D02*
X85090000Y-167640000D01*
X83938300Y-149287700D02*
X83938300Y-166488300D01*
X86261300Y-146964700D02*
X83938300Y-149287700D01*
X86261300Y-115166700D02*
X86261300Y-146964700D01*
X85226300Y-114131700D02*
X86261300Y-115166700D01*
X84604500Y-114131700D02*
X85226300Y-114131700D01*
X81691000Y-111218200D02*
X84604500Y-114131700D01*
X81691000Y-101965200D02*
X81691000Y-111218200D01*
X81056800Y-101331000D02*
X81691000Y-101965200D01*
X81056800Y-100832800D02*
X81056800Y-101331000D01*
X81448400Y-100441200D02*
X81056800Y-100832800D01*
X81448400Y-99933200D02*
X81448400Y-100441200D01*
X77470000Y-51388900D02*
X77470000Y-49530000D01*
X81065100Y-54984000D02*
X77470000Y-51388900D01*
X81065100Y-86884500D02*
X81065100Y-54984000D01*
X81065800Y-86885200D02*
X81065100Y-86884500D01*
X81065800Y-87383600D02*
X81065800Y-86885200D01*
X81065100Y-87384300D02*
X81065800Y-87383600D01*
X81065100Y-99549900D02*
X81065100Y-87384300D01*
X81300500Y-99785300D02*
X81065100Y-99549900D01*
%TO.N,/RAM0_~{CE}*%
X88900000Y-20320000D02*
X87630000Y-19050000D01*
X88900000Y-43004100D02*
X88900000Y-20320000D01*
X90170000Y-44274100D02*
X88900000Y-43004100D01*
X90170000Y-49530000D02*
X90170000Y-44274100D01*
%TO.N,/vertical_counter/~{is_v_vis_area}*%
X63341600Y-103976600D02*
X62235000Y-102870000D01*
X63341600Y-111647800D02*
X63341600Y-103976600D01*
%TO.N,Net-(U19-Pad5)*%
X45118800Y-144589500D02*
X44857600Y-144850700D01*
X45118800Y-100931200D02*
X45118800Y-144589500D01*
X48260000Y-97790000D02*
X45118800Y-100931200D01*
%TO.N,Net-(U19-Pad11)*%
X56981700Y-123476500D02*
X61083700Y-127578500D01*
X56981700Y-96351700D02*
X56981700Y-123476500D01*
X55880000Y-95250000D02*
X56981700Y-96351700D01*
%TO.N,/vertical_counter/~{rst}*%
X53691100Y-94898900D02*
X55880000Y-92710000D01*
X53691100Y-148238900D02*
X53691100Y-94898900D01*
X48260000Y-153670000D02*
X53691100Y-148238900D01*
%TO.N,/vertical_counter/~{bit_3}*%
X64994100Y-120869100D02*
X64994100Y-158742000D01*
X62235000Y-118110000D02*
X64994100Y-120869100D01*
%TO.N,/vertical_counter/~{bit_7}*%
X70962300Y-149692300D02*
X69860000Y-148590000D01*
X70962300Y-165262700D02*
X70962300Y-149692300D01*
X69855000Y-166370000D02*
X70962300Y-165262700D01*
X70961700Y-147488300D02*
X69860000Y-148590000D01*
X70961700Y-126836700D02*
X70961700Y-147488300D01*
X69855000Y-125730000D02*
X70961700Y-126836700D01*
%TO.N,/vertical_counter/~{bit_5}*%
X60693600Y-147596400D02*
X62240000Y-146050000D01*
X60693600Y-152913000D02*
X60693600Y-147596400D01*
%TO.N,/vertical_counter/bit_9*%
X57050800Y-160119200D02*
X55880000Y-161290000D01*
X57050800Y-142135800D02*
X57050800Y-160119200D01*
X55885000Y-140970000D02*
X57050800Y-142135800D01*
X50945500Y-90315500D02*
X48260000Y-87630000D01*
X50945500Y-116790600D02*
X50945500Y-90315500D01*
X50837200Y-116898900D02*
X50945500Y-116790600D01*
X68743300Y-121761700D02*
X69855000Y-120650000D01*
X68743300Y-142393300D02*
X68743300Y-121761700D01*
X69860000Y-143510000D02*
X68743300Y-142393300D01*
%TO.N,/vertical_counter/bit_8*%
X69855000Y-157824700D02*
X69855000Y-158750000D01*
X68343200Y-156312900D02*
X69855000Y-157824700D01*
X68343200Y-142665000D02*
X68343200Y-156312900D01*
X67859500Y-142181300D02*
X68343200Y-142665000D01*
X67859500Y-77682500D02*
X67859500Y-142181300D01*
X67694500Y-77517500D02*
X67859500Y-77682500D01*
X67694500Y-77019300D02*
X67694500Y-77517500D01*
X69783800Y-74930000D02*
X67694500Y-77019300D01*
X69855000Y-74930000D02*
X69783800Y-74930000D01*
%TO.N,/vertical_counter/bit_6*%
X63404800Y-126899800D02*
X63404800Y-148590000D01*
X62235000Y-125730000D02*
X63404800Y-126899800D01*
X63404800Y-148590000D02*
X62240000Y-148590000D01*
X63404800Y-162459800D02*
X69855000Y-168910000D01*
X63404800Y-148590000D02*
X63404800Y-162459800D01*
%TO.N,/vertical_counter/bit_4*%
X46579700Y-119790300D02*
X48260000Y-118110000D01*
X46579700Y-139284700D02*
X46579700Y-119790300D01*
X48265000Y-140970000D02*
X46579700Y-139284700D01*
%TO.N,/vertical_counter/bit_5*%
X68415200Y-182710200D02*
X69855000Y-184150000D01*
X68415200Y-172550200D02*
X68415200Y-182710200D01*
X62235000Y-166370000D02*
X68415200Y-172550200D01*
X59104400Y-80694400D02*
X55880000Y-77470000D01*
X59104400Y-120059400D02*
X59104400Y-80694400D01*
X62235000Y-123190000D02*
X59104400Y-120059400D01*
%TO.N,/vertical_counter/bit_3*%
X60698600Y-180136500D02*
X60934000Y-180371900D01*
X60698600Y-157746400D02*
X60698600Y-180136500D01*
X62235000Y-156210000D02*
X60698600Y-157746400D01*
X61100300Y-184009700D02*
X55880000Y-189230000D01*
X61100300Y-180538200D02*
X61100300Y-184009700D01*
X60934000Y-180371900D02*
X61100300Y-180538200D01*
X60934000Y-180371900D02*
X61100300Y-180538200D01*
%TO.N,/vertical_counter/rst*%
X54710100Y-68479900D02*
X55880000Y-67310000D01*
X54710100Y-89000100D02*
X54710100Y-68479900D01*
X55880000Y-90170000D02*
X54710100Y-89000100D01*
X41910000Y-150562100D02*
X41910000Y-151130000D01*
X45520500Y-146951600D02*
X41910000Y-150562100D01*
X45520500Y-101495600D02*
X45520500Y-146951600D01*
X47956100Y-99060000D02*
X45520500Y-101495600D01*
X48568800Y-99060000D02*
X47956100Y-99060000D01*
X50343800Y-97285000D02*
X48568800Y-99060000D01*
X50343800Y-90823600D02*
X50343800Y-97285000D01*
%TO.N,/vertical_counter/eo_syncp_605*%
X39137100Y-150897100D02*
X39137100Y-107682400D01*
X41910000Y-153670000D02*
X39137100Y-150897100D01*
%TO.N,/vertical_counter/eo_fporch_601*%
X45985400Y-102604600D02*
X48260000Y-100330000D01*
X45985400Y-147196000D02*
X45985400Y-102604600D01*
X43744600Y-149436800D02*
X45985400Y-147196000D01*
X43744600Y-154375400D02*
X43744600Y-149436800D01*
X41910000Y-156210000D02*
X43744600Y-154375400D01*
%TO.N,/horizontal_counter/~{CLK}*%
X35405200Y-22705200D02*
X35405200Y-60231300D01*
X34290000Y-21590000D02*
X35405200Y-22705200D01*
%TO.N,/horizontal_counter/~{is_h_vis_area}*%
X129041500Y-154000600D02*
X128078100Y-154964000D01*
X129041500Y-138928500D02*
X129041500Y-154000600D01*
X132080000Y-135890000D02*
X129041500Y-138928500D01*
X24100200Y-167610200D02*
X20320000Y-163830000D01*
X24100200Y-184120200D02*
X24100200Y-167610200D01*
X27940000Y-187960000D02*
X24100200Y-184120200D01*
%TO.N,/vertical_counter/bit_0*%
X60091900Y-177398100D02*
X55880000Y-181610000D01*
X60091900Y-135498100D02*
X60091900Y-177398100D01*
X62240000Y-133350000D02*
X60091900Y-135498100D01*
%TO.N,/vertical_counter/~{bit_2}*%
X49993200Y-134161800D02*
X49993200Y-128518000D01*
X48265000Y-135890000D02*
X49993200Y-134161800D01*
%TO.N,/horizontal_counter/eo_syncp_242*%
X33120400Y-131979600D02*
X34290000Y-130810000D01*
X33120400Y-144880400D02*
X33120400Y-131979600D01*
X34290000Y-146050000D02*
X33120400Y-144880400D01*
%TO.N,/vertical_counter/~{bit_1}*%
X49391500Y-132223500D02*
X48265000Y-133350000D01*
X49391500Y-111621500D02*
X49391500Y-132223500D01*
X48260000Y-110490000D02*
X49391500Y-111621500D01*
%TO.N,/vertical_counter/~{bit_0}*%
X47163300Y-135021400D02*
X47223900Y-135082000D01*
X47163300Y-131911700D02*
X47163300Y-135021400D01*
X48265000Y-130810000D02*
X47163300Y-131911700D01*
%TO.N,/vertical_counter/bit_2*%
X60342300Y-85364600D02*
X60507100Y-85529400D01*
X60342300Y-85364600D02*
X60507100Y-85529400D01*
X59711000Y-80835800D02*
X59946400Y-81071200D01*
X59711000Y-80203000D02*
X59711000Y-80835800D01*
X59303500Y-79795500D02*
X59711000Y-80203000D01*
X59303500Y-73841500D02*
X59303500Y-79795500D01*
X55880000Y-70418000D02*
X59303500Y-73841500D01*
X55880000Y-69850000D02*
X55880000Y-70418000D01*
X59946400Y-81071200D02*
X60106900Y-81231700D01*
X59946400Y-81071200D02*
X60106900Y-81231700D01*
X60313100Y-113648100D02*
X62235000Y-115570000D01*
X60313100Y-85723400D02*
X60313100Y-113648100D01*
X60507100Y-85529400D02*
X60313100Y-85723400D01*
X60106900Y-85129200D02*
X60106900Y-81231700D01*
X60342300Y-85364600D02*
X60106900Y-85129200D01*
%TO.N,/horizontal_counter/eo_fporch_210*%
X35416600Y-142383400D02*
X34290000Y-143510000D01*
X35416600Y-126856600D02*
X35416600Y-142383400D01*
X34290000Y-125730000D02*
X35416600Y-126856600D01*
%TO.N,/horizontal_counter/~{bit_7}*%
X22228100Y-93341900D02*
X22228100Y-91247700D01*
X20320000Y-95250000D02*
X22228100Y-93341900D01*
%TO.N,/horizontal_counter/~{bit_6}*%
X33185100Y-96359900D02*
X34295000Y-95250000D01*
X33185100Y-114465100D02*
X33185100Y-96359900D01*
X34290000Y-115570000D02*
X33185100Y-114465100D01*
%TO.N,/horizontal_counter/rst*%
X29455800Y-101845800D02*
X27940000Y-100330000D01*
X29455800Y-151375800D02*
X29455800Y-101845800D01*
X34290000Y-156210000D02*
X29455800Y-151375800D01*
X32683900Y-157816100D02*
X32683900Y-168851900D01*
X34290000Y-156210000D02*
X32683900Y-157816100D01*
X32683900Y-168851900D02*
X32848700Y-169016700D01*
X32683900Y-168851900D02*
X32848700Y-169016700D01*
X32848700Y-170351300D02*
X27940000Y-175260000D01*
X32848700Y-169016700D02*
X32848700Y-170351300D01*
%TO.N,/horizontal_counter/~{bit_1}*%
X35405200Y-70965200D02*
X34290000Y-69850000D01*
X35405200Y-81439800D02*
X35405200Y-70965200D01*
X34295000Y-82550000D02*
X35405200Y-81439800D01*
X23536400Y-127593600D02*
X20320000Y-130810000D01*
X23536400Y-88669100D02*
X23536400Y-127593600D01*
%TO.N,/horizontal_counter/~{bit_2}*%
X33120200Y-76099800D02*
X34290000Y-74930000D01*
X33120200Y-83915200D02*
X33120200Y-76099800D01*
X34295000Y-85090000D02*
X33120200Y-83915200D01*
%TO.N,/horizontal_counter/~{bit_3}*%
X36788700Y-82591300D02*
X41910000Y-77470000D01*
X36788700Y-107991300D02*
X36788700Y-82591300D01*
X34290000Y-110490000D02*
X36788700Y-107991300D01*
%TO.N,/horizontal_counter/~{bit_4}*%
X25116900Y-133633100D02*
X20320000Y-138430000D01*
X25116900Y-101535300D02*
X25116900Y-133633100D01*
X27592200Y-99060000D02*
X25116900Y-101535300D01*
X28316200Y-99060000D02*
X27592200Y-99060000D01*
X32793100Y-94583100D02*
X28316200Y-99060000D01*
X32793100Y-91671900D02*
X32793100Y-94583100D01*
X34295000Y-90170000D02*
X32793100Y-91671900D01*
%TO.N,/horizontal_counter/~{bit_5}*%
X40470200Y-68749800D02*
X41910000Y-67310000D01*
X40470200Y-77796300D02*
X40470200Y-68749800D01*
X35729800Y-82536700D02*
X40470200Y-77796300D01*
X35729800Y-91275200D02*
X35729800Y-82536700D01*
X34295000Y-92710000D02*
X35729800Y-91275200D01*
X32372800Y-95614200D02*
X32372800Y-137985500D01*
X34295000Y-93692000D02*
X32372800Y-95614200D01*
X34295000Y-92710000D02*
X34295000Y-93692000D01*
%TO.N,/horizontal_counter/bit_8*%
X43080800Y-106779200D02*
X41910000Y-107950000D01*
X43080800Y-88795800D02*
X43080800Y-106779200D01*
X41915000Y-87630000D02*
X43080800Y-88795800D01*
%TO.N,/horizontal_counter/bit_7*%
X26819100Y-114150900D02*
X27940000Y-113030000D01*
X26819100Y-134769100D02*
X26819100Y-114150900D01*
X27940000Y-135890000D02*
X26819100Y-134769100D01*
X20320000Y-92203700D02*
X20320000Y-92710000D01*
X22165200Y-90358500D02*
X20320000Y-92203700D01*
X22165200Y-58846700D02*
X22165200Y-90358500D01*
X24502800Y-56509100D02*
X22165200Y-58846700D01*
%TO.N,/horizontal_counter/bit_5*%
X43079800Y-63600200D02*
X41910000Y-64770000D01*
X43079800Y-48159800D02*
X43079800Y-63600200D01*
X41910000Y-46990000D02*
X43079800Y-48159800D01*
X37912000Y-180152000D02*
X41910000Y-184150000D01*
X37912000Y-142105400D02*
X37912000Y-180152000D01*
X37510300Y-141703700D02*
X37912000Y-142105400D01*
X37510300Y-116250300D02*
X37510300Y-141703700D01*
X34290000Y-113030000D02*
X37510300Y-116250300D01*
%TO.N,/horizontal_counter/bit_4*%
X43481500Y-46021500D02*
X41910000Y-44450000D01*
X43481500Y-68278500D02*
X43481500Y-46021500D01*
X41910000Y-69850000D02*
X43481500Y-68278500D01*
X22934700Y-115495300D02*
X20320000Y-118110000D01*
X22934700Y-73600100D02*
X22934700Y-115495300D01*
X24313600Y-72221200D02*
X22934700Y-73600100D01*
X37912000Y-128850100D02*
X38524600Y-128237500D01*
X37912000Y-141325000D02*
X37912000Y-128850100D01*
X38724400Y-142137400D02*
X37912000Y-141325000D01*
X38724400Y-178424400D02*
X38724400Y-142137400D01*
X41910000Y-181610000D02*
X38724400Y-178424400D01*
%TO.N,/horizontal_counter/bit_6*%
X21722300Y-86227700D02*
X20320000Y-87630000D01*
X21722300Y-54126800D02*
X21722300Y-86227700D01*
X24313600Y-51535500D02*
X21722300Y-54126800D01*
%TO.N,/horizontal_counter/bit_1*%
X31353200Y-64373200D02*
X34290000Y-67310000D01*
X31353200Y-52943200D02*
X31353200Y-64373200D01*
X27940000Y-49530000D02*
X31353200Y-52943200D01*
%TO.N,/horizontal_counter/bit_3*%
X32886000Y-86221000D02*
X34295000Y-87630000D01*
X30935700Y-86221000D02*
X32886000Y-86221000D01*
X24713800Y-131496200D02*
X20320000Y-135890000D01*
X24713800Y-91832300D02*
X24713800Y-131496200D01*
X27646100Y-88900000D02*
X24713800Y-91832300D01*
X28256700Y-88900000D02*
X27646100Y-88900000D01*
X30935700Y-86221000D02*
X28256700Y-88900000D01*
X30935700Y-73152100D02*
X30243000Y-72459400D01*
X30935700Y-86221000D02*
X30935700Y-73152100D01*
%TO.N,/horizontal_counter/bit_0*%
X31796200Y-59736200D02*
X34290000Y-62230000D01*
X31796200Y-50846200D02*
X31796200Y-59736200D01*
X27940000Y-46990000D02*
X31796200Y-50846200D01*
%TO.N,/horizontal_counter/bit_2*%
X30843200Y-68943200D02*
X34290000Y-72390000D01*
X30843200Y-54973200D02*
X30843200Y-68943200D01*
X27940000Y-52070000D02*
X30843200Y-54973200D01*
%TO.N,/horizontal_counter/~{rst}*%
X25518700Y-105291300D02*
X27940000Y-102870000D01*
X25518700Y-151011300D02*
X25518700Y-105291300D01*
X20320000Y-156210000D02*
X25518700Y-151011300D01*
%TO.N,Net-(RV4-Pad2)*%
X133631700Y-40921700D02*
X128270000Y-35560000D01*
X133631700Y-100141700D02*
X133631700Y-40921700D01*
X135130000Y-101640000D02*
X133631700Y-100141700D01*
%TO.N,Net-(U36A--)*%
X127000000Y-82550000D02*
X123190000Y-86360000D01*
X127000000Y-80010000D02*
X127000000Y-82550000D01*
X122021700Y-87528300D02*
X123190000Y-86360000D01*
X122021700Y-94081700D02*
X122021700Y-87528300D01*
X123190000Y-95250000D02*
X122021700Y-94081700D01*
%TO.N,/RAM1_~{CE}*%
X93980000Y-20320000D02*
X92710000Y-19050000D01*
X93980000Y-35373800D02*
X93980000Y-20320000D01*
X94931200Y-36325000D02*
X93980000Y-35373800D01*
X94931200Y-37592900D02*
X94931200Y-36325000D01*
X94529500Y-37994600D02*
X94931200Y-37592900D01*
X94529500Y-47283200D02*
X94529500Y-37994600D01*
X94328700Y-47484000D02*
X94529500Y-47283200D01*
%TO.N,/eo_line*%
X68661400Y-17861400D02*
X69850000Y-19050000D01*
X66754900Y-17861400D02*
X68661400Y-17861400D01*
X66040000Y-18576300D02*
X66754900Y-17861400D01*
X66040000Y-41736600D02*
X66040000Y-18576300D01*
X63935200Y-43841400D02*
X66040000Y-41736600D01*
X63935200Y-72247900D02*
X63935200Y-43841400D01*
X62523100Y-73660000D02*
X63935200Y-72247900D01*
X61929800Y-73660000D02*
X62523100Y-73660000D01*
X61116100Y-74473700D02*
X61929800Y-73660000D01*
X61116100Y-78891100D02*
X61116100Y-74473700D01*
X62235000Y-80010000D02*
X61116100Y-78891100D01*
X44875500Y-175685500D02*
X48260000Y-179070000D01*
X44875500Y-152199900D02*
X44875500Y-175685500D01*
X45066500Y-152008900D02*
X44875500Y-152199900D01*
%TO.N,/is_vis_area*%
X105410000Y-122662900D02*
X105410000Y-128270000D01*
X106539900Y-121533000D02*
X105410000Y-122662900D01*
X106539900Y-100227700D02*
X106539900Y-121533000D01*
X105105000Y-98792800D02*
X106539900Y-100227700D01*
X105105000Y-75920100D02*
X105105000Y-98792800D01*
%TO.N,/int_brightness*%
X122709500Y-83339500D02*
X122709500Y-77316300D01*
X123190000Y-83820000D02*
X122709500Y-83339500D01*
%TO.N,/ext_B*%
X83873300Y-22913300D02*
X82550000Y-21590000D01*
X85712700Y-22913300D02*
X83873300Y-22913300D01*
%TO.N,/eo_frame*%
X43915400Y-146584600D02*
X41910000Y-148590000D01*
X43915400Y-99609000D02*
X43915400Y-146584600D01*
X47180200Y-96344200D02*
X43915400Y-99609000D01*
X72306300Y-40960700D02*
X72306300Y-83483800D01*
X72104600Y-40759000D02*
X72306300Y-40960700D01*
X72104600Y-38327800D02*
X72104600Y-40759000D01*
X71229000Y-37452200D02*
X72104600Y-38327800D01*
X71229000Y-20211000D02*
X71229000Y-37452200D01*
X72390000Y-19050000D02*
X71229000Y-20211000D01*
%TO.N,/ext_R*%
X76361800Y-22698200D02*
X77470000Y-21590000D01*
X76361800Y-46950700D02*
X76361800Y-22698200D01*
X76645900Y-47234800D02*
X76361800Y-46950700D01*
X76645900Y-47733200D02*
X76645900Y-47234800D01*
X76361800Y-48017300D02*
X76645900Y-47733200D01*
X76361800Y-54840100D02*
X76361800Y-48017300D01*
X79374100Y-57852400D02*
X76361800Y-54840100D01*
X79374100Y-71177600D02*
X79374100Y-57852400D01*
X79713300Y-71516800D02*
X79374100Y-71177600D01*
%TO.N,/is_v_vis_area*%
X72397500Y-34557600D02*
X72451900Y-34612000D01*
X72397500Y-34557600D02*
X72451900Y-34612000D01*
X72506300Y-40592700D02*
X72741700Y-40828100D01*
X72506300Y-35234400D02*
X72506300Y-40592700D01*
X72334200Y-35062300D02*
X72506300Y-35234400D01*
X72334200Y-34729700D02*
X72334200Y-35062300D01*
X72451900Y-34612000D02*
X72334200Y-34729700D01*
X72908000Y-102357000D02*
X69855000Y-105410000D01*
X72908000Y-40994400D02*
X72908000Y-102357000D01*
X72741700Y-40828100D02*
X72908000Y-40994400D01*
X72741700Y-40828100D02*
X72908000Y-40994400D01*
X72058800Y-34218900D02*
X72397500Y-34557600D01*
X72058800Y-21921200D02*
X72058800Y-34218900D01*
X72390000Y-21590000D02*
X72058800Y-21921200D01*
%TO.N,Net-(J3-Pin_6)*%
X90170000Y-186690000D02*
X90170000Y-193040000D01*
%TO.N,Net-(J3-Pin_9)*%
X97790000Y-186690000D02*
X97790000Y-193040000D01*
%TO.N,/RAM_module/ext_graphics_source/data_ser*%
X113030000Y-186690000D02*
X113030000Y-193040000D01*
%TO.N,/RAM_module/ext_graphics_source/j_addr_ser*%
X107950000Y-186690000D02*
X107950000Y-193040000D01*
X86515900Y-171605900D02*
X85090000Y-170180000D01*
X86515900Y-175415900D02*
X86515900Y-171605900D01*
X93980000Y-182880000D02*
X86515900Y-175415900D01*
%TO.N,Net-(J3-Pin_19)*%
X123190000Y-186690000D02*
X123190000Y-193040000D01*
%TO.N,Net-(J3-Pin_8)*%
X95250000Y-186690000D02*
X95250000Y-193040000D01*
%TO.N,Net-(J3-Pin_7)*%
X92710000Y-186690000D02*
X92710000Y-193040000D01*
%TO.N,Net-(J3-Pin_2)*%
X80010000Y-186690000D02*
X80010000Y-193040000D01*
%TO.N,/RAM_module/ext_graphics_source/data_~{srclr}*%
X92539700Y-174160300D02*
X92539700Y-179228700D01*
X93980000Y-172720000D02*
X92539700Y-174160300D01*
X115570000Y-186690000D02*
X115570000Y-193040000D01*
X115570000Y-178703400D02*
X115568400Y-178701800D01*
X115570000Y-186690000D02*
X115570000Y-178703400D01*
X115568400Y-173988400D02*
X114300000Y-172720000D01*
X115568400Y-178701800D02*
X115568400Y-173988400D01*
%TO.N,/RAM_module/await_upd*%
X77470000Y-186690000D02*
X77470000Y-193040000D01*
X128078100Y-169101900D02*
X128078100Y-188447100D01*
X132080000Y-165100000D02*
X128078100Y-169101900D01*
%TO.N,Net-(J3-Pin_12)*%
X105410000Y-186690000D02*
X105410000Y-193040000D01*
%TO.N,/RAM_module/ext_graphics_rclk*%
X120650000Y-186690000D02*
X120650000Y-193040000D01*
X127676400Y-173313600D02*
X125730000Y-175260000D01*
X127676400Y-164423600D02*
X127676400Y-173313600D01*
X132080000Y-160020000D02*
X127676400Y-164423600D01*
%TO.N,Net-(J3-Pin_4)*%
X85090000Y-186690000D02*
X85090000Y-193040000D01*
%TO.N,/RAM_module/ext_graphics_source/i_addr_ser*%
X110490000Y-186690000D02*
X110490000Y-193040000D01*
X110490000Y-186690000D02*
X114300000Y-182880000D01*
%TO.N,/RAM_module/ext_graphics_source/data_srclk*%
X118110000Y-186690000D02*
X118110000Y-193040000D01*
X109220000Y-181610000D02*
X109220000Y-182880000D01*
X105410000Y-177800000D02*
X109220000Y-181610000D01*
%TO.N,Net-(J3-Pin_10)*%
X100330000Y-186690000D02*
X100330000Y-193040000D01*
%TO.N,Net-(J3-Pin_11)*%
X102870000Y-186690000D02*
X102870000Y-193040000D01*
%TO.N,Net-(J3-Pin_5)*%
X87630000Y-186690000D02*
X87630000Y-193040000D01*
%TO.N,Net-(J3-Pin_3)*%
X82550000Y-186690000D02*
X82550000Y-193040000D01*
%TO.N,Net-(J2-Pin_9)*%
X97790000Y-154940000D02*
X97790000Y-161290000D01*
%TO.N,Net-(J2-Pin_17)*%
X118110000Y-154940000D02*
X118110000Y-161290000D01*
%TO.N,+5V*%
X125730000Y-154940000D02*
X125730000Y-161290000D01*
X46990000Y-19050000D02*
X46990000Y-20201700D01*
X87769000Y-166231000D02*
X88900000Y-165100000D01*
X87769000Y-174129000D02*
X87769000Y-166231000D01*
X88900000Y-175260000D02*
X87769000Y-174129000D01*
X125730000Y-161290000D02*
X125730000Y-165100000D01*
X26836800Y-81118200D02*
X27945000Y-80010000D01*
X26836800Y-86526800D02*
X26836800Y-81118200D01*
X27940000Y-87630000D02*
X26836800Y-86526800D01*
X26843300Y-78908300D02*
X27945000Y-80010000D01*
X26843300Y-65871700D02*
X26843300Y-78908300D01*
X27945000Y-64770000D02*
X26843300Y-65871700D01*
X48141700Y-21065400D02*
X48141700Y-27940000D01*
X47278000Y-20201700D02*
X48141700Y-21065400D01*
X46990000Y-20201700D02*
X47278000Y-20201700D01*
X49530000Y-27940000D02*
X48141700Y-27940000D01*
X134481100Y-178931100D02*
X133350000Y-177800000D01*
X134481100Y-186828900D02*
X134481100Y-178931100D01*
X133350000Y-187960000D02*
X134481100Y-186828900D01*
X48141700Y-33138300D02*
X41910000Y-39370000D01*
X48141700Y-27940000D02*
X48141700Y-33138300D01*
X40740200Y-61060200D02*
X41910000Y-62230000D01*
X40740200Y-55779800D02*
X40740200Y-61060200D01*
X41910000Y-54610000D02*
X40740200Y-55779800D01*
X40801300Y-53501300D02*
X41910000Y-54610000D01*
X40801300Y-40478700D02*
X40801300Y-53501300D01*
X41910000Y-39370000D02*
X40801300Y-40478700D01*
X54714200Y-139600800D02*
X55885000Y-138430000D01*
X54714200Y-152504200D02*
X54714200Y-139600800D01*
X55880000Y-153670000D02*
X54714200Y-152504200D01*
X54710200Y-177699800D02*
X55880000Y-176530000D01*
X54710200Y-190600200D02*
X54710200Y-177699800D01*
X55880000Y-191770000D02*
X54710200Y-190600200D01*
X69855000Y-115570000D02*
X69855000Y-113030000D01*
X69860000Y-140970000D02*
X69860000Y-138430000D01*
X69855000Y-110490000D02*
X69855000Y-113030000D01*
X116840000Y-55467700D02*
X116840000Y-54610000D01*
X115731700Y-56576000D02*
X116840000Y-55467700D01*
X115731700Y-77626700D02*
X115731700Y-56576000D01*
X116845000Y-78740000D02*
X115731700Y-77626700D01*
X69855000Y-90170000D02*
X69855000Y-87630000D01*
X73807900Y-29057100D02*
X74930000Y-27935000D01*
X73807900Y-37898000D02*
X73807900Y-29057100D01*
X74930000Y-39020100D02*
X73807900Y-37898000D01*
X74930000Y-41910000D02*
X74930000Y-39020100D01*
%TO.N,Net-(J2-Pin_6)*%
X90170000Y-154940000D02*
X90170000Y-161290000D01*
%TO.N,Net-(J2-Pin_3)*%
X82550000Y-154940000D02*
X82550000Y-161290000D01*
%TO.N,Net-(J2-Pin_12)*%
X105410000Y-154940000D02*
X105410000Y-161290000D01*
%TO.N,Net-(J2-Pin_11)*%
X102870000Y-154940000D02*
X102870000Y-161290000D01*
%TO.N,Net-(J2-Pin_1)*%
X77470000Y-161290000D02*
X77470000Y-154940000D01*
%TO.N,Net-(J2-Pin_5)*%
X87630000Y-154940000D02*
X87630000Y-161290000D01*
%TO.N,Net-(J2-Pin_15)*%
X113030000Y-154940000D02*
X113030000Y-161290000D01*
%TO.N,Net-(J2-Pin_14)*%
X110490000Y-154940000D02*
X110490000Y-161290000D01*
%TO.N,Net-(J2-Pin_18)*%
X120650000Y-154940000D02*
X120650000Y-161290000D01*
%TO.N,Net-(J2-Pin_2)*%
X80010000Y-154940000D02*
X80010000Y-161290000D01*
%TO.N,Net-(J2-Pin_4)*%
X85090000Y-154940000D02*
X85090000Y-161290000D01*
%TO.N,Net-(J2-Pin_19)*%
X123190000Y-154940000D02*
X123190000Y-161290000D01*
%TO.N,Net-(J2-Pin_10)*%
X100330000Y-154940000D02*
X100330000Y-161290000D01*
%TO.N,Net-(J2-Pin_13)*%
X107950000Y-154940000D02*
X107950000Y-161290000D01*
%TO.N,Net-(J2-Pin_16)*%
X115570000Y-154940000D02*
X115570000Y-161290000D01*
%TO.N,Net-(J2-Pin_8)*%
X95250000Y-154940000D02*
X95250000Y-161290000D01*
%TO.N,Net-(J2-Pin_7)*%
X92710000Y-154940000D02*
X92710000Y-161290000D01*
%TO.N,/VGA_G*%
X124579100Y-31630900D02*
X125730000Y-30480000D01*
X124579100Y-52894100D02*
X124579100Y-31630900D01*
X125740000Y-54055000D02*
X124579100Y-52894100D01*
%TO.N,/v_sync*%
X88747000Y-53289200D02*
X88747000Y-60782800D01*
X86360000Y-50902200D02*
X88747000Y-53289200D01*
X86360000Y-20320000D02*
X86360000Y-50902200D01*
X85090000Y-19050000D02*
X86360000Y-20320000D01*
X88747000Y-60782800D02*
X88747000Y-77359600D01*
X64555400Y-85338800D02*
X63755900Y-84539300D01*
X64555400Y-97008900D02*
X64555400Y-85338800D01*
%TO.N,GND*%
X125730000Y-186690000D02*
X125730000Y-193040000D01*
X67310000Y-41910000D02*
X69850000Y-44450000D01*
X67310000Y-35560000D02*
X67310000Y-41910000D01*
X101600000Y-38100000D02*
X100330000Y-36830000D01*
X101600000Y-41910000D02*
X101600000Y-38100000D01*
X113030000Y-133350000D02*
X113030000Y-130810000D01*
X127000000Y-130810000D02*
X127000000Y-133350000D01*
X47090200Y-157580200D02*
X48260000Y-158750000D01*
X47090200Y-149764800D02*
X47090200Y-157580200D01*
X48265000Y-148590000D02*
X47090200Y-149764800D01*
X33120200Y-43280200D02*
X34290000Y-44450000D01*
X33120200Y-35459800D02*
X33120200Y-43280200D01*
X34290000Y-34290000D02*
X33120200Y-35459800D01*
X111755000Y-41905000D02*
X111755000Y-36830000D01*
X111760000Y-41910000D02*
X111755000Y-41905000D01*
X62235000Y-59695000D02*
X62235000Y-64770000D01*
X62230000Y-59690000D02*
X62235000Y-59695000D01*
X128270000Y-130810000D02*
X127000000Y-130810000D01*
X132080000Y-127000000D02*
X128270000Y-130810000D01*
X82550000Y-49530000D02*
X85090000Y-49530000D01*
X125257000Y-55200000D02*
X127640000Y-55200000D01*
X124595100Y-55861900D02*
X125257000Y-55200000D01*
X124595100Y-59780100D02*
X124595100Y-55861900D01*
X125740000Y-60925000D02*
X124595100Y-59780100D01*
X62235000Y-180904700D02*
X62235000Y-181610000D01*
X61100300Y-179770000D02*
X62235000Y-180904700D01*
X61100300Y-172584700D02*
X61100300Y-179770000D01*
X62235000Y-171450000D02*
X61100300Y-172584700D01*
X130810000Y-22860000D02*
X130810000Y-27940000D01*
X125328300Y-48308300D02*
X127640000Y-50620000D01*
X125328300Y-42626600D02*
X125328300Y-48308300D01*
X127206000Y-40748900D02*
X125328300Y-42626600D01*
X127206000Y-35152600D02*
X127206000Y-40748900D01*
X129338600Y-33020000D02*
X127206000Y-35152600D01*
X130810000Y-33020000D02*
X129338600Y-33020000D01*
X20320000Y-166370000D02*
X20320000Y-172720000D01*
X111755000Y-31750000D02*
X111755000Y-34290000D01*
%TO.N,/h_sync*%
X25141000Y-39516800D02*
X24378000Y-38753800D01*
X25141000Y-82248100D02*
X25141000Y-39516800D01*
X24138100Y-83251000D02*
X25141000Y-82248100D01*
X24138100Y-131113300D02*
X24138100Y-83251000D01*
X20799700Y-134451700D02*
X24138100Y-131113300D01*
X20160100Y-134451700D02*
X20799700Y-134451700D01*
X19217300Y-135394500D02*
X20160100Y-134451700D01*
X19217300Y-157647300D02*
X19217300Y-135394500D01*
X20320000Y-158750000D02*
X19217300Y-157647300D01*
X81379300Y-38765500D02*
X81751500Y-39137700D01*
X81379300Y-23615300D02*
X81379300Y-38765500D01*
X81740900Y-23253700D02*
X81379300Y-23615300D01*
X81740900Y-22755300D02*
X81740900Y-23253700D01*
X81375300Y-22389700D02*
X81740900Y-22755300D01*
X81375300Y-20224700D02*
X81375300Y-22389700D01*
X82550000Y-19050000D02*
X81375300Y-20224700D01*
%TD*%
M02*
