$date
	Mon Aug 18 13:07:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_vending_mealy $end
$var wire 1 ! dispense $end
$var wire 1 " chg5 $end
$var reg 1 # clk $end
$var reg 2 $ coin [1:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 2 & coin [1:0] $end
$var wire 1 % rst $end
$var wire 1 ' idle $end
$var wire 1 ( coin5 $end
$var wire 1 ) coin10 $end
$var reg 1 " chg5 $end
$var reg 1 ! dispense $end
$var reg 2 * next_state [1:0] $end
$var reg 2 + state [1:0] $end
$upscope $end
$scope task idle1 $end
$upscope $end
$scope task put10 $end
$upscope $end
$scope task put5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b0 *
0)
0(
1'
b0 &
1%
b0 $
0#
0"
0!
$end
#5000
b0 +
1#
#10000
0#
#15000
1#
#20000
0#
#25000
0%
1#
#30000
0#
#35000
b10 *
1)
0'
b10 $
b10 &
1#
#40000
0#
#45000
b10 +
b10 *
0)
1'
b0 $
b0 &
1#
#50000
0#
#55000
b0 *
1!
1)
0'
b10 $
b10 &
1#
#60000
0#
#65000
b0 +
b0 *
0!
0)
1'
b0 $
b0 &
1#
#70000
0#
#75000
1#
#80000
0#
#85000
b1 *
1(
0'
b1 $
b1 &
1#
#90000
0#
#95000
b1 +
b1 *
0(
1'
b0 $
b0 &
1#
#100000
0#
#105000
b10 *
1(
0'
b1 $
b1 &
1#
#110000
0#
#115000
b10 +
b10 *
0(
1'
b0 $
b0 &
1#
#120000
0#
#125000
b0 *
1!
1)
0'
b10 $
b10 &
1#
#130000
0#
#135000
b0 +
b0 *
0!
0)
1'
b0 $
b0 &
1#
#140000
0#
#145000
1#
#150000
0#
#155000
b10 *
1)
0'
b10 $
b10 &
1#
#160000
0#
#165000
b10 +
b10 *
0)
1'
b0 $
b0 &
1#
#170000
0#
#175000
b11 *
1(
0'
b1 $
b1 &
1#
#180000
0#
#185000
b11 +
b11 *
0(
1'
b0 $
b0 &
1#
#190000
0#
#195000
b0 *
1"
1!
1)
0'
b10 $
b10 &
1#
#200000
0#
#205000
b0 +
b0 *
0"
0!
0)
1'
b0 $
b0 &
1#
#210000
0#
#215000
1#
#220000
0#
#225000
1#
#230000
0#
#235000
1#
#240000
0#
#245000
1#
#250000
0#
#255000
1#
#260000
0#
#265000
1#
