
gpio_baremetel_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000394  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800051c  0800051c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800051c  0800051c  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800051c  0800051c  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800051c  0800051c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800051c  0800051c  0000151c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000520  08000520  00001520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000524  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08000528  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000528  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001938  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000468  00000000  00000000  0000396c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000200  00000000  00000000  00003dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000016d  00000000  00000000  00003fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c7d2  00000000  00000000  00004145  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001845  00000000  00000000  00020917  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1a81  00000000  00000000  0002215c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00103bdd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000006a0  00000000  00000000  00103c20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  001042c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000504 	.word	0x08000504

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000504 	.word	0x08000504

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	@ (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	6039      	str	r1, [r7, #0]
 800020e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000214:	2b00      	cmp	r3, #0
 8000216:	db0a      	blt.n	800022e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000218:	683b      	ldr	r3, [r7, #0]
 800021a:	b2da      	uxtb	r2, r3
 800021c:	490c      	ldr	r1, [pc, #48]	@ (8000250 <__NVIC_SetPriority+0x4c>)
 800021e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000222:	0112      	lsls	r2, r2, #4
 8000224:	b2d2      	uxtb	r2, r2
 8000226:	440b      	add	r3, r1
 8000228:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800022c:	e00a      	b.n	8000244 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	b2da      	uxtb	r2, r3
 8000232:	4908      	ldr	r1, [pc, #32]	@ (8000254 <__NVIC_SetPriority+0x50>)
 8000234:	79fb      	ldrb	r3, [r7, #7]
 8000236:	f003 030f 	and.w	r3, r3, #15
 800023a:	3b04      	subs	r3, #4
 800023c:	0112      	lsls	r2, r2, #4
 800023e:	b2d2      	uxtb	r2, r2
 8000240:	440b      	add	r3, r1
 8000242:	761a      	strb	r2, [r3, #24]
}
 8000244:	bf00      	nop
 8000246:	370c      	adds	r7, #12
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000e100 	.word	0xe000e100
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <SystemInit>:

// --------------------------------------------------------------------
// Minimal SystemInit (needed by startup file)
// --------------------------------------------------------------------
void SystemInit(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
    // Enable FPU (optional)
    SCB->CPACR |= (0xF << 20);
 800025c:	4b13      	ldr	r3, [pc, #76]	@ (80002ac <SystemInit+0x54>)
 800025e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000262:	4a12      	ldr	r2, [pc, #72]	@ (80002ac <SystemInit+0x54>)
 8000264:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000268:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    // Turn on HSI (16 MHz)
    RCC->CR |= RCC_CR_HSION;
 800026c:	4b10      	ldr	r3, [pc, #64]	@ (80002b0 <SystemInit+0x58>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4a0f      	ldr	r2, [pc, #60]	@ (80002b0 <SystemInit+0x58>)
 8000272:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000276:	6013      	str	r3, [r2, #0]
    while (!(RCC->CR & RCC_CR_HSIRDY));
 8000278:	bf00      	nop
 800027a:	4b0d      	ldr	r3, [pc, #52]	@ (80002b0 <SystemInit+0x58>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000282:	2b00      	cmp	r3, #0
 8000284:	d0f9      	beq.n	800027a <SystemInit+0x22>

    // Disable PLL
    RCC->CR &= ~RCC_CR_PLLON;
 8000286:	4b0a      	ldr	r3, [pc, #40]	@ (80002b0 <SystemInit+0x58>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	4a09      	ldr	r2, [pc, #36]	@ (80002b0 <SystemInit+0x58>)
 800028c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000290:	6013      	str	r3, [r2, #0]

    // Reset clock config
    RCC->CFGR = 0x00000000;
 8000292:	4b07      	ldr	r3, [pc, #28]	@ (80002b0 <SystemInit+0x58>)
 8000294:	2200      	movs	r2, #0
 8000296:	609a      	str	r2, [r3, #8]

    // Flash settings
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_4WS;
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <SystemInit+0x5c>)
 800029a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800029e:	601a      	str	r2, [r3, #0]
}
 80002a0:	bf00      	nop
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	e000ed00 	.word	0xe000ed00
 80002b0:	40021000 	.word	0x40021000
 80002b4:	40022000 	.word	0x40022000

080002b8 <gpio_interrupt_init>:

// --------------------------------------------------------------------
// GPIO + EXTI + NVIC Configuration
// --------------------------------------------------------------------
void gpio_interrupt_init(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
    // 1. Enable GPIOA and GPIOC clocks
    RCC->AHB2ENR |= (GPIOAEN | GPIOCEN);
 80002bc:	4b33      	ldr	r3, [pc, #204]	@ (800038c <gpio_interrupt_init+0xd4>)
 80002be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002c0:	4a32      	ldr	r2, [pc, #200]	@ (800038c <gpio_interrupt_init+0xd4>)
 80002c2:	f043 0305 	orr.w	r3, r3, #5
 80002c6:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // 2. Configure PA5 (LED) as output
    GPIOA->MODER &= ~(3U << (5 * 2));   // Clear mode bits
 80002c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002d2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80002d6:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (1U << (5 * 2));   // Set as output
 80002d8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80002e6:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~LED_PIN;          // Push-pull
 80002e8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002ec:	685b      	ldr	r3, [r3, #4]
 80002ee:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002f2:	f023 0320 	bic.w	r3, r3, #32
 80002f6:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR |=  (1U << (5 * 2)); // Medium speed
 80002f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002fc:	689b      	ldr	r3, [r3, #8]
 80002fe:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000302:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000306:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR  &= ~(3U << (5 * 2));  // No pull
 8000308:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800030c:	68db      	ldr	r3, [r3, #12]
 800030e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000312:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000316:	60d3      	str	r3, [r2, #12]

    // 3. Configure PC13 (Button) as input
    GPIOC->MODER &= ~(3U << (13 * 2));  // Input mode
 8000318:	4b1d      	ldr	r3, [pc, #116]	@ (8000390 <gpio_interrupt_init+0xd8>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4a1c      	ldr	r2, [pc, #112]	@ (8000390 <gpio_interrupt_init+0xd8>)
 800031e:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8000322:	6013      	str	r3, [r2, #0]
    GPIOC->PUPDR |=  (1U << (13 * 2));  // Pull-up (optional)
 8000324:	4b1a      	ldr	r3, [pc, #104]	@ (8000390 <gpio_interrupt_init+0xd8>)
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	4a19      	ldr	r2, [pc, #100]	@ (8000390 <gpio_interrupt_init+0xd8>)
 800032a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800032e:	60d3      	str	r3, [r2, #12]

    // 4. Enable SYSCFG clock (EXTI uses SYSCFG multiplexer)
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000330:	4b16      	ldr	r3, [pc, #88]	@ (800038c <gpio_interrupt_init+0xd4>)
 8000332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000334:	4a15      	ldr	r2, [pc, #84]	@ (800038c <gpio_interrupt_init+0xd4>)
 8000336:	f043 0301 	orr.w	r3, r3, #1
 800033a:	6613      	str	r3, [r2, #96]	@ 0x60

    // 5. Map EXTI13 line to port C
    SYSCFG->EXTICR[3] &= ~(0xFU << 4);
 800033c:	4b15      	ldr	r3, [pc, #84]	@ (8000394 <gpio_interrupt_init+0xdc>)
 800033e:	695b      	ldr	r3, [r3, #20]
 8000340:	4a14      	ldr	r2, [pc, #80]	@ (8000394 <gpio_interrupt_init+0xdc>)
 8000342:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000346:	6153      	str	r3, [r2, #20]
    SYSCFG->EXTICR[3] |=  (0x2U << 4);  // 0x2 = Port C
 8000348:	4b12      	ldr	r3, [pc, #72]	@ (8000394 <gpio_interrupt_init+0xdc>)
 800034a:	695b      	ldr	r3, [r3, #20]
 800034c:	4a11      	ldr	r2, [pc, #68]	@ (8000394 <gpio_interrupt_init+0xdc>)
 800034e:	f043 0320 	orr.w	r3, r3, #32
 8000352:	6153      	str	r3, [r2, #20]

    // 6. Configure EXTI13 to trigger on falling edge
    EXTI->IMR1  |=  BTN_PIN;    // Unmask line 13
 8000354:	4b10      	ldr	r3, [pc, #64]	@ (8000398 <gpio_interrupt_init+0xe0>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a0f      	ldr	r2, [pc, #60]	@ (8000398 <gpio_interrupt_init+0xe0>)
 800035a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800035e:	6013      	str	r3, [r2, #0]
    EXTI->FTSR1 |=  BTN_PIN;    // Falling edge trigger
 8000360:	4b0d      	ldr	r3, [pc, #52]	@ (8000398 <gpio_interrupt_init+0xe0>)
 8000362:	68db      	ldr	r3, [r3, #12]
 8000364:	4a0c      	ldr	r2, [pc, #48]	@ (8000398 <gpio_interrupt_init+0xe0>)
 8000366:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800036a:	60d3      	str	r3, [r2, #12]
    EXTI->RTSR1 &= ~BTN_PIN;    // Disable rising edge
 800036c:	4b0a      	ldr	r3, [pc, #40]	@ (8000398 <gpio_interrupt_init+0xe0>)
 800036e:	689b      	ldr	r3, [r3, #8]
 8000370:	4a09      	ldr	r2, [pc, #36]	@ (8000398 <gpio_interrupt_init+0xe0>)
 8000372:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000376:	6093      	str	r3, [r2, #8]

    // 7. Enable interrupt in NVIC
    NVIC_SetPriority(EXTI15_10_IRQn, 1);
 8000378:	2101      	movs	r1, #1
 800037a:	2028      	movs	r0, #40	@ 0x28
 800037c:	f7ff ff42 	bl	8000204 <__NVIC_SetPriority>
    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000380:	2028      	movs	r0, #40	@ 0x28
 8000382:	f7ff ff21 	bl	80001c8 <__NVIC_EnableIRQ>
}
 8000386:	bf00      	nop
 8000388:	bd80      	pop	{r7, pc}
 800038a:	bf00      	nop
 800038c:	40021000 	.word	0x40021000
 8000390:	48000800 	.word	0x48000800
 8000394:	40010000 	.word	0x40010000
 8000398:	40010400 	.word	0x40010400

0800039c <EXTI15_10_IRQHandler>:

// --------------------------------------------------------------------
// EXTI interrupt handler (Button press -> Toggle LED)
// --------------------------------------------------------------------
void EXTI15_10_IRQHandler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
    if (EXTI->PR1 & BTN_PIN)
 80003a0:	4b0b      	ldr	r3, [pc, #44]	@ (80003d0 <EXTI15_10_IRQHandler+0x34>)
 80003a2:	695b      	ldr	r3, [r3, #20]
 80003a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d00b      	beq.n	80003c4 <EXTI15_10_IRQHandler+0x28>
    {
        EXTI->PR1 = BTN_PIN;              // Clear pending bit
 80003ac:	4b08      	ldr	r3, [pc, #32]	@ (80003d0 <EXTI15_10_IRQHandler+0x34>)
 80003ae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80003b2:	615a      	str	r2, [r3, #20]
        GPIOA->ODR ^= LED_PIN;            // Toggle LED
 80003b4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80003b8:	695b      	ldr	r3, [r3, #20]
 80003ba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80003be:	f083 0320 	eor.w	r3, r3, #32
 80003c2:	6153      	str	r3, [r2, #20]
    }
}
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	40010400 	.word	0x40010400

080003d4 <main>:

// --------------------------------------------------------------------
// main()
// --------------------------------------------------------------------
int main(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
    gpio_interrupt_init();
 80003d8:	f7ff ff6e 	bl	80002b8 <gpio_interrupt_init>

    while (1)
    {
        // CPU can sleep or loop; LED toggles in ISR
        __WFI();  // Wait For Interrupt (low power)
 80003dc:	bf30      	wfi
 80003de:	e7fd      	b.n	80003dc <main+0x8>

080003e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003e4:	bf00      	nop
 80003e6:	e7fd      	b.n	80003e4 <NMI_Handler+0x4>

080003e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ec:	bf00      	nop
 80003ee:	e7fd      	b.n	80003ec <HardFault_Handler+0x4>

080003f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003f4:	bf00      	nop
 80003f6:	e7fd      	b.n	80003f4 <MemManage_Handler+0x4>

080003f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003fc:	bf00      	nop
 80003fe:	e7fd      	b.n	80003fc <BusFault_Handler+0x4>

08000400 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000404:	bf00      	nop
 8000406:	e7fd      	b.n	8000404 <UsageFault_Handler+0x4>

08000408 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800040c:	bf00      	nop
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr

08000416 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000416:	b480      	push	{r7}
 8000418:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800041a:	bf00      	nop
 800041c:	46bd      	mov	sp, r7
 800041e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000422:	4770      	bx	lr

08000424 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000428:	bf00      	nop
 800042a:	46bd      	mov	sp, r7
 800042c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000430:	4770      	bx	lr

08000432 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000432:	b580      	push	{r7, lr}
 8000434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000436:	f000 f82d 	bl	8000494 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800043a:	bf00      	nop
 800043c:	bd80      	pop	{r7, pc}
	...

08000440 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000440:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000478 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000444:	f7ff ff08 	bl	8000258 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000448:	480c      	ldr	r0, [pc, #48]	@ (800047c <LoopForever+0x6>)
  ldr r1, =_edata
 800044a:	490d      	ldr	r1, [pc, #52]	@ (8000480 <LoopForever+0xa>)
  ldr r2, =_sidata
 800044c:	4a0d      	ldr	r2, [pc, #52]	@ (8000484 <LoopForever+0xe>)
  movs r3, #0
 800044e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000450:	e002      	b.n	8000458 <LoopCopyDataInit>

08000452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000456:	3304      	adds	r3, #4

08000458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800045a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800045c:	d3f9      	bcc.n	8000452 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800045e:	4a0a      	ldr	r2, [pc, #40]	@ (8000488 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000460:	4c0a      	ldr	r4, [pc, #40]	@ (800048c <LoopForever+0x16>)
  movs r3, #0
 8000462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000464:	e001      	b.n	800046a <LoopFillZerobss>

08000466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000468:	3204      	adds	r2, #4

0800046a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800046a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800046c:	d3fb      	bcc.n	8000466 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800046e:	f000 f825 	bl	80004bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000472:	f7ff ffaf 	bl	80003d4 <main>

08000476 <LoopForever>:

LoopForever:
    b LoopForever
 8000476:	e7fe      	b.n	8000476 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000478:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800047c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000480:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000484:	08000524 	.word	0x08000524
  ldr r2, =_sbss
 8000488:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800048c:	20000024 	.word	0x20000024

08000490 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000490:	e7fe      	b.n	8000490 <ADC1_2_IRQHandler>
	...

08000494 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000498:	4b06      	ldr	r3, [pc, #24]	@ (80004b4 <HAL_IncTick+0x20>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	461a      	mov	r2, r3
 800049e:	4b06      	ldr	r3, [pc, #24]	@ (80004b8 <HAL_IncTick+0x24>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	4413      	add	r3, r2
 80004a4:	4a04      	ldr	r2, [pc, #16]	@ (80004b8 <HAL_IncTick+0x24>)
 80004a6:	6013      	str	r3, [r2, #0]
}
 80004a8:	bf00      	nop
 80004aa:	46bd      	mov	sp, r7
 80004ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop
 80004b4:	20000000 	.word	0x20000000
 80004b8:	20000020 	.word	0x20000020

080004bc <__libc_init_array>:
 80004bc:	b570      	push	{r4, r5, r6, lr}
 80004be:	4d0d      	ldr	r5, [pc, #52]	@ (80004f4 <__libc_init_array+0x38>)
 80004c0:	4c0d      	ldr	r4, [pc, #52]	@ (80004f8 <__libc_init_array+0x3c>)
 80004c2:	1b64      	subs	r4, r4, r5
 80004c4:	10a4      	asrs	r4, r4, #2
 80004c6:	2600      	movs	r6, #0
 80004c8:	42a6      	cmp	r6, r4
 80004ca:	d109      	bne.n	80004e0 <__libc_init_array+0x24>
 80004cc:	4d0b      	ldr	r5, [pc, #44]	@ (80004fc <__libc_init_array+0x40>)
 80004ce:	4c0c      	ldr	r4, [pc, #48]	@ (8000500 <__libc_init_array+0x44>)
 80004d0:	f000 f818 	bl	8000504 <_init>
 80004d4:	1b64      	subs	r4, r4, r5
 80004d6:	10a4      	asrs	r4, r4, #2
 80004d8:	2600      	movs	r6, #0
 80004da:	42a6      	cmp	r6, r4
 80004dc:	d105      	bne.n	80004ea <__libc_init_array+0x2e>
 80004de:	bd70      	pop	{r4, r5, r6, pc}
 80004e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80004e4:	4798      	blx	r3
 80004e6:	3601      	adds	r6, #1
 80004e8:	e7ee      	b.n	80004c8 <__libc_init_array+0xc>
 80004ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ee:	4798      	blx	r3
 80004f0:	3601      	adds	r6, #1
 80004f2:	e7f2      	b.n	80004da <__libc_init_array+0x1e>
 80004f4:	0800051c 	.word	0x0800051c
 80004f8:	0800051c 	.word	0x0800051c
 80004fc:	0800051c 	.word	0x0800051c
 8000500:	08000520 	.word	0x08000520

08000504 <_init>:
 8000504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000506:	bf00      	nop
 8000508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800050a:	bc08      	pop	{r3}
 800050c:	469e      	mov	lr, r3
 800050e:	4770      	bx	lr

08000510 <_fini>:
 8000510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000512:	bf00      	nop
 8000514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000516:	bc08      	pop	{r3}
 8000518:	469e      	mov	lr, r3
 800051a:	4770      	bx	lr
