<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: cpu/simple/timing.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>cpu/simple/timing.cc</h1>  </div>
</div>
<div class="contents">
<a href="timing_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010-2012 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00019"></a>00019 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00021"></a>00021 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00022"></a>00022 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00023"></a>00023 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00024"></a>00024 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00025"></a>00025 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00026"></a>00026 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00029"></a>00029 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00031"></a>00031 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00032"></a>00032 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00034"></a>00034 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00035"></a>00035 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00036"></a>00036 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00038"></a>00038 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Authors: Steve Reinhardt</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;arch/locked_mem.hh&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;arch/mmapped_ipr.hh&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;arch/utility.hh&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;<a class="code" href="bigint_8hh.html">base/bigint.hh</a>&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;<a class="code" href="timing_8hh.html">cpu/simple/timing.hh</a>&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="exetrace_8hh.html">cpu/exetrace.hh</a>&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;debug/Config.hh&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;debug/Drain.hh&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;debug/ExecFaulting.hh&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;debug/SimpleCPU.hh&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html" title="Declaration of the Packet class.">mem/packet.hh</a>&quot;</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include &quot;<a class="code" href="packet__access_8hh.html">mem/packet_access.hh</a>&quot;</span>
<a name="l00056"></a>00056 <span class="preprocessor">#include &quot;params/TimingSimpleCPU.hh&quot;</span>
<a name="l00057"></a>00057 <span class="preprocessor">#include &quot;<a class="code" href="sim_2faults_8hh.html">sim/faults.hh</a>&quot;</span>
<a name="l00058"></a>00058 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span>
<a name="l00060"></a>00060 
<a name="l00061"></a>00061 <span class="keyword">using namespace </span>std;
<a name="l00062"></a>00062 <span class="keyword">using namespace </span>TheISA;
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 <span class="keywordtype">void</span>
<a name="l00065"></a><a class="code" href="classTimingSimpleCPU.html#a9525dc3761312a850209dac41bb79eb9">00065</a> <a class="code" href="namespaceStats.html#aae30a3d195d8a3309f663b3edd3d10a6" title="This Stat is Initialized.">TimingSimpleCPU::init</a>()
<a name="l00066"></a>00066 {
<a name="l00067"></a>00067     <a class="code" href="classTimingSimpleCPU.html#a9525dc3761312a850209dac41bb79eb9" title="init() is called after all C++ SimObjects have been created and all ports are connected.">BaseCPU::init</a>();
<a name="l00068"></a>00068 
<a name="l00069"></a>00069     <span class="comment">// Initialise the ThreadContext&#39;s memory proxies</span>
<a name="l00070"></a>00070     <a class="code" href="classBaseSimpleCPU.html#a0ce3a38aea510a5763eee01734c41649">tcBase</a>()-&gt;<a class="code" href="classThreadContext.html#a844977d4855f84e45560b8873247783a" title="Initialise the physical and virtual port proxies and tie them to the data port of the CPU...">initMemProxies</a>(<a class="code" href="classBaseSimpleCPU.html#a0ce3a38aea510a5763eee01734c41649">tcBase</a>());
<a name="l00071"></a>00071 
<a name="l00072"></a>00072     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a> &amp;&amp; !<a class="code" href="classBaseCPU.html#a8e895dfbcaacea5e84e7e5dbfcead414">params</a>()-&gt;switched_out) {
<a name="l00073"></a>00073         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00074"></a>00074             <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *<a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s state...">tc</a> = <a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];
<a name="l00075"></a>00075             <span class="comment">// initialize CPU, including PC</span>
<a name="l00076"></a>00076             <a class="code" href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">TheISA::initCPU</a>(tc, <a class="code" href="classBaseCPU.html#a512f6e0d7684ff19880a2ff9b6eeeddb">_cpuId</a>);
<a name="l00077"></a>00077         }
<a name="l00078"></a>00078     }
<a name="l00079"></a>00079 }
<a name="l00080"></a>00080 
<a name="l00081"></a>00081 <span class="keywordtype">void</span>
<a name="l00082"></a><a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a7187782080a26b5c699ea7900d8a289b">00082</a> <a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a7187782080a26b5c699ea7900d8a289b">TimingSimpleCPU::TimingCPUPort::TickEvent::schedule</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> _pkt, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a> <a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>)
<a name="l00083"></a>00083 {
<a name="l00084"></a>00084     <a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a0fa30165238a45b13838d4822f19535c">pkt</a> = _pkt;
<a name="l00085"></a>00085     <a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#adee361aaf0af5a7b4fd077d8c0b664d4">cpu</a>-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<span class="keyword">this</span>, t);
<a name="l00086"></a>00086 }
<a name="l00087"></a>00087 
<a name="l00088"></a><a class="code" href="classTimingSimpleCPU.html#a10f37352b797b67ef9e51644a8ba76bb">00088</a> <a class="code" href="classTimingSimpleCPU.html#a10f37352b797b67ef9e51644a8ba76bb">TimingSimpleCPU::TimingSimpleCPU</a>(TimingSimpleCPUParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)
<a name="l00089"></a>00089     : <a class="code" href="classBaseSimpleCPU.html">BaseSimpleCPU</a>(p), <a class="code" href="classTimingSimpleCPU.html#a2472d0c98117c69616ba521f740f290f">fetchTranslation</a>(this), <a class="code" href="classTimingSimpleCPU.html#a4e18f57223e34a721dad2b97800a0e49">icachePort</a>(this),
<a name="l00090"></a>00090       <a class="code" href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">dcachePort</a>(this), <a class="code" href="classTimingSimpleCPU.html#a301edc44d56de82b7746cdd5078dd235">ifetch_pkt</a>(NULL), <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a>(NULL), <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a>(0),
<a name="l00091"></a>00091       <a class="code" href="classTimingSimpleCPU.html#a580a32b3d421d9439bf69c5126beb376">fetchEvent</a>(this), <a class="code" href="classTimingSimpleCPU.html#a4cf4b4cb4ea95e698e5efd3bf190202f" title="Drain manager to use when signaling drain completion.">drainManager</a>(NULL)
<a name="l00092"></a>00092 {
<a name="l00093"></a>00093     <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = Idle;
<a name="l00094"></a>00094 
<a name="l00095"></a>00095     <a class="code" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">system</a>-&gt;<a class="code" href="classSystem.html#ad0fe435fb9766a61216d5eb92d8b2c20">totalNumInsts</a> = 0;
<a name="l00096"></a>00096 }
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 
<a name="l00099"></a><a class="code" href="classTimingSimpleCPU.html#ad2c2c9b106f775adcf5c603676403083">00099</a> <a class="code" href="classTimingSimpleCPU.html#ad2c2c9b106f775adcf5c603676403083">TimingSimpleCPU::~TimingSimpleCPU</a>()
<a name="l00100"></a>00100 {
<a name="l00101"></a>00101 }
<a name="l00102"></a>00102 
<a name="l00103"></a>00103 <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>
<a name="l00104"></a><a class="code" href="classTimingSimpleCPU.html#a4c5b05bad75ece755176aca16d7b34fd">00104</a> <a class="code" href="classTimingSimpleCPU.html#a4c5b05bad75ece755176aca16d7b34fd" title="Provide a default implementation of the drain interface that simply returns 0 (draining completed) an...">TimingSimpleCPU::drain</a>(<a class="code" href="classDrainManager.html" title="This class coordinates draining of a System.">DrainManager</a> *drain_manager)
<a name="l00105"></a>00105 {
<a name="l00106"></a>00106     assert(!<a class="code" href="classTimingSimpleCPU.html#a4cf4b4cb4ea95e698e5efd3bf190202f" title="Drain manager to use when signaling drain completion.">drainManager</a>);
<a name="l00107"></a>00107     <span class="keywordflow">if</span> (<a class="code" href="classBaseCPU.html#af2b93a1e156e91265f1b13a4f462c537" title="Determine if the CPU is switched out.">switchedOut</a>())
<a name="l00108"></a>00108         <span class="keywordflow">return</span> 0;
<a name="l00109"></a>00109 
<a name="l00110"></a>00110     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a> ||
<a name="l00111"></a>00111         (<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a> &amp;&amp; <a class="code" href="classTimingSimpleCPU.html#adc7c6a4d4626d64b9807c37dabb11208" title="Check if a system is in a drained state.">isDrained</a>())) {
<a name="l00112"></a>00112         assert(!<a class="code" href="classTimingSimpleCPU.html#a580a32b3d421d9439bf69c5126beb376">fetchEvent</a>.<a class="code" href="classEvent.html#a36bdc2ee73215ed7670a7bfc0f25ab8b" title="Determine if the current event is scheduled.">scheduled</a>());
<a name="l00113"></a>00113         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;No need to drain.\n&quot;</span>);
<a name="l00114"></a>00114         <span class="keywordflow">return</span> 0;
<a name="l00115"></a>00115     } <span class="keywordflow">else</span> {
<a name="l00116"></a>00116         <a class="code" href="classTimingSimpleCPU.html#a4cf4b4cb4ea95e698e5efd3bf190202f" title="Drain manager to use when signaling drain completion.">drainManager</a> = drain_manager;
<a name="l00117"></a>00117         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;Requesting drain: %s\n&quot;</span>, <a class="code" href="classBaseSimpleCPU.html#a67965d274ad25d9ce3756fd15fbdaa15">pcState</a>());
<a name="l00118"></a>00118 
<a name="l00119"></a>00119         <span class="comment">// The fetch event can become descheduled if a drain didn&#39;t</span>
<a name="l00120"></a>00120         <span class="comment">// succeed on the first attempt. We need to reschedule it if</span>
<a name="l00121"></a>00121         <span class="comment">// the CPU is waiting for a microcode routine to complete.</span>
<a name="l00122"></a>00122         <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a> &amp;&amp; !<a class="code" href="classTimingSimpleCPU.html#a580a32b3d421d9439bf69c5126beb376">fetchEvent</a>.<a class="code" href="classEvent.html#a36bdc2ee73215ed7670a7bfc0f25ab8b" title="Determine if the current event is scheduled.">scheduled</a>())
<a name="l00123"></a>00123             <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classTimingSimpleCPU.html#a580a32b3d421d9439bf69c5126beb376">fetchEvent</a>, <a class="code" href="classClockedObject.html#afeec54486c377fa6d0825f9d24d64ab3" title="Based on the clock of the object, determine the tick when the next cycle begins, in other words...">nextCycle</a>());
<a name="l00124"></a>00124 
<a name="l00125"></a>00125         <span class="keywordflow">return</span> 1;
<a name="l00126"></a>00126     }
<a name="l00127"></a>00127 }
<a name="l00128"></a>00128 
<a name="l00129"></a>00129 <span class="keywordtype">void</span>
<a name="l00130"></a><a class="code" href="classTimingSimpleCPU.html#ab7561f9e76c87ee6ff0861e0b54c5ab1">00130</a> <a class="code" href="classTimingSimpleCPU.html#ab7561f9e76c87ee6ff0861e0b54c5ab1" title="Resume execution after a successful drain.">TimingSimpleCPU::drainResume</a>()
<a name="l00131"></a>00131 {
<a name="l00132"></a>00132     assert(!<a class="code" href="classTimingSimpleCPU.html#a580a32b3d421d9439bf69c5126beb376">fetchEvent</a>.<a class="code" href="classEvent.html#a36bdc2ee73215ed7670a7bfc0f25ab8b" title="Determine if the current event is scheduled.">scheduled</a>());
<a name="l00133"></a>00133     assert(!<a class="code" href="classTimingSimpleCPU.html#a4cf4b4cb4ea95e698e5efd3bf190202f" title="Drain manager to use when signaling drain completion.">drainManager</a>);
<a name="l00134"></a>00134     <span class="keywordflow">if</span> (<a class="code" href="classBaseCPU.html#af2b93a1e156e91265f1b13a4f462c537" title="Determine if the CPU is switched out.">switchedOut</a>())
<a name="l00135"></a>00135         <span class="keywordflow">return</span>;
<a name="l00136"></a>00136 
<a name="l00137"></a>00137     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;Resume\n&quot;</span>);
<a name="l00138"></a>00138     <a class="code" href="classTimingSimpleCPU.html#a1947551bb026483f022ca28b95c75b3b" title="Verify that the system is in a memory mode supported by the CPU.">verifyMemoryMode</a>();
<a name="l00139"></a>00139 
<a name="l00140"></a>00140     assert(!<a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>.empty());
<a name="l00141"></a>00141     <span class="keywordflow">if</span> (<a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>.size() &gt; 1)
<a name="l00142"></a>00142         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;The timing CPU only supports one thread.\n&quot;</span>);
<a name="l00143"></a>00143 
<a name="l00144"></a>00144     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a544982d84ad9e748ebdd19aed920be6c" title="Returns the status of this thread.">status</a>() == ThreadContext::Active) {
<a name="l00145"></a>00145         <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classTimingSimpleCPU.html#a580a32b3d421d9439bf69c5126beb376">fetchEvent</a>, <a class="code" href="classClockedObject.html#afeec54486c377fa6d0825f9d24d64ab3" title="Based on the clock of the object, determine the tick when the next cycle begins, in other words...">nextCycle</a>());
<a name="l00146"></a>00146         <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = BaseSimpleCPU::Running;
<a name="l00147"></a>00147     } <span class="keywordflow">else</span> {
<a name="l00148"></a>00148         <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = BaseSimpleCPU::Idle;
<a name="l00149"></a>00149     }
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 <span class="keywordtype">bool</span>
<a name="l00153"></a><a class="code" href="classTimingSimpleCPU.html#a2b78d6fc545f3f3e41afa9be309b8116">00153</a> <a class="code" href="classTimingSimpleCPU.html#a2b78d6fc545f3f3e41afa9be309b8116" title="Try to complete a drain request.">TimingSimpleCPU::tryCompleteDrain</a>()
<a name="l00154"></a>00154 {
<a name="l00155"></a>00155     <span class="keywordflow">if</span> (!<a class="code" href="classTimingSimpleCPU.html#a4cf4b4cb4ea95e698e5efd3bf190202f" title="Drain manager to use when signaling drain completion.">drainManager</a>)
<a name="l00156"></a>00156         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00157"></a>00157 
<a name="l00158"></a>00158     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;tryCompleteDrain: %s\n&quot;</span>, <a class="code" href="classBaseSimpleCPU.html#a67965d274ad25d9ce3756fd15fbdaa15">pcState</a>());
<a name="l00159"></a>00159     <span class="keywordflow">if</span> (!<a class="code" href="classTimingSimpleCPU.html#adc7c6a4d4626d64b9807c37dabb11208" title="Check if a system is in a drained state.">isDrained</a>())
<a name="l00160"></a>00160         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00161"></a>00161 
<a name="l00162"></a>00162     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;CPU done draining, processing drain event\n&quot;</span>);
<a name="l00163"></a>00163     <a class="code" href="classTimingSimpleCPU.html#a4cf4b4cb4ea95e698e5efd3bf190202f" title="Drain manager to use when signaling drain completion.">drainManager</a>-&gt;<a class="code" href="classDrainManager.html#abd134e8277be09e702b63f36f6ee31d0" title="Notify the DrainManager that a Drainable object has finished draining.">signalDrainDone</a>();
<a name="l00164"></a>00164     <a class="code" href="classTimingSimpleCPU.html#a4cf4b4cb4ea95e698e5efd3bf190202f" title="Drain manager to use when signaling drain completion.">drainManager</a> = NULL;
<a name="l00165"></a>00165 
<a name="l00166"></a>00166     <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00167"></a>00167 }
<a name="l00168"></a>00168 
<a name="l00169"></a>00169 <span class="keywordtype">void</span>
<a name="l00170"></a><a class="code" href="classTimingSimpleCPU.html#ac65313e4314a71c742af52bddefa47f6">00170</a> <a class="code" href="classTimingSimpleCPU.html#ac65313e4314a71c742af52bddefa47f6" title="Prepare for another CPU to take over execution.">TimingSimpleCPU::switchOut</a>()
<a name="l00171"></a>00171 {
<a name="l00172"></a>00172     <a class="code" href="classTimingSimpleCPU.html#ac65313e4314a71c742af52bddefa47f6" title="Prepare for another CPU to take over execution.">BaseSimpleCPU::switchOut</a>();
<a name="l00173"></a>00173 
<a name="l00174"></a>00174     assert(!<a class="code" href="classTimingSimpleCPU.html#a580a32b3d421d9439bf69c5126beb376">fetchEvent</a>.<a class="code" href="classEvent.html#a36bdc2ee73215ed7670a7bfc0f25ab8b" title="Determine if the current event is scheduled.">scheduled</a>());
<a name="l00175"></a>00175     assert(<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a> || <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a>);
<a name="l00176"></a>00176     assert(!<a class="code" href="classBaseSimpleCPU.html#a15483d2869b46930a1e62ae733a1b45f">stayAtPC</a>);
<a name="l00177"></a>00177     assert(<a class="code" href="classBaseSimpleCPU.html#a318985967fa29a6d519e133ba2a205d0">microPC</a>() == 0);
<a name="l00178"></a>00178 
<a name="l00179"></a>00179     <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a> += <a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>() - <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a>;
<a name="l00180"></a>00180 }
<a name="l00181"></a>00181 
<a name="l00182"></a>00182 
<a name="l00183"></a>00183 <span class="keywordtype">void</span>
<a name="l00184"></a><a class="code" href="classTimingSimpleCPU.html#a2e0fcd6eb5894927614b5f0bf0aa2274">00184</a> <a class="code" href="classTimingSimpleCPU.html#a2e0fcd6eb5894927614b5f0bf0aa2274" title="Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be sw...">TimingSimpleCPU::takeOverFrom</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *oldCPU)
<a name="l00185"></a>00185 {
<a name="l00186"></a>00186     <a class="code" href="classTimingSimpleCPU.html#a2e0fcd6eb5894927614b5f0bf0aa2274" title="Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be sw...">BaseSimpleCPU::takeOverFrom</a>(oldCPU);
<a name="l00187"></a>00187 
<a name="l00188"></a>00188     <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a> = <a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>();
<a name="l00189"></a>00189 }
<a name="l00190"></a>00190 
<a name="l00191"></a>00191 <span class="keywordtype">void</span>
<a name="l00192"></a><a class="code" href="classTimingSimpleCPU.html#a1947551bb026483f022ca28b95c75b3b">00192</a> <a class="code" href="classTimingSimpleCPU.html#a1947551bb026483f022ca28b95c75b3b" title="Verify that the system is in a memory mode supported by the CPU.">TimingSimpleCPU::verifyMemoryMode</a>()<span class="keyword"> const</span>
<a name="l00193"></a>00193 <span class="keyword"></span>{
<a name="l00194"></a>00194     <span class="keywordflow">if</span> (!<a class="code" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">system</a>-&gt;<a class="code" href="classSystem.html#a38e4aae7c6118a9a03c2a2b1b83d56fd" title="Is the system in timing mode?">isTimingMode</a>()) {
<a name="l00195"></a>00195         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;The timing CPU requires the memory system to be in &quot;</span>
<a name="l00196"></a>00196               <span class="stringliteral">&quot;&#39;timing&#39; mode.\n&quot;</span>);
<a name="l00197"></a>00197     }
<a name="l00198"></a>00198 }
<a name="l00199"></a>00199 
<a name="l00200"></a>00200 <span class="keywordtype">void</span>
<a name="l00201"></a><a class="code" href="classTimingSimpleCPU.html#a7c22af68f484e9ff0d0ba621510a4f15">00201</a> <a class="code" href="classTimingSimpleCPU.html#a7c22af68f484e9ff0d0ba621510a4f15" title="Notify the CPU that the indicated context is now active.">TimingSimpleCPU::activateContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> thread_num, <a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a> delay)
<a name="l00202"></a>00202 {
<a name="l00203"></a>00203     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;ActivateContext %d (%d cycles)\n&quot;</span>, thread_num, delay);
<a name="l00204"></a>00204 
<a name="l00205"></a>00205     assert(thread_num == 0);
<a name="l00206"></a>00206     assert(<a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>);
<a name="l00207"></a>00207 
<a name="l00208"></a>00208     assert(<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a>);
<a name="l00209"></a>00209 
<a name="l00210"></a>00210     <a class="code" href="classBaseSimpleCPU.html#aaf55ab0bb573e20c49c80ad8310a1214">notIdleFraction</a>++;
<a name="l00211"></a>00211     <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = BaseSimpleCPU::Running;
<a name="l00212"></a>00212 
<a name="l00213"></a>00213     <span class="comment">// kick things off by initiating the fetch of the next instruction</span>
<a name="l00214"></a>00214     <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classTimingSimpleCPU.html#a580a32b3d421d9439bf69c5126beb376">fetchEvent</a>, <a class="code" href="classClockedObject.html#a7c1f64c925f158530be84323a503dbb7" title="Determine the tick when a cycle begins, by default the current one, but the argument also enables the...">clockEdge</a>(delay));
<a name="l00215"></a>00215 }
<a name="l00216"></a>00216 
<a name="l00217"></a>00217 
<a name="l00218"></a>00218 <span class="keywordtype">void</span>
<a name="l00219"></a><a class="code" href="classTimingSimpleCPU.html#a7a39c604bc3176e4b7faf3e289cbe8a1">00219</a> <a class="code" href="classTimingSimpleCPU.html#a7a39c604bc3176e4b7faf3e289cbe8a1" title="Notify the CPU that the indicated context is now suspended.">TimingSimpleCPU::suspendContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> thread_num)
<a name="l00220"></a>00220 {
<a name="l00221"></a>00221     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;SuspendContext %d\n&quot;</span>, thread_num);
<a name="l00222"></a>00222 
<a name="l00223"></a>00223     assert(thread_num == 0);
<a name="l00224"></a>00224     assert(<a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>);
<a name="l00225"></a>00225 
<a name="l00226"></a>00226     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a>)
<a name="l00227"></a>00227         <span class="keywordflow">return</span>;
<a name="l00228"></a>00228 
<a name="l00229"></a>00229     assert(<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a>);
<a name="l00230"></a>00230 
<a name="l00231"></a>00231     <span class="comment">// just change status to Idle... if status != Running,</span>
<a name="l00232"></a>00232     <span class="comment">// completeInst() will not initiate fetch of next instruction.</span>
<a name="l00233"></a>00233 
<a name="l00234"></a>00234     <a class="code" href="classBaseSimpleCPU.html#aaf55ab0bb573e20c49c80ad8310a1214">notIdleFraction</a>--;
<a name="l00235"></a>00235     <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = Idle;
<a name="l00236"></a>00236 }
<a name="l00237"></a>00237 
<a name="l00238"></a>00238 <span class="keywordtype">bool</span>
<a name="l00239"></a><a class="code" href="classTimingSimpleCPU.html#a316de89be7b821f4f35de1008e828aad">00239</a> <a class="code" href="classTimingSimpleCPU.html#a316de89be7b821f4f35de1008e828aad">TimingSimpleCPU::handleReadPacket</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt)
<a name="l00240"></a>00240 {
<a name="l00241"></a>00241     <a class="code" href="classRequest.html">RequestPtr</a> req = pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>;
<a name="l00242"></a>00242     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a8f098b383efe977a06e749c6cb6a8018">isMmappedIpr</a>()) {
<a name="l00243"></a>00243         <a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a> delay = <a class="code" href="namespaceAlphaISA.html#af38328bf4f81800355569f564ad9a2ae">TheISA::handleIprRead</a>(<a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c" title="Returns the pointer to this SimpleThread&amp;#39;s ThreadContext.">getTC</a>(), pkt);
<a name="l00244"></a>00244         <span class="keyword">new</span> <a class="code" href="structTimingSimpleCPU_1_1IprEvent.html">IprEvent</a>(pkt, <span class="keyword">this</span>, <a class="code" href="classClockedObject.html#a7c1f64c925f158530be84323a503dbb7" title="Determine the tick when a cycle begins, by default the current one, but the argument also enables the...">clockEdge</a>(delay));
<a name="l00245"></a>00245         <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = DcacheWaitResponse;
<a name="l00246"></a>00246         <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> = NULL;
<a name="l00247"></a>00247     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">dcachePort</a>.<a class="code" href="classMasterPort.html#acba350c337376f074a37507d6018bec3" title="Attempt to send a timing request to the slave port by calling its corresponding receive function...">sendTimingReq</a>(pkt)) {
<a name="l00248"></a>00248         <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = DcacheRetry;
<a name="l00249"></a>00249         <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> = pkt;
<a name="l00250"></a>00250     } <span class="keywordflow">else</span> {
<a name="l00251"></a>00251         <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = DcacheWaitResponse;
<a name="l00252"></a>00252         <span class="comment">// memory system takes ownership of packet</span>
<a name="l00253"></a>00253         <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> = NULL;
<a name="l00254"></a>00254     }
<a name="l00255"></a>00255     <span class="keywordflow">return</span> <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> == NULL;
<a name="l00256"></a>00256 }
<a name="l00257"></a>00257 
<a name="l00258"></a>00258 <span class="keywordtype">void</span>
<a name="l00259"></a><a class="code" href="classTimingSimpleCPU.html#ac0ebfb7ab5635c866d0541d700207f03">00259</a> <a class="code" href="classTimingSimpleCPU.html#ac0ebfb7ab5635c866d0541d700207f03">TimingSimpleCPU::sendData</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, uint8_t *data, uint64_t *res,
<a name="l00260"></a>00260                           <span class="keywordtype">bool</span> read)
<a name="l00261"></a>00261 {
<a name="l00262"></a>00262     <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt;
<a name="l00263"></a>00263     <a class="code" href="classTimingSimpleCPU.html#a521c8248f38a052991a67d4eebc722c7">buildPacket</a>(pkt, req, read);
<a name="l00264"></a>00264     pkt-&gt;<a class="code" href="classPacket.html#a33a368edc6077d575e639998604525e2" title="Set the data pointer to a value that should have delete [] called on it.">dataDynamicArray</a>&lt;uint8_t&gt;(data);
<a name="l00265"></a>00265     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>().<a class="code" href="classFlags.html#a8739f6353a29e0db4f16421f93b3f0ca">isSet</a>(<a class="code" href="classRequest.html#afb49cdea56ecdaff7974ea3649ade5f1" title="The request should not cause a memory access.">Request::NO_ACCESS</a>)) {
<a name="l00266"></a>00266         assert(!<a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a>);
<a name="l00267"></a>00267         pkt-&gt;<a class="code" href="classPacket.html#a51e1ba3f32ebb3c8be10cf9b58ca54e0" title="Take a request packet and modify it in place to be suitable for returning as a response to that reque...">makeResponse</a>();
<a name="l00268"></a>00268         <a class="code" href="classTimingSimpleCPU.html#ad55d3cb57daeae4db0558d85e6b91a17">completeDataAccess</a>(pkt);
<a name="l00269"></a>00269     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (read) {
<a name="l00270"></a>00270         <a class="code" href="classTimingSimpleCPU.html#a316de89be7b821f4f35de1008e828aad">handleReadPacket</a>(pkt);
<a name="l00271"></a>00271     } <span class="keywordflow">else</span> {
<a name="l00272"></a>00272         <span class="keywordtype">bool</span> do_access = <span class="keyword">true</span>;  <span class="comment">// flag to suppress cache access</span>
<a name="l00273"></a>00273 
<a name="l00274"></a>00274         <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>()) {
<a name="l00275"></a>00275             do_access = <a class="code" href="namespaceAlphaISA.html#afe89448e9773892287b1caf80a0df12b">TheISA::handleLockedWrite</a>(<a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>, req);
<a name="l00276"></a>00276         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a733c9d864f85de3116301d5922ccdbff">isCondSwap</a>()) {
<a name="l00277"></a>00277             assert(res);
<a name="l00278"></a>00278             req-&gt;<a class="code" href="classRequest.html#a8b10515d83f9c5504a987b920c526c2c" title="Accessor function for store conditional return value.">setExtraData</a>(*res);
<a name="l00279"></a>00279         }
<a name="l00280"></a>00280 
<a name="l00281"></a>00281         <span class="keywordflow">if</span> (do_access) {
<a name="l00282"></a>00282             <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> = pkt;
<a name="l00283"></a>00283             <a class="code" href="classTimingSimpleCPU.html#a4e358c97bb2fe8f83e81200050846250">handleWritePacket</a>();
<a name="l00284"></a>00284         } <span class="keywordflow">else</span> {
<a name="l00285"></a>00285             <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = DcacheWaitResponse;
<a name="l00286"></a>00286             <a class="code" href="classTimingSimpleCPU.html#ad55d3cb57daeae4db0558d85e6b91a17">completeDataAccess</a>(pkt);
<a name="l00287"></a>00287         }
<a name="l00288"></a>00288     }
<a name="l00289"></a>00289 }
<a name="l00290"></a>00290 
<a name="l00291"></a>00291 <span class="keywordtype">void</span>
<a name="l00292"></a><a class="code" href="classTimingSimpleCPU.html#ad577b57d4ea2dc46993948e740b6c1bc">00292</a> <a class="code" href="classTimingSimpleCPU.html#ad577b57d4ea2dc46993948e740b6c1bc">TimingSimpleCPU::sendSplitData</a>(<a class="code" href="classRequest.html">RequestPtr</a> req1, <a class="code" href="classRequest.html">RequestPtr</a> req2,
<a name="l00293"></a>00293                                <a class="code" href="classRequest.html">RequestPtr</a> req, uint8_t *data, <span class="keywordtype">bool</span> read)
<a name="l00294"></a>00294 {
<a name="l00295"></a>00295     <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt1, pkt2;
<a name="l00296"></a>00296     <a class="code" href="classTimingSimpleCPU.html#a5e1fd237c7463f971b4c2e211d1a1aac">buildSplitPacket</a>(pkt1, pkt2, req1, req2, req, data, read);
<a name="l00297"></a>00297     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>().<a class="code" href="classFlags.html#a8739f6353a29e0db4f16421f93b3f0ca">isSet</a>(<a class="code" href="classRequest.html#afb49cdea56ecdaff7974ea3649ade5f1" title="The request should not cause a memory access.">Request::NO_ACCESS</a>)) {
<a name="l00298"></a>00298         assert(!<a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a>);
<a name="l00299"></a>00299         pkt1-&gt;<a class="code" href="classPacket.html#a51e1ba3f32ebb3c8be10cf9b58ca54e0" title="Take a request packet and modify it in place to be suitable for returning as a response to that reque...">makeResponse</a>();
<a name="l00300"></a>00300         <a class="code" href="classTimingSimpleCPU.html#ad55d3cb57daeae4db0558d85e6b91a17">completeDataAccess</a>(pkt1);
<a name="l00301"></a>00301     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (read) {
<a name="l00302"></a>00302         <a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a> * send_state =
<a name="l00303"></a>00303             <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a> *<span class="keyword">&gt;</span>(pkt1-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a>);
<a name="l00304"></a>00304         <span class="keywordflow">if</span> (<a class="code" href="classTimingSimpleCPU.html#a316de89be7b821f4f35de1008e828aad">handleReadPacket</a>(pkt1)) {
<a name="l00305"></a>00305             send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a093e3b070670cabfe75e4be160b17e4e">clearFromParent</a>();
<a name="l00306"></a>00306             send_state = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a> *<span class="keyword">&gt;</span>(
<a name="l00307"></a>00307                     pkt2-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a>);
<a name="l00308"></a>00308             <span class="keywordflow">if</span> (<a class="code" href="classTimingSimpleCPU.html#a316de89be7b821f4f35de1008e828aad">handleReadPacket</a>(pkt2)) {
<a name="l00309"></a>00309                 send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a093e3b070670cabfe75e4be160b17e4e">clearFromParent</a>();
<a name="l00310"></a>00310             }
<a name="l00311"></a>00311         }
<a name="l00312"></a>00312     } <span class="keywordflow">else</span> {
<a name="l00313"></a>00313         <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> = pkt1;
<a name="l00314"></a>00314         <a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a> * send_state =
<a name="l00315"></a>00315             <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a> *<span class="keyword">&gt;</span>(pkt1-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a>);
<a name="l00316"></a>00316         <span class="keywordflow">if</span> (<a class="code" href="classTimingSimpleCPU.html#a4e358c97bb2fe8f83e81200050846250">handleWritePacket</a>()) {
<a name="l00317"></a>00317             send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a093e3b070670cabfe75e4be160b17e4e">clearFromParent</a>();
<a name="l00318"></a>00318             <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> = pkt2;
<a name="l00319"></a>00319             send_state = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a> *<span class="keyword">&gt;</span>(
<a name="l00320"></a>00320                     pkt2-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a>);
<a name="l00321"></a>00321             <span class="keywordflow">if</span> (<a class="code" href="classTimingSimpleCPU.html#a4e358c97bb2fe8f83e81200050846250">handleWritePacket</a>()) {
<a name="l00322"></a>00322                 send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a093e3b070670cabfe75e4be160b17e4e">clearFromParent</a>();
<a name="l00323"></a>00323             }
<a name="l00324"></a>00324         }
<a name="l00325"></a>00325     }
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 
<a name="l00328"></a>00328 <span class="keywordtype">void</span>
<a name="l00329"></a><a class="code" href="classTimingSimpleCPU.html#a33ac9594e34577776ac007056305fe81">00329</a> <a class="code" href="classTimingSimpleCPU.html#a33ac9594e34577776ac007056305fe81">TimingSimpleCPU::translationFault</a>(<a class="code" href="classRefCountingPtr.html">Fault</a> fault)
<a name="l00330"></a>00330 {
<a name="l00331"></a>00331     <span class="comment">// fault may be NoFault in cases where a fault is suppressed,</span>
<a name="l00332"></a>00332     <span class="comment">// for instance prefetches.</span>
<a name="l00333"></a>00333     <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a> += <a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>() - <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a>;
<a name="l00334"></a>00334     <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a> = <a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>();
<a name="l00335"></a>00335 
<a name="l00336"></a>00336     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>) {
<a name="l00337"></a>00337         <span class="comment">// Since there was a fault, we shouldn&#39;t trace this instruction.</span>
<a name="l00338"></a>00338         <span class="keyword">delete</span> <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>;
<a name="l00339"></a>00339         <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a> = NULL;
<a name="l00340"></a>00340     }
<a name="l00341"></a>00341 
<a name="l00342"></a>00342     <a class="code" href="classBaseSimpleCPU.html#a59264184faf4bf78d00099b624183107">postExecute</a>();
<a name="l00343"></a>00343 
<a name="l00344"></a>00344     <a class="code" href="classTimingSimpleCPU.html#aff7d24a4e90a5c6f3e9b07b8aef138b8">advanceInst</a>(fault);
<a name="l00345"></a>00345 }
<a name="l00346"></a>00346 
<a name="l00347"></a>00347 <span class="keywordtype">void</span>
<a name="l00348"></a><a class="code" href="classTimingSimpleCPU.html#a521c8248f38a052991a67d4eebc722c7">00348</a> <a class="code" href="classTimingSimpleCPU.html#a521c8248f38a052991a67d4eebc722c7">TimingSimpleCPU::buildPacket</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> &amp;pkt, <a class="code" href="classRequest.html">RequestPtr</a> req, <span class="keywordtype">bool</span> read)
<a name="l00349"></a>00349 {
<a name="l00350"></a>00350     <a class="code" href="classMemCmd.html">MemCmd</a> cmd;
<a name="l00351"></a>00351     <span class="keywordflow">if</span> (read) {
<a name="l00352"></a>00352         cmd = MemCmd::ReadReq;
<a name="l00353"></a>00353         <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>())
<a name="l00354"></a>00354             cmd = <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ad31f1e0a991481fdf8bdf9bdb10ed677">MemCmd::LoadLockedReq</a>;
<a name="l00355"></a>00355     } <span class="keywordflow">else</span> {
<a name="l00356"></a>00356         cmd = MemCmd::WriteReq;
<a name="l00357"></a>00357         <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>()) {
<a name="l00358"></a>00358             cmd = MemCmd::StoreCondReq;
<a name="l00359"></a>00359         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#acf031f0e7e61f736330905bae2fc5437">isSwap</a>()) {
<a name="l00360"></a>00360             cmd = MemCmd::SwapReq;
<a name="l00361"></a>00361         }
<a name="l00362"></a>00362     }
<a name="l00363"></a>00363     pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a>(req, cmd);
<a name="l00364"></a>00364 }
<a name="l00365"></a>00365 
<a name="l00366"></a>00366 <span class="keywordtype">void</span>
<a name="l00367"></a><a class="code" href="classTimingSimpleCPU.html#a5e1fd237c7463f971b4c2e211d1a1aac">00367</a> <a class="code" href="classTimingSimpleCPU.html#a5e1fd237c7463f971b4c2e211d1a1aac">TimingSimpleCPU::buildSplitPacket</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> &amp;pkt1, <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> &amp;pkt2,
<a name="l00368"></a>00368         <a class="code" href="classRequest.html">RequestPtr</a> req1, <a class="code" href="classRequest.html">RequestPtr</a> req2, <a class="code" href="classRequest.html">RequestPtr</a> req,
<a name="l00369"></a>00369         uint8_t *data, <span class="keywordtype">bool</span> read)
<a name="l00370"></a>00370 {
<a name="l00371"></a>00371     pkt1 = pkt2 = NULL;
<a name="l00372"></a>00372 
<a name="l00373"></a>00373     assert(!req1-&gt;<a class="code" href="classRequest.html#a8f098b383efe977a06e749c6cb6a8018">isMmappedIpr</a>() &amp;&amp; !req2-&gt;<a class="code" href="classRequest.html#a8f098b383efe977a06e749c6cb6a8018">isMmappedIpr</a>());
<a name="l00374"></a>00374 
<a name="l00375"></a>00375     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>().<a class="code" href="classFlags.html#a8739f6353a29e0db4f16421f93b3f0ca">isSet</a>(<a class="code" href="classRequest.html#afb49cdea56ecdaff7974ea3649ade5f1" title="The request should not cause a memory access.">Request::NO_ACCESS</a>)) {
<a name="l00376"></a>00376         <a class="code" href="classTimingSimpleCPU.html#a521c8248f38a052991a67d4eebc722c7">buildPacket</a>(pkt1, req, read);
<a name="l00377"></a>00377         <span class="keywordflow">return</span>;
<a name="l00378"></a>00378     }
<a name="l00379"></a>00379 
<a name="l00380"></a>00380     <a class="code" href="classTimingSimpleCPU.html#a521c8248f38a052991a67d4eebc722c7">buildPacket</a>(pkt1, req1, read);
<a name="l00381"></a>00381     <a class="code" href="classTimingSimpleCPU.html#a521c8248f38a052991a67d4eebc722c7">buildPacket</a>(pkt2, req2, read);
<a name="l00382"></a>00382 
<a name="l00383"></a>00383     req-&gt;<a class="code" href="classRequest.html#a83722577f689d7f874277e2461c1c2fe" title="Set up a physical (e.g.">setPhys</a>(req1-&gt;<a class="code" href="classRequest.html#acba97b6757af00dbc0c5bcfef4f7d249">getPaddr</a>(), req-&gt;<a class="code" href="classRequest.html#ab5de9cdbef5fd6e367104e77fb930710">getSize</a>(), req1-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>(), <a class="code" href="classBaseCPU.html#ad6256793229f94e3f4f1d9f7569e707d" title="Reads this CPU&amp;#39;s unique data requestor ID.">dataMasterId</a>());
<a name="l00384"></a>00384     <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a>(req, pkt1-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae" title="The command field of the packet.">cmd</a>.<a class="code" href="classMemCmd.html#a235cce2fc289b81a7c694da46b2250e1">responseCommand</a>());
<a name="l00385"></a>00385 
<a name="l00386"></a>00386     pkt-&gt;<a class="code" href="classPacket.html#a33a368edc6077d575e639998604525e2" title="Set the data pointer to a value that should have delete [] called on it.">dataDynamicArray</a>&lt;uint8_t&gt;(data);
<a name="l00387"></a>00387     pkt1-&gt;<a class="code" href="classPacket.html#aa81ea5325a7aa403fa94f2d84f6f4236" title="Set the data pointer to the following value that should not be freed.">dataStatic</a>&lt;uint8_t&gt;(data);
<a name="l00388"></a>00388     pkt2-&gt;<a class="code" href="classPacket.html#aa81ea5325a7aa403fa94f2d84f6f4236" title="Set the data pointer to the following value that should not be freed.">dataStatic</a>&lt;uint8_t&gt;(data + req1-&gt;<a class="code" href="classRequest.html#ab5de9cdbef5fd6e367104e77fb930710">getSize</a>());
<a name="l00389"></a>00389 
<a name="l00390"></a>00390     <a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html">SplitMainSenderState</a> * main_send_state = <span class="keyword">new</span> <a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html">SplitMainSenderState</a>;
<a name="l00391"></a>00391     pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a> = main_send_state;
<a name="l00392"></a>00392     main_send_state-&gt;fragments[0] = pkt1;
<a name="l00393"></a>00393     main_send_state-&gt;fragments[1] = pkt2;
<a name="l00394"></a>00394     main_send_state-&gt;outstanding = 2;
<a name="l00395"></a>00395     pkt1-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a> = <span class="keyword">new</span> <a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a>(pkt, 0);
<a name="l00396"></a>00396     pkt2-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a> = <span class="keyword">new</span> <a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a>(pkt, 1);
<a name="l00397"></a>00397 }
<a name="l00398"></a>00398 
<a name="l00399"></a>00399 <a class="code" href="classRefCountingPtr.html">Fault</a>
<a name="l00400"></a><a class="code" href="classTimingSimpleCPU.html#a6e1eb6efd63e6b3cd5df5cb262225e5e">00400</a> <a class="code" href="classTimingSimpleCPU.html#a6e1eb6efd63e6b3cd5df5cb262225e5e">TimingSimpleCPU::readMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, uint8_t *data,
<a name="l00401"></a>00401                          <span class="keywordtype">unsigned</span> size, <span class="keywordtype">unsigned</span> flags)
<a name="l00402"></a>00402 {
<a name="l00403"></a>00403     <a class="code" href="classRefCountingPtr.html">Fault</a> fault;
<a name="l00404"></a>00404     <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a> = 0;
<a name="l00405"></a>00405     <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = 0;
<a name="l00406"></a>00406     <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ae13a8a60b7d1aa44cb6e1087904934a8">instAddr</a>();
<a name="l00407"></a>00407     <span class="keywordtype">unsigned</span> block_size = <a class="code" href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">dcachePort</a>.<a class="code" href="classMasterPort.html#a3f4d2040ca1c55fe37497fc02313c555" title="Called by the associated device if it wishes to find out the blocksize of the device on attached to t...">peerBlockSize</a>();
<a name="l00408"></a>00408     <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = BaseTLB::Read;
<a name="l00409"></a>00409 
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>) {
<a name="l00411"></a>00411         <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a83742726105cd51fccca58d2a098c59f">setAddr</a>(addr);
<a name="l00412"></a>00412     }
<a name="l00413"></a>00413 
<a name="l00414"></a>00414     <a class="code" href="classRequest.html">RequestPtr</a> req  = <span class="keyword">new</span> <a class="code" href="classRequest.html">Request</a>(asid, addr, size,
<a name="l00415"></a>00415                                   flags, <a class="code" href="classBaseCPU.html#ad6256793229f94e3f4f1d9f7569e707d" title="Reads this CPU&amp;#39;s unique data requestor ID.">dataMasterId</a>(), pc, <a class="code" href="classBaseCPU.html#a512f6e0d7684ff19880a2ff9b6eeeddb">_cpuId</a>, tid);
<a name="l00416"></a>00416 
<a name="l00417"></a>00417     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> split_addr = <a class="code" href="intmath_8hh.html#a343c19b0ae885d5f3c7960987096e9d5">roundDown</a>(addr + size - 1, block_size);
<a name="l00418"></a>00418     assert(split_addr &lt;= addr || split_addr - addr &lt; block_size);
<a name="l00419"></a>00419 
<a name="l00420"></a>00420     <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = DTBWaitResponse;
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (split_addr &gt; addr) {
<a name="l00422"></a>00422         <a class="code" href="classRequest.html">RequestPtr</a> req1, req2;
<a name="l00423"></a>00423         assert(!req-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>() &amp;&amp; !req-&gt;<a class="code" href="classRequest.html#acf031f0e7e61f736330905bae2fc5437">isSwap</a>());
<a name="l00424"></a>00424         req-&gt;<a class="code" href="classRequest.html#a4ad5b8f9028d3ea443e8ca18bc826e91" title="Generate two requests as if this request had been split into two pieces.">splitOnVaddr</a>(split_addr, req1, req2);
<a name="l00425"></a>00425 
<a name="l00426"></a>00426         <a class="code" href="classWholeTranslationState.html" title="This class captures the state of an address translation.">WholeTranslationState</a> *state =
<a name="l00427"></a>00427             <span class="keyword">new</span> <a class="code" href="classWholeTranslationState.html" title="This class captures the state of an address translation.">WholeTranslationState</a>(req, req1, req2, <span class="keyword">new</span> uint8_t[size],
<a name="l00428"></a>00428                                       NULL, mode);
<a name="l00429"></a>00429         <a class="code" href="classDataTranslation.html" title="This class represents part of a data address translation.">DataTranslation&lt;TimingSimpleCPU *&gt;</a> *trans1 =
<a name="l00430"></a>00430             <span class="keyword">new</span> <a class="code" href="classDataTranslation.html" title="This class represents part of a data address translation.">DataTranslation&lt;TimingSimpleCPU *&gt;</a>(<span class="keyword">this</span>, state, 0);
<a name="l00431"></a>00431         <a class="code" href="classDataTranslation.html" title="This class represents part of a data address translation.">DataTranslation&lt;TimingSimpleCPU *&gt;</a> *trans2 =
<a name="l00432"></a>00432             <span class="keyword">new</span> <a class="code" href="classDataTranslation.html" title="This class represents part of a data address translation.">DataTranslation&lt;TimingSimpleCPU *&gt;</a>(<span class="keyword">this</span>, state, 1);
<a name="l00433"></a>00433 
<a name="l00434"></a>00434         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a62d84f3353aa11c12fa51020ff3d9a83">dtb</a>-&gt;translateTiming(req1, <a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s state...">tc</a>, trans1, mode);
<a name="l00435"></a>00435         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a62d84f3353aa11c12fa51020ff3d9a83">dtb</a>-&gt;translateTiming(req2, <a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s state...">tc</a>, trans2, mode);
<a name="l00436"></a>00436     } <span class="keywordflow">else</span> {
<a name="l00437"></a>00437         <a class="code" href="classWholeTranslationState.html" title="This class captures the state of an address translation.">WholeTranslationState</a> *state =
<a name="l00438"></a>00438             <span class="keyword">new</span> <a class="code" href="classWholeTranslationState.html" title="This class captures the state of an address translation.">WholeTranslationState</a>(req, <span class="keyword">new</span> uint8_t[size], NULL, mode);
<a name="l00439"></a>00439         <a class="code" href="classDataTranslation.html" title="This class represents part of a data address translation.">DataTranslation&lt;TimingSimpleCPU *&gt;</a> *translation
<a name="l00440"></a>00440             = <span class="keyword">new</span> <a class="code" href="classDataTranslation.html" title="This class represents part of a data address translation.">DataTranslation&lt;TimingSimpleCPU *&gt;</a>(<span class="keyword">this</span>, state);
<a name="l00441"></a>00441         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a62d84f3353aa11c12fa51020ff3d9a83">dtb</a>-&gt;translateTiming(req, <a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s state...">tc</a>, translation, mode);
<a name="l00442"></a>00442     }
<a name="l00443"></a>00443 
<a name="l00444"></a>00444     <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00445"></a>00445 }
<a name="l00446"></a>00446 
<a name="l00447"></a>00447 <span class="keywordtype">bool</span>
<a name="l00448"></a><a class="code" href="classTimingSimpleCPU.html#a4e358c97bb2fe8f83e81200050846250">00448</a> <a class="code" href="classTimingSimpleCPU.html#a4e358c97bb2fe8f83e81200050846250">TimingSimpleCPU::handleWritePacket</a>()
<a name="l00449"></a>00449 {
<a name="l00450"></a>00450     <a class="code" href="classRequest.html">RequestPtr</a> req = <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a>-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>;
<a name="l00451"></a>00451     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a8f098b383efe977a06e749c6cb6a8018">isMmappedIpr</a>()) {
<a name="l00452"></a>00452         <a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a> delay = <a class="code" href="namespaceAlphaISA.html#ab5b2018349c01ed3a5a1506d2dffadbe">TheISA::handleIprWrite</a>(<a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c" title="Returns the pointer to this SimpleThread&amp;#39;s ThreadContext.">getTC</a>(), <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a>);
<a name="l00453"></a>00453         <span class="keyword">new</span> <a class="code" href="structTimingSimpleCPU_1_1IprEvent.html">IprEvent</a>(<a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a>, <span class="keyword">this</span>, <a class="code" href="classClockedObject.html#a7c1f64c925f158530be84323a503dbb7" title="Determine the tick when a cycle begins, by default the current one, but the argument also enables the...">clockEdge</a>(delay));
<a name="l00454"></a>00454         <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = DcacheWaitResponse;
<a name="l00455"></a>00455         <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> = NULL;
<a name="l00456"></a>00456     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">dcachePort</a>.<a class="code" href="classMasterPort.html#acba350c337376f074a37507d6018bec3" title="Attempt to send a timing request to the slave port by calling its corresponding receive function...">sendTimingReq</a>(<a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a>)) {
<a name="l00457"></a>00457         <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = DcacheRetry;
<a name="l00458"></a>00458     } <span class="keywordflow">else</span> {
<a name="l00459"></a>00459         <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = DcacheWaitResponse;
<a name="l00460"></a>00460         <span class="comment">// memory system takes ownership of packet</span>
<a name="l00461"></a>00461         <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> = NULL;
<a name="l00462"></a>00462     }
<a name="l00463"></a>00463     <span class="keywordflow">return</span> <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> == NULL;
<a name="l00464"></a>00464 }
<a name="l00465"></a>00465 
<a name="l00466"></a>00466 <a class="code" href="classRefCountingPtr.html">Fault</a>
<a name="l00467"></a><a class="code" href="classTimingSimpleCPU.html#a72dcfd269d932120129bd55e06dd9ed8">00467</a> <a class="code" href="classTimingSimpleCPU.html#a72dcfd269d932120129bd55e06dd9ed8">TimingSimpleCPU::writeMem</a>(uint8_t *data, <span class="keywordtype">unsigned</span> size,
<a name="l00468"></a>00468                           <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, <span class="keywordtype">unsigned</span> flags, uint64_t *res)
<a name="l00469"></a>00469 {
<a name="l00470"></a>00470     uint8_t *newData = <span class="keyword">new</span> uint8_t[size];
<a name="l00471"></a>00471     memcpy(newData, data, size);
<a name="l00472"></a>00472 
<a name="l00473"></a>00473     <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a> = 0;
<a name="l00474"></a>00474     <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = 0;
<a name="l00475"></a>00475     <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ae13a8a60b7d1aa44cb6e1087904934a8">instAddr</a>();
<a name="l00476"></a>00476     <span class="keywordtype">unsigned</span> block_size = <a class="code" href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">dcachePort</a>.<a class="code" href="classMasterPort.html#a3f4d2040ca1c55fe37497fc02313c555" title="Called by the associated device if it wishes to find out the blocksize of the device on attached to t...">peerBlockSize</a>();
<a name="l00477"></a>00477     <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = BaseTLB::Write;
<a name="l00478"></a>00478 
<a name="l00479"></a>00479     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>) {
<a name="l00480"></a>00480         <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a83742726105cd51fccca58d2a098c59f">setAddr</a>(addr);
<a name="l00481"></a>00481     }
<a name="l00482"></a>00482 
<a name="l00483"></a>00483     <a class="code" href="classRequest.html">RequestPtr</a> req = <span class="keyword">new</span> <a class="code" href="classRequest.html">Request</a>(asid, addr, size,
<a name="l00484"></a>00484                                  flags, <a class="code" href="classBaseCPU.html#ad6256793229f94e3f4f1d9f7569e707d" title="Reads this CPU&amp;#39;s unique data requestor ID.">dataMasterId</a>(), pc, <a class="code" href="classBaseCPU.html#a512f6e0d7684ff19880a2ff9b6eeeddb">_cpuId</a>, tid);
<a name="l00485"></a>00485 
<a name="l00486"></a>00486     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> split_addr = <a class="code" href="intmath_8hh.html#a343c19b0ae885d5f3c7960987096e9d5">roundDown</a>(addr + size - 1, block_size);
<a name="l00487"></a>00487     assert(split_addr &lt;= addr || split_addr - addr &lt; block_size);
<a name="l00488"></a>00488 
<a name="l00489"></a>00489     <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = DTBWaitResponse;
<a name="l00490"></a>00490     <span class="keywordflow">if</span> (split_addr &gt; addr) {
<a name="l00491"></a>00491         <a class="code" href="classRequest.html">RequestPtr</a> req1, req2;
<a name="l00492"></a>00492         assert(!req-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>() &amp;&amp; !req-&gt;<a class="code" href="classRequest.html#acf031f0e7e61f736330905bae2fc5437">isSwap</a>());
<a name="l00493"></a>00493         req-&gt;<a class="code" href="classRequest.html#a4ad5b8f9028d3ea443e8ca18bc826e91" title="Generate two requests as if this request had been split into two pieces.">splitOnVaddr</a>(split_addr, req1, req2);
<a name="l00494"></a>00494 
<a name="l00495"></a>00495         <a class="code" href="classWholeTranslationState.html" title="This class captures the state of an address translation.">WholeTranslationState</a> *state =
<a name="l00496"></a>00496             <span class="keyword">new</span> <a class="code" href="classWholeTranslationState.html" title="This class captures the state of an address translation.">WholeTranslationState</a>(req, req1, req2, newData, res, mode);
<a name="l00497"></a>00497         <a class="code" href="classDataTranslation.html" title="This class represents part of a data address translation.">DataTranslation&lt;TimingSimpleCPU *&gt;</a> *trans1 =
<a name="l00498"></a>00498             <span class="keyword">new</span> <a class="code" href="classDataTranslation.html" title="This class represents part of a data address translation.">DataTranslation&lt;TimingSimpleCPU *&gt;</a>(<span class="keyword">this</span>, state, 0);
<a name="l00499"></a>00499         <a class="code" href="classDataTranslation.html" title="This class represents part of a data address translation.">DataTranslation&lt;TimingSimpleCPU *&gt;</a> *trans2 =
<a name="l00500"></a>00500             <span class="keyword">new</span> <a class="code" href="classDataTranslation.html" title="This class represents part of a data address translation.">DataTranslation&lt;TimingSimpleCPU *&gt;</a>(<span class="keyword">this</span>, state, 1);
<a name="l00501"></a>00501 
<a name="l00502"></a>00502         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a62d84f3353aa11c12fa51020ff3d9a83">dtb</a>-&gt;translateTiming(req1, <a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s state...">tc</a>, trans1, mode);
<a name="l00503"></a>00503         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a62d84f3353aa11c12fa51020ff3d9a83">dtb</a>-&gt;translateTiming(req2, <a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s state...">tc</a>, trans2, mode);
<a name="l00504"></a>00504     } <span class="keywordflow">else</span> {
<a name="l00505"></a>00505         <a class="code" href="classWholeTranslationState.html" title="This class captures the state of an address translation.">WholeTranslationState</a> *state =
<a name="l00506"></a>00506             <span class="keyword">new</span> <a class="code" href="classWholeTranslationState.html" title="This class captures the state of an address translation.">WholeTranslationState</a>(req, newData, res, mode);
<a name="l00507"></a>00507         <a class="code" href="classDataTranslation.html" title="This class represents part of a data address translation.">DataTranslation&lt;TimingSimpleCPU *&gt;</a> *translation =
<a name="l00508"></a>00508             <span class="keyword">new</span> <a class="code" href="classDataTranslation.html" title="This class represents part of a data address translation.">DataTranslation&lt;TimingSimpleCPU *&gt;</a>(<span class="keyword">this</span>, state);
<a name="l00509"></a>00509         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a62d84f3353aa11c12fa51020ff3d9a83">dtb</a>-&gt;translateTiming(req, <a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s state...">tc</a>, translation, mode);
<a name="l00510"></a>00510     }
<a name="l00511"></a>00511 
<a name="l00512"></a>00512     <span class="comment">// Translation faults will be returned via finishTranslation()</span>
<a name="l00513"></a>00513     <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00514"></a>00514 }
<a name="l00515"></a>00515 
<a name="l00516"></a>00516 
<a name="l00517"></a>00517 <span class="keywordtype">void</span>
<a name="l00518"></a><a class="code" href="classTimingSimpleCPU.html#ae2a901d0780bc7c51aa44f45b6f91851">00518</a> <a class="code" href="classTimingSimpleCPU.html#ae2a901d0780bc7c51aa44f45b6f91851" title="Finish a DTB translation.">TimingSimpleCPU::finishTranslation</a>(<a class="code" href="classWholeTranslationState.html" title="This class captures the state of an address translation.">WholeTranslationState</a> *state)
<a name="l00519"></a>00519 {
<a name="l00520"></a>00520     <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = BaseSimpleCPU::Running;
<a name="l00521"></a>00521 
<a name="l00522"></a>00522     <span class="keywordflow">if</span> (state-&gt;<a class="code" href="classWholeTranslationState.html#af42c10a5ca350b94d65d11943f19020f" title="Determine whether this translation produced a fault.">getFault</a>() != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00523"></a>00523         <span class="keywordflow">if</span> (state-&gt;<a class="code" href="classWholeTranslationState.html#a3eb250b8b10dbb2d7d5058330793bb6d" title="Check if this request is a prefetch.">isPrefetch</a>()) {
<a name="l00524"></a>00524             state-&gt;<a class="code" href="classWholeTranslationState.html#a7d1bfd8c71930385b10763bc6b5139c3" title="Remove all faults from the translation.">setNoFault</a>();
<a name="l00525"></a>00525         }
<a name="l00526"></a>00526         <span class="keyword">delete</span> [] state-&gt;<a class="code" href="classWholeTranslationState.html#a2456e14744dfdc6c6f61efd505d754c3">data</a>;
<a name="l00527"></a>00527         state-&gt;<a class="code" href="classWholeTranslationState.html#a22609acf13dcf1dc0aac0b7fa0477c84" title="Delete all requests that make up this translation.">deleteReqs</a>();
<a name="l00528"></a>00528         <a class="code" href="classTimingSimpleCPU.html#a33ac9594e34577776ac007056305fe81">translationFault</a>(state-&gt;<a class="code" href="classWholeTranslationState.html#af42c10a5ca350b94d65d11943f19020f" title="Determine whether this translation produced a fault.">getFault</a>());
<a name="l00529"></a>00529     } <span class="keywordflow">else</span> {
<a name="l00530"></a>00530         <span class="keywordflow">if</span> (!state-&gt;<a class="code" href="classWholeTranslationState.html#a366bec313905d37543e32ff59f5b9ecd">isSplit</a>) {
<a name="l00531"></a>00531             <a class="code" href="classTimingSimpleCPU.html#ac0ebfb7ab5635c866d0541d700207f03">sendData</a>(state-&gt;<a class="code" href="classWholeTranslationState.html#ad41a549664cabe406f4bdce05876b691">mainReq</a>, state-&gt;<a class="code" href="classWholeTranslationState.html#a2456e14744dfdc6c6f61efd505d754c3">data</a>, state-&gt;<a class="code" href="classWholeTranslationState.html#a20d4f7eb08f440b37e668e1e793c178f">res</a>,
<a name="l00532"></a>00532                      state-&gt;<a class="code" href="classWholeTranslationState.html#a28fbe447128afb3568532ee54f31fedf">mode</a> == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>);
<a name="l00533"></a>00533         } <span class="keywordflow">else</span> {
<a name="l00534"></a>00534             <a class="code" href="classTimingSimpleCPU.html#ad577b57d4ea2dc46993948e740b6c1bc">sendSplitData</a>(state-&gt;<a class="code" href="classWholeTranslationState.html#a085ad4a9a81c585636991ba712a11345">sreqLow</a>, state-&gt;<a class="code" href="classWholeTranslationState.html#afc28343bcec1960e1796e6d1687e2368">sreqHigh</a>, state-&gt;<a class="code" href="classWholeTranslationState.html#ad41a549664cabe406f4bdce05876b691">mainReq</a>,
<a name="l00535"></a>00535                           state-&gt;<a class="code" href="classWholeTranslationState.html#a2456e14744dfdc6c6f61efd505d754c3">data</a>, state-&gt;<a class="code" href="classWholeTranslationState.html#a28fbe447128afb3568532ee54f31fedf">mode</a> == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>);
<a name="l00536"></a>00536         }
<a name="l00537"></a>00537     }
<a name="l00538"></a>00538 
<a name="l00539"></a>00539     <span class="keyword">delete</span> state;
<a name="l00540"></a>00540 }
<a name="l00541"></a>00541 
<a name="l00542"></a>00542 
<a name="l00543"></a>00543 <span class="keywordtype">void</span>
<a name="l00544"></a><a class="code" href="classTimingSimpleCPU.html#a373a41ca6590e0d4b93b657b020f1248">00544</a> <a class="code" href="classTimingSimpleCPU.html#a373a41ca6590e0d4b93b657b020f1248">TimingSimpleCPU::fetch</a>()
<a name="l00545"></a>00545 {
<a name="l00546"></a>00546     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;Fetch\n&quot;</span>);
<a name="l00547"></a>00547 
<a name="l00548"></a>00548     <span class="keywordflow">if</span> (!<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a> || !<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;isDelayedCommit())
<a name="l00549"></a>00549         <a class="code" href="classBaseSimpleCPU.html#a3e4cbf8767e698f193906151e081bedd">checkForInterrupts</a>();
<a name="l00550"></a>00550 
<a name="l00551"></a>00551     <a class="code" href="classBaseSimpleCPU.html#a4b78450067adf34604e4059d614ce18a">checkPcEventQueue</a>();
<a name="l00552"></a>00552 
<a name="l00553"></a>00553     <span class="comment">// We must have just got suspended by a PC event</span>
<a name="l00554"></a>00554     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a>)
<a name="l00555"></a>00555         <span class="keywordflow">return</span>;
<a name="l00556"></a>00556 
<a name="l00557"></a>00557     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classBaseSimpleCPU.html#a67965d274ad25d9ce3756fd15fbdaa15">pcState</a> = <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#aac01d6afdb95c2a68442b54255549c79">pcState</a>();
<a name="l00558"></a>00558     <span class="keywordtype">bool</span> needToFetch = !<a class="code" href="base_2types_8hh.html#a01ec7071d9749218cc83949b3f93cd9b">isRomMicroPC</a>(pcState.microPC()) &amp;&amp; !<a class="code" href="classBaseSimpleCPU.html#a8af43f60ab6366f768575def72a813d0">curMacroStaticInst</a>;
<a name="l00559"></a>00559 
<a name="l00560"></a>00560     <span class="keywordflow">if</span> (needToFetch) {
<a name="l00561"></a>00561         <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = BaseSimpleCPU::Running;
<a name="l00562"></a>00562         <a class="code" href="classRequest.html">Request</a> *ifetch_req = <span class="keyword">new</span> <a class="code" href="classRequest.html">Request</a>();
<a name="l00563"></a>00563         ifetch_req-&gt;<a class="code" href="classRequest.html#a0b067551ee420e924c5e2402539df311" title="Set up CPU and thread numbers.">setThreadContext</a>(<a class="code" href="classBaseCPU.html#a512f6e0d7684ff19880a2ff9b6eeeddb">_cpuId</a>, <span class="comment">/* thread ID */</span> 0);
<a name="l00564"></a>00564         <a class="code" href="classBaseSimpleCPU.html#a9ec5f0ef84496e3679b1926f1c450e72">setupFetchRequest</a>(ifetch_req);
<a name="l00565"></a>00565         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;Translating address %#x\n&quot;</span>, ifetch_req-&gt;<a class="code" href="classRequest.html#a10ed86026a55738f7b19b56733a21ab4" title="Accessor function for vaddr.">getVaddr</a>());
<a name="l00566"></a>00566         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#adfa5cc84308f3d100f15662c5f19a319">itb</a>-&gt;translateTiming(ifetch_req, <a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s state...">tc</a>, &amp;<a class="code" href="classTimingSimpleCPU.html#a2472d0c98117c69616ba521f740f290f">fetchTranslation</a>,
<a name="l00567"></a>00567                 <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">BaseTLB::Execute</a>);
<a name="l00568"></a>00568     } <span class="keywordflow">else</span> {
<a name="l00569"></a>00569         <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = IcacheWaitResponse;
<a name="l00570"></a>00570         <a class="code" href="classTimingSimpleCPU.html#a0c129ac0ae530cfd2fe59b57b2b54e6e">completeIfetch</a>(NULL);
<a name="l00571"></a>00571 
<a name="l00572"></a>00572         <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a> += <a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>() - <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a>;
<a name="l00573"></a>00573         <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a> = <a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>();
<a name="l00574"></a>00574     }
<a name="l00575"></a>00575 }
<a name="l00576"></a>00576 
<a name="l00577"></a>00577 
<a name="l00578"></a>00578 <span class="keywordtype">void</span>
<a name="l00579"></a><a class="code" href="classTimingSimpleCPU.html#a766cf9d77b23ef11505ea9efb2ee695b">00579</a> <a class="code" href="classTimingSimpleCPU.html#a766cf9d77b23ef11505ea9efb2ee695b">TimingSimpleCPU::sendFetch</a>(<a class="code" href="classRefCountingPtr.html">Fault</a> fault, <a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00580"></a>00580 {
<a name="l00581"></a>00581     <span class="keywordflow">if</span> (fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00582"></a>00582         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;Sending fetch for addr %#x(pa: %#x)\n&quot;</span>,
<a name="l00583"></a>00583                 req-&gt;<a class="code" href="classRequest.html#a10ed86026a55738f7b19b56733a21ab4" title="Accessor function for vaddr.">getVaddr</a>(), req-&gt;<a class="code" href="classRequest.html#acba97b6757af00dbc0c5bcfef4f7d249">getPaddr</a>());
<a name="l00584"></a>00584         <a class="code" href="classTimingSimpleCPU.html#a301edc44d56de82b7746cdd5078dd235">ifetch_pkt</a> = <span class="keyword">new</span> <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a>(req, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>);
<a name="l00585"></a>00585         ifetch_pkt-&gt;dataStatic(&amp;<a class="code" href="classBaseSimpleCPU.html#a1fc11d911f6b8a1308324e86f81a9d24">inst</a>);
<a name="l00586"></a>00586         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot; -- pkt addr: %#x\n&quot;</span>, ifetch_pkt-&gt;getAddr());
<a name="l00587"></a>00587 
<a name="l00588"></a>00588         <span class="keywordflow">if</span> (!<a class="code" href="classTimingSimpleCPU.html#a4e18f57223e34a721dad2b97800a0e49">icachePort</a>.<a class="code" href="classMasterPort.html#acba350c337376f074a37507d6018bec3" title="Attempt to send a timing request to the slave port by calling its corresponding receive function...">sendTimingReq</a>(ifetch_pkt)) {
<a name="l00589"></a>00589             <span class="comment">// Need to wait for retry</span>
<a name="l00590"></a>00590             <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = IcacheRetry;
<a name="l00591"></a>00591         } <span class="keywordflow">else</span> {
<a name="l00592"></a>00592             <span class="comment">// Need to wait for cache to respond</span>
<a name="l00593"></a>00593             <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = IcacheWaitResponse;
<a name="l00594"></a>00594             <span class="comment">// ownership of packet transferred to memory system</span>
<a name="l00595"></a>00595             ifetch_pkt = NULL;
<a name="l00596"></a>00596         }
<a name="l00597"></a>00597     } <span class="keywordflow">else</span> {
<a name="l00598"></a>00598         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;Translation of addr %#x faulted\n&quot;</span>, req-&gt;<a class="code" href="classRequest.html#a10ed86026a55738f7b19b56733a21ab4" title="Accessor function for vaddr.">getVaddr</a>());
<a name="l00599"></a>00599         <span class="keyword">delete</span> req;
<a name="l00600"></a>00600         <span class="comment">// fetch fault: advance directly to next instruction (fault handler)</span>
<a name="l00601"></a>00601         <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = BaseSimpleCPU::Running;
<a name="l00602"></a>00602         <a class="code" href="classTimingSimpleCPU.html#aff7d24a4e90a5c6f3e9b07b8aef138b8">advanceInst</a>(fault);
<a name="l00603"></a>00603     }
<a name="l00604"></a>00604 
<a name="l00605"></a>00605     <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a> += <a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>() - <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a>;
<a name="l00606"></a>00606     <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a> = <a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>();
<a name="l00607"></a>00607 }
<a name="l00608"></a>00608 
<a name="l00609"></a>00609 
<a name="l00610"></a>00610 <span class="keywordtype">void</span>
<a name="l00611"></a><a class="code" href="classTimingSimpleCPU.html#aff7d24a4e90a5c6f3e9b07b8aef138b8">00611</a> <a class="code" href="classTimingSimpleCPU.html#aff7d24a4e90a5c6f3e9b07b8aef138b8">TimingSimpleCPU::advanceInst</a>(<a class="code" href="classRefCountingPtr.html">Fault</a> fault)
<a name="l00612"></a>00612 {
<a name="l00613"></a>00613     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca44febafa688e82a2b504a9915a9a9783">Faulting</a>)
<a name="l00614"></a>00614         <span class="keywordflow">return</span>;
<a name="l00615"></a>00615 
<a name="l00616"></a>00616     <span class="keywordflow">if</span> (fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00617"></a>00617         <a class="code" href="classBaseSimpleCPU.html#a1ca7acb41e96d7e1b851326fc5494afd">advancePC</a>(fault);
<a name="l00618"></a>00618         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;Fault occured, scheduling fetch event\n&quot;</span>);
<a name="l00619"></a>00619         <a class="code" href="classEventManager.html#a766c5f955dfa1609696955f075492687">reschedule</a>(<a class="code" href="classTimingSimpleCPU.html#a580a32b3d421d9439bf69c5126beb376">fetchEvent</a>, <a class="code" href="classClockedObject.html#afeec54486c377fa6d0825f9d24d64ab3" title="Based on the clock of the object, determine the tick when the next cycle begins, in other words...">nextCycle</a>(), <span class="keyword">true</span>);
<a name="l00620"></a>00620         <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = Faulting;
<a name="l00621"></a>00621         <span class="keywordflow">return</span>;
<a name="l00622"></a>00622     }
<a name="l00623"></a>00623 
<a name="l00624"></a>00624 
<a name="l00625"></a>00625     <span class="keywordflow">if</span> (!<a class="code" href="classBaseSimpleCPU.html#a15483d2869b46930a1e62ae733a1b45f">stayAtPC</a>)
<a name="l00626"></a>00626         <a class="code" href="classBaseSimpleCPU.html#a1ca7acb41e96d7e1b851326fc5494afd">advancePC</a>(fault);
<a name="l00627"></a>00627 
<a name="l00628"></a>00628     <span class="keywordflow">if</span> (<a class="code" href="classTimingSimpleCPU.html#a2b78d6fc545f3f3e41afa9be309b8116" title="Try to complete a drain request.">tryCompleteDrain</a>())
<a name="l00629"></a>00629             <span class="keywordflow">return</span>;
<a name="l00630"></a>00630 
<a name="l00631"></a>00631     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a>) {
<a name="l00632"></a>00632         <span class="comment">// kick off fetch of next instruction... callback from icache</span>
<a name="l00633"></a>00633         <span class="comment">// response will cause that instruction to be executed,</span>
<a name="l00634"></a>00634         <span class="comment">// keeping the CPU running.</span>
<a name="l00635"></a>00635         <a class="code" href="classTimingSimpleCPU.html#a373a41ca6590e0d4b93b657b020f1248">fetch</a>();
<a name="l00636"></a>00636     }
<a name="l00637"></a>00637 }
<a name="l00638"></a>00638 
<a name="l00639"></a>00639 
<a name="l00640"></a>00640 <span class="keywordtype">void</span>
<a name="l00641"></a><a class="code" href="classTimingSimpleCPU.html#a0c129ac0ae530cfd2fe59b57b2b54e6e">00641</a> <a class="code" href="classTimingSimpleCPU.html#a0c129ac0ae530cfd2fe59b57b2b54e6e">TimingSimpleCPU::completeIfetch</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt)
<a name="l00642"></a>00642 {
<a name="l00643"></a>00643     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;Complete ICache Fetch for addr %#x\n&quot;</span>, pkt ?
<a name="l00644"></a>00644             pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>() : 0);
<a name="l00645"></a>00645 
<a name="l00646"></a>00646     <span class="comment">// received a response from the icache: execute the received</span>
<a name="l00647"></a>00647     <span class="comment">// instruction</span>
<a name="l00648"></a>00648 
<a name="l00649"></a>00649     assert(!pkt || !pkt-&gt;<a class="code" href="classPacket.html#a1ea5391da77928d157f79bebe80f6a97">isError</a>());
<a name="l00650"></a>00650     assert(<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca4bd34dc9a46a8fd926a6ef60e5cec13a">IcacheWaitResponse</a>);
<a name="l00651"></a>00651 
<a name="l00652"></a>00652     <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = BaseSimpleCPU::Running;
<a name="l00653"></a>00653 
<a name="l00654"></a>00654     <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a> += <a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>() - <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a>;
<a name="l00655"></a>00655     <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a> = <a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>();
<a name="l00656"></a>00656 
<a name="l00657"></a>00657     <a class="code" href="classBaseSimpleCPU.html#afd61f01f4e1ffb85eff494734ce68e88">preExecute</a>();
<a name="l00658"></a>00658     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a> &amp;&amp; <a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;isMemRef()) {
<a name="l00659"></a>00659         <span class="comment">// load or store: just send to dcache</span>
<a name="l00660"></a>00660         <a class="code" href="classRefCountingPtr.html">Fault</a> fault = <a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;initiateAcc(<span class="keyword">this</span>, <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>);
<a name="l00661"></a>00661 
<a name="l00662"></a>00662         <span class="comment">// If we&#39;re not running now the instruction will complete in a dcache</span>
<a name="l00663"></a>00663         <span class="comment">// response callback or the instruction faulted and has started an</span>
<a name="l00664"></a>00664         <span class="comment">// ifetch</span>
<a name="l00665"></a>00665         <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a>) {
<a name="l00666"></a>00666             <span class="keywordflow">if</span> (fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a> &amp;&amp; <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>) {
<a name="l00667"></a>00667                 <span class="comment">// If there was a fault, we shouldn&#39;t trace this instruction.</span>
<a name="l00668"></a>00668                 <span class="keyword">delete</span> <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>;
<a name="l00669"></a>00669                 <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a> = NULL;
<a name="l00670"></a>00670             }
<a name="l00671"></a>00671 
<a name="l00672"></a>00672             <a class="code" href="classBaseSimpleCPU.html#a59264184faf4bf78d00099b624183107">postExecute</a>();
<a name="l00673"></a>00673             <span class="comment">// @todo remove me after debugging with legion done</span>
<a name="l00674"></a>00674             <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a> &amp;&amp; (!<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;isMicroop() ||
<a name="l00675"></a>00675                         <a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;isFirstMicroop()))
<a name="l00676"></a>00676                 <a class="code" href="classBaseCPU.html#a1e3fa77b4ef4cf21fbfb193ec94e9154">instCnt</a>++;
<a name="l00677"></a>00677             <a class="code" href="classTimingSimpleCPU.html#aff7d24a4e90a5c6f3e9b07b8aef138b8">advanceInst</a>(fault);
<a name="l00678"></a>00678         }
<a name="l00679"></a>00679     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>) {
<a name="l00680"></a>00680         <span class="comment">// non-memory instruction: execute completely now</span>
<a name="l00681"></a>00681         <a class="code" href="classRefCountingPtr.html">Fault</a> fault = <a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;execute(<span class="keyword">this</span>, <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>);
<a name="l00682"></a>00682 
<a name="l00683"></a>00683         <span class="comment">// keep an instruction count</span>
<a name="l00684"></a>00684         <span class="keywordflow">if</span> (fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>)
<a name="l00685"></a>00685             <a class="code" href="classBaseSimpleCPU.html#a2c520e5668a379e4c7dc05cc03127001">countInst</a>();
<a name="l00686"></a>00686         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a> &amp;&amp; !<a class="code" href="trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(ExecFaulting)) {
<a name="l00687"></a>00687             <span class="keyword">delete</span> <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>;
<a name="l00688"></a>00688             <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a> = NULL;
<a name="l00689"></a>00689         }
<a name="l00690"></a>00690 
<a name="l00691"></a>00691         <a class="code" href="classBaseSimpleCPU.html#a59264184faf4bf78d00099b624183107">postExecute</a>();
<a name="l00692"></a>00692         <span class="comment">// @todo remove me after debugging with legion done</span>
<a name="l00693"></a>00693         <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a> &amp;&amp; (!<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;isMicroop() ||
<a name="l00694"></a>00694                     <a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;isFirstMicroop()))
<a name="l00695"></a>00695             <a class="code" href="classBaseCPU.html#a1e3fa77b4ef4cf21fbfb193ec94e9154">instCnt</a>++;
<a name="l00696"></a>00696         <a class="code" href="classTimingSimpleCPU.html#aff7d24a4e90a5c6f3e9b07b8aef138b8">advanceInst</a>(fault);
<a name="l00697"></a>00697     } <span class="keywordflow">else</span> {
<a name="l00698"></a>00698         <a class="code" href="classTimingSimpleCPU.html#aff7d24a4e90a5c6f3e9b07b8aef138b8">advanceInst</a>(<a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>);
<a name="l00699"></a>00699     }
<a name="l00700"></a>00700 
<a name="l00701"></a>00701     <span class="keywordflow">if</span> (pkt) {
<a name="l00702"></a>00702         <span class="keyword">delete</span> pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>;
<a name="l00703"></a>00703         <span class="keyword">delete</span> pkt;
<a name="l00704"></a>00704     }
<a name="l00705"></a>00705 }
<a name="l00706"></a>00706 
<a name="l00707"></a>00707 <span class="keywordtype">void</span>
<a name="l00708"></a><a class="code" href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html#aeb71986df2cb92c2dfd8c7cba168f0c7">00708</a> <a class="code" href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html#aeb71986df2cb92c2dfd8c7cba168f0c7">TimingSimpleCPU::IcachePort::ITickEvent::process</a>()
<a name="l00709"></a>00709 {
<a name="l00710"></a>00710     <a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#adee361aaf0af5a7b4fd077d8c0b664d4">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a0c129ac0ae530cfd2fe59b57b2b54e6e">completeIfetch</a>(<a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a0fa30165238a45b13838d4822f19535c">pkt</a>);
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 
<a name="l00713"></a>00713 <span class="keywordtype">bool</span>
<a name="l00714"></a><a class="code" href="classTimingSimpleCPU_1_1IcachePort.html#a142b29b2d8b3721df0516897665a943a">00714</a> <a class="code" href="classTimingSimpleCPU_1_1IcachePort.html#a142b29b2d8b3721df0516897665a943a" title="Receive a timing response from the slave port.">TimingSimpleCPU::IcachePort::recvTimingResp</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt)
<a name="l00715"></a>00715 {
<a name="l00716"></a>00716     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;Received timing response %#x\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>());
<a name="l00717"></a>00717     <span class="comment">// delay processing of returned data until next CPU clock edge</span>
<a name="l00718"></a>00718     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a> next_tick = <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classClockedObject.html#afeec54486c377fa6d0825f9d24d64ab3" title="Based on the clock of the object, determine the tick when the next cycle begins, in other words...">nextCycle</a>();
<a name="l00719"></a>00719 
<a name="l00720"></a>00720     <span class="keywordflow">if</span> (next_tick == <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The current simulated tick.">curTick</a>())
<a name="l00721"></a>00721         <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a0c129ac0ae530cfd2fe59b57b2b54e6e">completeIfetch</a>(pkt);
<a name="l00722"></a>00722     <span class="keywordflow">else</span>
<a name="l00723"></a>00723         <a class="code" href="classTimingSimpleCPU_1_1IcachePort.html#ae3103e96046c36c70f06e7e4d991cd9f">tickEvent</a>.<a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a7187782080a26b5c699ea7900d8a289b">schedule</a>(pkt, next_tick);
<a name="l00724"></a>00724 
<a name="l00725"></a>00725     <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00726"></a>00726 }
<a name="l00727"></a>00727 
<a name="l00728"></a>00728 <span class="keywordtype">void</span>
<a name="l00729"></a><a class="code" href="classTimingSimpleCPU_1_1IcachePort.html#a70f6b9a9c4b7c76d7f71fedf20f8c9c5">00729</a> <a class="code" href="classTimingSimpleCPU_1_1IcachePort.html#a70f6b9a9c4b7c76d7f71fedf20f8c9c5" title="Called by the slave port if sendTimingReq or sendTimingSnoopResp was called on this master port (caus...">TimingSimpleCPU::IcachePort::recvRetry</a>()
<a name="l00730"></a>00730 {
<a name="l00731"></a>00731     <span class="comment">// we shouldn&#39;t get a retry unless we have a packet that we&#39;re</span>
<a name="l00732"></a>00732     <span class="comment">// waiting to transmit</span>
<a name="l00733"></a>00733     assert(<a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a301edc44d56de82b7746cdd5078dd235">ifetch_pkt</a> != NULL);
<a name="l00734"></a>00734     assert(<a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238caa7496511aa8e1d7e460bc897e01f5b79">IcacheRetry</a>);
<a name="l00735"></a>00735     <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> tmp = <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a301edc44d56de82b7746cdd5078dd235">ifetch_pkt</a>;
<a name="l00736"></a>00736     <span class="keywordflow">if</span> (<a class="code" href="classMasterPort.html#acba350c337376f074a37507d6018bec3" title="Attempt to send a timing request to the slave port by calling its corresponding receive function...">sendTimingReq</a>(tmp)) {
<a name="l00737"></a>00737         <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = IcacheWaitResponse;
<a name="l00738"></a>00738         <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a301edc44d56de82b7746cdd5078dd235">ifetch_pkt</a> = NULL;
<a name="l00739"></a>00739     }
<a name="l00740"></a>00740 }
<a name="l00741"></a>00741 
<a name="l00742"></a>00742 <span class="keywordtype">void</span>
<a name="l00743"></a><a class="code" href="classTimingSimpleCPU.html#ad55d3cb57daeae4db0558d85e6b91a17">00743</a> <a class="code" href="classTimingSimpleCPU.html#ad55d3cb57daeae4db0558d85e6b91a17">TimingSimpleCPU::completeDataAccess</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt)
<a name="l00744"></a>00744 {
<a name="l00745"></a>00745     <span class="comment">// received a response from the dcache: complete the load or store</span>
<a name="l00746"></a>00746     <span class="comment">// instruction</span>
<a name="l00747"></a>00747     assert(!pkt-&gt;<a class="code" href="classPacket.html#a1ea5391da77928d157f79bebe80f6a97">isError</a>());
<a name="l00748"></a>00748     assert(<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca88acfb70dd3d2bf3c5312aa1603c51d5">DcacheWaitResponse</a> || <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca4e90a1dadb40a968915e9ba0e0f3408b">DTBWaitResponse</a> ||
<a name="l00749"></a>00749            pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>().<a class="code" href="classFlags.html#a8739f6353a29e0db4f16421f93b3f0ca">isSet</a>(<a class="code" href="classRequest.html#afb49cdea56ecdaff7974ea3649ade5f1" title="The request should not cause a memory access.">Request::NO_ACCESS</a>));
<a name="l00750"></a>00750 
<a name="l00751"></a>00751     <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a> += <a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>() - <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a>;
<a name="l00752"></a>00752     <a class="code" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a> = <a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>();
<a name="l00753"></a>00753 
<a name="l00754"></a>00754     <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a>) {
<a name="l00755"></a>00755         <a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a> * send_state =
<a name="l00756"></a>00756             <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a> *<span class="keyword">&gt;</span>(pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a>);
<a name="l00757"></a>00757         assert(send_state);
<a name="l00758"></a>00758         <span class="keyword">delete</span> pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>;
<a name="l00759"></a>00759         <span class="keyword">delete</span> pkt;
<a name="l00760"></a>00760         <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> big_pkt = send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a2c55068439e8c1f8e9117545c0437729">bigPkt</a>;
<a name="l00761"></a>00761         <span class="keyword">delete</span> send_state;
<a name="l00762"></a>00762         
<a name="l00763"></a>00763         <a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html">SplitMainSenderState</a> * main_send_state =
<a name="l00764"></a>00764             <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html">SplitMainSenderState</a> *<span class="keyword">&gt;</span>(big_pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a>);
<a name="l00765"></a>00765         assert(main_send_state);
<a name="l00766"></a>00766         <span class="comment">// Record the fact that this packet is no longer outstanding.</span>
<a name="l00767"></a>00767         assert(main_send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#a1f83a066f4ac8a09204f772ed2be6372">outstanding</a> != 0);
<a name="l00768"></a>00768         main_send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#a1f83a066f4ac8a09204f772ed2be6372">outstanding</a>--;
<a name="l00769"></a>00769 
<a name="l00770"></a>00770         <span class="keywordflow">if</span> (main_send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#a1f83a066f4ac8a09204f772ed2be6372">outstanding</a>) {
<a name="l00771"></a>00771             <span class="keywordflow">return</span>;
<a name="l00772"></a>00772         } <span class="keywordflow">else</span> {
<a name="l00773"></a>00773             <span class="keyword">delete</span> main_send_state;
<a name="l00774"></a>00774             big_pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a> = NULL;
<a name="l00775"></a>00775             pkt = big_pkt;
<a name="l00776"></a>00776         }
<a name="l00777"></a>00777     }
<a name="l00778"></a>00778 
<a name="l00779"></a>00779     <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = BaseSimpleCPU::Running;
<a name="l00780"></a>00780 
<a name="l00781"></a>00781     <a class="code" href="classRefCountingPtr.html">Fault</a> fault = <a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;completeAcc(pkt, <span class="keyword">this</span>, <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>);
<a name="l00782"></a>00782 
<a name="l00783"></a>00783     <span class="comment">// keep an instruction count</span>
<a name="l00784"></a>00784     <span class="keywordflow">if</span> (fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>)
<a name="l00785"></a>00785         <a class="code" href="classBaseSimpleCPU.html#a2c520e5668a379e4c7dc05cc03127001">countInst</a>();
<a name="l00786"></a>00786     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>) {
<a name="l00787"></a>00787         <span class="comment">// If there was a fault, we shouldn&#39;t trace this instruction.</span>
<a name="l00788"></a>00788         <span class="keyword">delete</span> <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>;
<a name="l00789"></a>00789         <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a> = NULL;
<a name="l00790"></a>00790     }
<a name="l00791"></a>00791 
<a name="l00792"></a>00792     <span class="comment">// the locked flag may be cleared on the response packet, so check</span>
<a name="l00793"></a>00793     <span class="comment">// pkt-&gt;req and not pkt to see if it was a load-locked</span>
<a name="l00794"></a>00794     <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ad7fd7ab0e95007d1c6232b231482c6fa">isRead</a>() &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>()) {
<a name="l00795"></a>00795         <a class="code" href="namespaceAlphaISA.html#a00333a272d42606a01cc33c81999a58b">TheISA::handleLockedRead</a>(<a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>, pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>);
<a name="l00796"></a>00796     }
<a name="l00797"></a>00797 
<a name="l00798"></a>00798     <span class="keyword">delete</span> pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>;
<a name="l00799"></a>00799     <span class="keyword">delete</span> pkt;
<a name="l00800"></a>00800 
<a name="l00801"></a>00801     <a class="code" href="classBaseSimpleCPU.html#a59264184faf4bf78d00099b624183107">postExecute</a>();
<a name="l00802"></a>00802 
<a name="l00803"></a>00803     <a class="code" href="classTimingSimpleCPU.html#aff7d24a4e90a5c6f3e9b07b8aef138b8">advanceInst</a>(fault);
<a name="l00804"></a>00804 }
<a name="l00805"></a>00805 
<a name="l00806"></a>00806 <span class="keywordtype">bool</span>
<a name="l00807"></a><a class="code" href="classTimingSimpleCPU_1_1DcachePort.html#afcef6e5e8bf9627bdb5557323436591d">00807</a> <a class="code" href="classTimingSimpleCPU_1_1DcachePort.html#afcef6e5e8bf9627bdb5557323436591d" title="Receive a timing response from the slave port.">TimingSimpleCPU::DcachePort::recvTimingResp</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt)
<a name="l00808"></a>00808 {
<a name="l00809"></a>00809     <span class="comment">// delay processing of returned data until next CPU clock edge</span>
<a name="l00810"></a>00810     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a> next_tick = <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classClockedObject.html#afeec54486c377fa6d0825f9d24d64ab3" title="Based on the clock of the object, determine the tick when the next cycle begins, in other words...">nextCycle</a>();
<a name="l00811"></a>00811 
<a name="l00812"></a>00812     <span class="keywordflow">if</span> (next_tick == <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The current simulated tick.">curTick</a>()) {
<a name="l00813"></a>00813         <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#ad55d3cb57daeae4db0558d85e6b91a17">completeDataAccess</a>(pkt);
<a name="l00814"></a>00814     } <span class="keywordflow">else</span> {
<a name="l00815"></a>00815         <span class="keywordflow">if</span> (!<a class="code" href="classTimingSimpleCPU_1_1DcachePort.html#a004328cc9b6a909deec21e25f2128307">tickEvent</a>.scheduled()) {
<a name="l00816"></a>00816             <a class="code" href="classTimingSimpleCPU_1_1DcachePort.html#a004328cc9b6a909deec21e25f2128307">tickEvent</a>.schedule(pkt, next_tick);
<a name="l00817"></a>00817         } <span class="keywordflow">else</span> {
<a name="l00818"></a>00818             <span class="comment">// In the case of a split transaction and a cache that is</span>
<a name="l00819"></a>00819             <span class="comment">// faster than a CPU we could get two responses before</span>
<a name="l00820"></a>00820             <span class="comment">// next_tick expires</span>
<a name="l00821"></a>00821             <span class="keywordflow">if</span> (!<a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#ac22ed6f708e41b23a89c424b5c55cb14">retryEvent</a>.<a class="code" href="classEvent.html#a36bdc2ee73215ed7670a7bfc0f25ab8b" title="Determine if the current event is scheduled.">scheduled</a>())
<a name="l00822"></a>00822                 <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#ac22ed6f708e41b23a89c424b5c55cb14">retryEvent</a>, next_tick);
<a name="l00823"></a>00823             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00824"></a>00824         }
<a name="l00825"></a>00825     }
<a name="l00826"></a>00826 
<a name="l00827"></a>00827     <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00828"></a>00828 }
<a name="l00829"></a>00829 
<a name="l00830"></a>00830 <span class="keywordtype">void</span>
<a name="l00831"></a><a class="code" href="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent.html#a22b532d3f763e54f9d3ee86a5039716c">00831</a> <a class="code" href="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent.html#a22b532d3f763e54f9d3ee86a5039716c">TimingSimpleCPU::DcachePort::DTickEvent::process</a>()
<a name="l00832"></a>00832 {
<a name="l00833"></a>00833     <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#ad55d3cb57daeae4db0558d85e6b91a17">completeDataAccess</a>(pkt);
<a name="l00834"></a>00834 }
<a name="l00835"></a>00835 
<a name="l00836"></a>00836 <span class="keywordtype">void</span>
<a name="l00837"></a><a class="code" href="classTimingSimpleCPU_1_1DcachePort.html#a52725a6bb3c6ec89d327a25278b69a81">00837</a> <a class="code" href="classTimingSimpleCPU_1_1DcachePort.html#a52725a6bb3c6ec89d327a25278b69a81" title="Called by the slave port if sendTimingReq or sendTimingSnoopResp was called on this master port (caus...">TimingSimpleCPU::DcachePort::recvRetry</a>()
<a name="l00838"></a>00838 {
<a name="l00839"></a>00839     <span class="comment">// we shouldn&#39;t get a retry unless we have a packet that we&#39;re</span>
<a name="l00840"></a>00840     <span class="comment">// waiting to transmit</span>
<a name="l00841"></a>00841     assert(<a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> != NULL);
<a name="l00842"></a>00842     assert(<a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca308562041789795b2d147e312bcc8ad2">DcacheRetry</a>);
<a name="l00843"></a>00843     <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> tmp = <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a>;
<a name="l00844"></a>00844     <span class="keywordflow">if</span> (tmp-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a>) {
<a name="l00845"></a>00845         <span class="comment">// This is a packet from a split access.</span>
<a name="l00846"></a>00846         <a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a> * send_state =
<a name="l00847"></a>00847             <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a> *<span class="keyword">&gt;</span>(tmp-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a>);
<a name="l00848"></a>00848         assert(send_state);
<a name="l00849"></a>00849         <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> big_pkt = send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a2c55068439e8c1f8e9117545c0437729">bigPkt</a>;
<a name="l00850"></a>00850         
<a name="l00851"></a>00851         <a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html">SplitMainSenderState</a> * main_send_state =
<a name="l00852"></a>00852             <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html">SplitMainSenderState</a> *<span class="keyword">&gt;</span>(big_pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a>);
<a name="l00853"></a>00853         assert(main_send_state);
<a name="l00854"></a>00854 
<a name="l00855"></a>00855         <span class="keywordflow">if</span> (<a class="code" href="classMasterPort.html#acba350c337376f074a37507d6018bec3" title="Attempt to send a timing request to the slave port by calling its corresponding receive function...">sendTimingReq</a>(tmp)) {
<a name="l00856"></a>00856             <span class="comment">// If we were able to send without retrying, record that fact</span>
<a name="l00857"></a>00857             <span class="comment">// and try sending the other fragment.</span>
<a name="l00858"></a>00858             send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a093e3b070670cabfe75e4be160b17e4e">clearFromParent</a>();
<a name="l00859"></a>00859             <span class="keywordtype">int</span> other_index = main_send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#af554a990df7f0f2fd00088f8e300a83c">getPendingFragment</a>();
<a name="l00860"></a>00860             <span class="keywordflow">if</span> (other_index &gt; 0) {
<a name="l00861"></a>00861                 tmp = main_send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#a1428a7d7c1e0f1999400ac67d4e1e905">fragments</a>[other_index];
<a name="l00862"></a>00862                 <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> = tmp;
<a name="l00863"></a>00863                 <span class="keywordflow">if</span> ((big_pkt-&gt;<a class="code" href="classPacket.html#ad7fd7ab0e95007d1c6232b231482c6fa">isRead</a>() &amp;&amp; <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a316de89be7b821f4f35de1008e828aad">handleReadPacket</a>(tmp)) ||
<a name="l00864"></a>00864                         (big_pkt-&gt;<a class="code" href="classPacket.html#a2bfee2cdcdfd22a227f0254b7dd56249">isWrite</a>() &amp;&amp; <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a4e358c97bb2fe8f83e81200050846250">handleWritePacket</a>())) {
<a name="l00865"></a>00865                     main_send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#a1428a7d7c1e0f1999400ac67d4e1e905">fragments</a>[other_index] = NULL;
<a name="l00866"></a>00866                 }
<a name="l00867"></a>00867             } <span class="keywordflow">else</span> {
<a name="l00868"></a>00868                 <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = DcacheWaitResponse;
<a name="l00869"></a>00869                 <span class="comment">// memory system takes ownership of packet</span>
<a name="l00870"></a>00870                 <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> = NULL;
<a name="l00871"></a>00871             }
<a name="l00872"></a>00872         }
<a name="l00873"></a>00873     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classMasterPort.html#acba350c337376f074a37507d6018bec3" title="Attempt to send a timing request to the slave port by calling its corresponding receive function...">sendTimingReq</a>(tmp)) {
<a name="l00874"></a>00874         <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = DcacheWaitResponse;
<a name="l00875"></a>00875         <span class="comment">// memory system takes ownership of packet</span>
<a name="l00876"></a>00876         <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a> = NULL;
<a name="l00877"></a>00877     }
<a name="l00878"></a>00878 }
<a name="l00879"></a>00879 
<a name="l00880"></a><a class="code" href="structTimingSimpleCPU_1_1IprEvent.html#a4ca5b3f9a236648a67161bef44874cff">00880</a> <a class="code" href="structTimingSimpleCPU_1_1IprEvent.html#a4ca5b3f9a236648a67161bef44874cff">TimingSimpleCPU::IprEvent::IprEvent</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a> *_pkt, <a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> *_cpu,
<a name="l00881"></a>00881     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a> <a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>)
<a name="l00882"></a>00882     : pkt(_pkt), cpu(_cpu)
<a name="l00883"></a>00883 {
<a name="l00884"></a>00884     <a class="code" href="structTimingSimpleCPU_1_1IprEvent.html#a2515820182f9b3b55e768f355f37ae97">cpu</a>-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<span class="keyword">this</span>, t);
<a name="l00885"></a>00885 }
<a name="l00886"></a>00886 
<a name="l00887"></a>00887 <span class="keywordtype">void</span>
<a name="l00888"></a><a class="code" href="structTimingSimpleCPU_1_1IprEvent.html#a261317cca9119e222465d8564e51e108">00888</a> <a class="code" href="structTimingSimpleCPU_1_1IprEvent.html#a261317cca9119e222465d8564e51e108">TimingSimpleCPU::IprEvent::process</a>()
<a name="l00889"></a>00889 {
<a name="l00890"></a>00890     <a class="code" href="structTimingSimpleCPU_1_1IprEvent.html#a2515820182f9b3b55e768f355f37ae97">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#ad55d3cb57daeae4db0558d85e6b91a17">completeDataAccess</a>(<a class="code" href="structTimingSimpleCPU_1_1IprEvent.html#ac04ef3d7e73b8e93a3f035f462968fcb">pkt</a>);
<a name="l00891"></a>00891 }
<a name="l00892"></a>00892 
<a name="l00893"></a>00893 <span class="keyword">const</span> <span class="keywordtype">char</span> *
<a name="l00894"></a><a class="code" href="structTimingSimpleCPU_1_1IprEvent.html#a8503e8bfcbc0c12a49ced6586db4539f">00894</a> <a class="code" href="structTimingSimpleCPU_1_1IprEvent.html#a8503e8bfcbc0c12a49ced6586db4539f" title="Return a C string describing the event.">TimingSimpleCPU::IprEvent::description</a>()<span class="keyword"> const</span>
<a name="l00895"></a>00895 <span class="keyword"></span>{
<a name="l00896"></a>00896     <span class="keywordflow">return</span> <span class="stringliteral">&quot;Timing Simple CPU Delay IPR event&quot;</span>;
<a name="l00897"></a>00897 }
<a name="l00898"></a>00898 
<a name="l00899"></a>00899 
<a name="l00900"></a>00900 <span class="keywordtype">void</span>
<a name="l00901"></a><a class="code" href="classTimingSimpleCPU.html#ac1e06da081441716c9d04328ad4a26cd">00901</a> <a class="code" href="classTimingSimpleCPU.html#ac1e06da081441716c9d04328ad4a26cd" title="Print state of address in memory system via PrintReq (for debugging).">TimingSimpleCPU::printAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)
<a name="l00902"></a>00902 {
<a name="l00903"></a>00903     <a class="code" href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">dcachePort</a>.<a class="code" href="classMasterPort.html#a2391066114d659ce6e6b79b05692552f" title="Inject a PrintReq for the given address to print the state of that address throughout the memory syst...">printAddr</a>(a);
<a name="l00904"></a>00904 }
<a name="l00905"></a>00905 
<a name="l00906"></a>00906 
<a name="l00908"></a>00908 <span class="comment">//</span>
<a name="l00909"></a>00909 <span class="comment">//  TimingSimpleCPU Simulation Object</span>
<a name="l00910"></a>00910 <span class="comment">//</span>
<a name="l00911"></a>00911 <a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> *
<a name="l00912"></a>00912 TimingSimpleCPUParams::create()
<a name="l00913"></a>00913 {
<a name="l00914"></a>00914     <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d" title="Number of threads we&amp;#39;re actually simulating (&amp;lt;= SMT_MAX_THREADS).">numThreads</a> = 1;
<a name="l00915"></a>00915     <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a> &amp;&amp; workload.size() != 1)
<a name="l00916"></a>00916         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;only one workload allowed&quot;</span>);
<a name="l00917"></a>00917     <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classTimingSimpleCPU.html#a10f37352b797b67ef9e51644a8ba76bb">TimingSimpleCPU</a>(<span class="keyword">this</span>);
<a name="l00918"></a>00918 }
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:16:28 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
