v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 44600 45200 1 0 0 AD9835.sym
{
T 48300 49600 5 10 0 0 0 0 1
footprint=TSSOP16
T 48300 50000 5 10 0 0 0 0 1
device=AD9835
T 46600 48500 5 10 1 1 0 3 1
refdes=U?
}
C 43700 48400 1 0 1 XTAL-1.sym
{
T 43300 51200 5 10 0 0 0 6 1
device=XTAL
T 42100 49800 5 10 1 1 0 6 1
refdes=X?
T 43305 50600 5 10 0 0 0 6 1
footprint=OSC14
}
C 43700 44300 1 0 0 5V-plus-1.sym
C 41600 49600 1 0 1 5V-plus-1.sym
C 41500 48300 1 0 1 gnd-1.sym
C 46100 44900 1 0 0 gnd-1.sym
C 52700 44200 1 90 0 coil-1.sym
{
T 52300 44400 5 10 0 0 90 0 1
device=COIL
T 52500 44400 5 10 1 1 90 0 1
refdes=L?
T 52100 44400 5 10 0 0 90 0 1
symversion=0.1
}
C 52700 46200 1 90 0 coil-1.sym
{
T 52300 46400 5 10 0 0 90 0 1
device=COIL
T 52500 46400 5 10 1 1 90 0 1
refdes=L?
T 52100 46400 5 10 0 0 90 0 1
symversion=0.1
}
C 52700 48100 1 90 0 coil-1.sym
{
T 52300 48300 5 10 0 0 90 0 1
device=COIL
T 52500 48300 5 10 1 1 90 0 1
refdes=L?
T 52100 48300 5 10 0 0 90 0 1
symversion=0.1
}
C 53600 45400 1 180 0 capacitor-1.sym
{
T 53400 44700 5 10 0 0 180 0 1
device=CAPACITOR
T 53400 44900 5 10 1 1 180 0 1
refdes=C?
T 53400 44500 5 10 0 0 180 0 1
symversion=0.1
}
C 53600 46400 1 180 0 capacitor-1.sym
{
T 53400 45700 5 10 0 0 180 0 1
device=CAPACITOR
T 53400 45900 5 10 1 1 180 0 1
refdes=C?
T 53400 45500 5 10 0 0 180 0 1
symversion=0.1
}
C 53600 47400 1 180 0 capacitor-1.sym
{
T 53400 46700 5 10 0 0 180 0 1
device=CAPACITOR
T 53400 46900 5 10 1 1 180 0 1
refdes=C?
T 53400 46500 5 10 0 0 180 0 1
symversion=0.1
}
C 53600 48300 1 180 0 capacitor-1.sym
{
T 53400 47600 5 10 0 0 180 0 1
device=CAPACITOR
T 53400 47800 5 10 1 1 180 0 1
refdes=C?
T 53400 47400 5 10 0 0 180 0 1
symversion=0.1
}
C 53600 49300 1 180 0 capacitor-1.sym
{
T 53400 48600 5 10 0 0 180 0 1
device=CAPACITOR
T 53400 48800 5 10 1 1 180 0 1
refdes=C?
T 53400 48400 5 10 0 0 180 0 1
symversion=0.1
}
C 53600 44400 1 180 0 capacitor-1.sym
{
T 53400 43700 5 10 0 0 180 0 1
device=CAPACITOR
T 53400 43900 5 10 1 1 180 0 1
refdes=C?
T 53400 43500 5 10 0 0 180 0 1
symversion=0.1
}
C 52000 49300 1 180 0 capacitor-1.sym
{
T 51800 48600 5 10 0 0 180 0 1
device=CAPACITOR
T 51800 48800 5 10 1 1 180 0 1
refdes=C?
T 51800 48400 5 10 0 0 180 0 1
symversion=0.1
}
C 49500 48500 1 180 0 capacitor-1.sym
{
T 49300 47800 5 10 0 0 180 0 1
device=CAPACITOR
T 49500 48500 5 10 1 1 180 0 1
refdes=C?
T 49300 47600 5 10 0 0 180 0 1
symversion=0.1
}
C 51200 48200 1 90 0 resistor-2.sym
{
T 50850 48600 5 10 0 0 90 0 1
device=RESISTOR
T 50900 48700 5 10 1 1 180 0 1
refdes=R?
}
C 49500 48000 1 180 0 resistor-2.sym
{
T 49100 47650 5 10 0 0 180 0 1
device=RESISTOR
T 49300 47700 5 10 1 1 180 0 1
refdes=R?
}
C 46000 44300 1 0 0 coil-1.sym
{
T 46200 44700 5 10 0 0 0 0 1
device=COIL
T 46200 44500 5 10 1 1 0 0 1
refdes=L?
T 46200 44900 5 10 0 0 0 0 1
symversion=0.1
}
C 44400 44300 1 0 0 coil-1.sym
{
T 44600 44700 5 10 0 0 0 0 1
device=COIL
T 44600 44500 5 10 1 1 0 0 1
refdes=L?
T 44600 44900 5 10 0 0 0 0 1
symversion=0.1
}
C 49800 47100 1 180 0 capacitor-1.sym
{
T 49600 46400 5 10 0 0 180 0 1
device=CAPACITOR
T 49600 46600 5 10 1 1 180 0 1
refdes=C?
T 49600 46200 5 10 0 0 180 0 1
symversion=0.1
}
C 45600 43400 1 90 0 capacitor-1.sym
{
T 44900 43600 5 10 0 0 90 0 1
device=CAPACITOR
T 45100 43600 5 10 1 1 90 0 1
refdes=C?
T 44700 43600 5 10 0 0 90 0 1
symversion=0.1
}
C 43700 48900 1 0 0 capacitor-1.sym
{
T 43900 49600 5 10 0 0 0 0 1
device=CAPACITOR
T 43900 49400 5 10 1 1 0 0 1
refdes=C?
T 43900 49800 5 10 0 0 0 0 1
symversion=0.1
}
C 44500 45200 1 0 0 gnd-1.sym
N 44600 46700 44600 45500 4
C 47700 44900 1 0 0 gnd-1.sym
C 49400 47600 1 0 0 gnd-1.sym
N 47000 43400 47000 45200 4
N 49500 48300 50300 48300 4
C 47800 44000 1 0 0 gnd-1.sym
C 47900 44500 1 180 0 capacitor-1.sym
{
T 47700 43800 5 10 0 0 180 0 1
device=CAPACITOR
T 47900 44500 5 10 1 1 180 0 1
refdes=C?
T 47700 43600 5 10 0 0 180 0 1
symversion=0.1
}
N 45400 45200 45400 44300 4
N 45400 44300 46000 44300 4
N 43900 44300 44400 44300 4
C 45300 43100 1 0 0 gnd-1.sym
N 48600 47100 48900 47100 4
N 48900 47100 48900 46700 4
N 48900 46700 48600 46700 4
C 49700 46600 1 0 0 gnd-1.sym
N 48600 49100 51100 49100 4
C 51000 47900 1 0 0 gnd-1.sym
N 52700 45200 52700 46200 4
N 52700 48100 52700 47200 4
N 52000 49100 52700 49100 4
C 53600 43500 1 180 0 resistor-2.sym
{
T 53200 43150 5 10 0 0 180 0 1
device=RESISTOR
T 53100 43200 5 10 1 1 270 0 1
refdes=R?
}
N 52700 42600 52700 44200 4
C 53500 48800 1 0 0 gnd-1.sym
C 53500 47800 1 0 0 gnd-1.sym
C 53500 46900 1 0 0 gnd-1.sym
C 53500 45900 1 0 0 gnd-1.sym
C 53500 44900 1 0 0 gnd-1.sym
C 53500 43900 1 0 0 gnd-1.sym
C 53500 43100 1 0 0 gnd-1.sym
C 52700 42500 1 0 0 out-1.sym
{
T 52700 42800 5 10 0 0 0 0 1
device=OUTPUT
T 53400 42600 5 10 1 1 0 0 1
refdes=LO
T 52700 42500 5 10 0 0 0 0 1
net=LO:1
}
N 50300 48300 50300 43400 4
N 50300 43400 47000 43400 4
