library verilog;
use verilog.vl_types.all;
entity ctrl_param is
    port(
        c1_c2_n         : in     vl_logic;
        opcode          : out    vl_logic;
        arv_npu         : out    vl_logic_vector(2 downto 0);
        arv_ksize       : out    vl_logic_vector(2 downto 0);
        arv_ckgate      : out    vl_logic_vector(2 downto 0);
        arv_tile        : out    vl_logic_vector(1 downto 0);
        arv_ifmaps      : out    vl_logic_vector(2 downto 0);
        arv_ofmaps      : out    vl_logic_vector(3 downto 0)
    );
end ctrl_param;
