
IO_Tile_1_17

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12



LogicTile_2_12

 (3 12)  (75 204)  (75 204)  routing T_2_12.sp12_v_b_1 <X> T_2_12.sp12_h_r_1
 (3 13)  (75 205)  (75 205)  routing T_2_12.sp12_v_b_1 <X> T_2_12.sp12_h_r_1


RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12

 (17 0)  (663 192)  (663 192)  IOB_0 IO Functioning bit
 (17 3)  (663 195)  (663 195)  IOB_0 IO Functioning bit
 (12 4)  (658 196)  (658 196)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (659 196)  (659 196)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (662 196)  (662 196)  IOB_0 IO Functioning bit
 (9 5)  (655 197)  (655 197)  Column buffer control bit: IORIGHT_half_column_clock_enable_4

 (13 5)  (659 197)  (659 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (5 6)  (651 198)  (651 198)  routing T_13_12.span4_vert_b_15 <X> T_13_12.lc_trk_g0_7
 (7 6)  (653 198)  (653 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (654 198)  (654 198)  routing T_13_12.span4_vert_b_15 <X> T_13_12.lc_trk_g0_7
 (13 10)  (659 202)  (659 202)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (663 202)  (663 202)  IOB_1 IO Functioning bit
 (12 11)  (658 203)  (658 203)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (659 203)  (659 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (652 204)  (652 204)  routing T_13_12.span12_horz_21 <X> T_13_12.lc_trk_g1_5
 (7 12)  (653 204)  (653 204)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_21 lc_trk_g1_5
 (8 13)  (654 205)  (654 205)  routing T_13_12.span12_horz_21 <X> T_13_12.lc_trk_g1_5
 (17 13)  (663 205)  (663 205)  IOB_1 IO Functioning bit
 (14 14)  (660 206)  (660 206)  routing T_13_12.glb_netwk_4 <X> T_13_12.wire_io_cluster/io_1/outclk
 (16 14)  (662 206)  (662 206)  IOB_1 IO Functioning bit
 (15 15)  (661 207)  (661 207)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_4 wire_io_cluster/io_1/outclk


IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



LogicTile_2_11

 (3 4)  (75 180)  (75 180)  routing T_2_11.sp12_v_b_0 <X> T_2_11.sp12_h_r_0
 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_v_b_0 <X> T_2_11.sp12_h_r_0


RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



LogicTile_5_11

 (5 4)  (227 180)  (227 180)  routing T_5_11.sp4_v_b_9 <X> T_5_11.sp4_h_r_3
 (4 5)  (226 181)  (226 181)  routing T_5_11.sp4_v_b_9 <X> T_5_11.sp4_h_r_3
 (6 5)  (228 181)  (228 181)  routing T_5_11.sp4_v_b_9 <X> T_5_11.sp4_h_r_3


LogicTile_9_11

 (5 8)  (447 184)  (447 184)  routing T_9_11.sp4_h_l_38 <X> T_9_11.sp4_h_r_6
 (4 9)  (446 185)  (446 185)  routing T_9_11.sp4_h_l_38 <X> T_9_11.sp4_h_r_6


RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (17 0)  (663 176)  (663 176)  IOB_0 IO Functioning bit
 (3 1)  (649 177)  (649 177)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 179)  (663 179)  IOB_0 IO Functioning bit
 (4 4)  (650 180)  (650 180)  routing T_13_11.span4_vert_b_12 <X> T_13_11.lc_trk_g0_4
 (13 4)  (659 180)  (659 180)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (662 180)  (662 180)  IOB_0 IO Functioning bit
 (5 5)  (651 181)  (651 181)  routing T_13_11.span4_vert_b_12 <X> T_13_11.lc_trk_g0_4
 (7 5)  (653 181)  (653 181)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (659 181)  (659 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (648 182)  (648 182)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0

 (12 10)  (658 186)  (658 186)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (659 186)  (659 186)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (663 186)  (663 186)  IOB_1 IO Functioning bit
 (13 11)  (659 187)  (659 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (658 188)  (658 188)  routing T_13_11.span4_horz_43 <X> T_13_11.span4_vert_t_15
 (4 13)  (650 189)  (650 189)  routing T_13_11.span12_horz_20 <X> T_13_11.lc_trk_g1_4
 (6 13)  (652 189)  (652 189)  routing T_13_11.span12_horz_20 <X> T_13_11.lc_trk_g1_4
 (7 13)  (653 189)  (653 189)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_20 lc_trk_g1_4
 (17 13)  (663 189)  (663 189)  IOB_1 IO Functioning bit
 (14 14)  (660 190)  (660 190)  routing T_13_11.glb_netwk_4 <X> T_13_11.wire_io_cluster/io_1/outclk
 (16 14)  (662 190)  (662 190)  IOB_1 IO Functioning bit
 (15 15)  (661 191)  (661 191)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_4 wire_io_cluster/io_1/outclk


IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



LogicTile_6_10

 (8 0)  (284 160)  (284 160)  routing T_6_10.sp4_v_b_1 <X> T_6_10.sp4_h_r_1
 (9 0)  (285 160)  (285 160)  routing T_6_10.sp4_v_b_1 <X> T_6_10.sp4_h_r_1


RAM_Tile_10_10

 (8 0)  (504 160)  (504 160)  routing T_10_10.sp4_h_l_36 <X> T_10_10.sp4_h_r_1


IO_Tile_13_10

 (12 0)  (658 160)  (658 160)  routing T_13_10.span4_horz_25 <X> T_13_10.span4_vert_t_12
 (3 1)  (649 161)  (649 161)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 166)  (648 166)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 147)  (0 147)  IOB_0 IO Functioning bit
 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: GIOLEFT1_REN_1

 (0 3)  (17 131)  (17 131)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 131)  (0 131)  IOB_0 IO Functioning bit
 (3 9)  (14 137)  (14 137)  IO control bit: GIOLEFT1_IE_0



LogicTile_1_8

 (13 4)  (31 132)  (31 132)  routing T_1_8.sp4_h_l_40 <X> T_1_8.sp4_v_b_5
 (12 5)  (30 133)  (30 133)  routing T_1_8.sp4_h_l_40 <X> T_1_8.sp4_v_b_5


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_2_7

 (15 0)  (87 112)  (87 112)  routing T_2_7.bot_op_1 <X> T_2_7.lc_trk_g0_1
 (17 0)  (89 112)  (89 112)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 1)  (94 113)  (94 113)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 113)  (96 113)  routing T_2_7.bot_op_2 <X> T_2_7.lc_trk_g0_2
 (22 4)  (94 116)  (94 116)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (96 116)  (96 116)  routing T_2_7.bot_op_3 <X> T_2_7.lc_trk_g1_3
 (26 4)  (98 116)  (98 116)  routing T_2_7.lc_trk_g1_5 <X> T_2_7.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 116)  (101 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 116)  (103 116)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 116)  (104 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 116)  (106 116)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 116)  (108 116)  LC_2 Logic Functioning bit
 (38 4)  (110 116)  (110 116)  LC_2 Logic Functioning bit
 (41 4)  (113 116)  (113 116)  LC_2 Logic Functioning bit
 (43 4)  (115 116)  (115 116)  LC_2 Logic Functioning bit
 (46 4)  (118 116)  (118 116)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (99 117)  (99 117)  routing T_2_7.lc_trk_g1_5 <X> T_2_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 117)  (101 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (109 117)  (109 117)  LC_2 Logic Functioning bit
 (39 5)  (111 117)  (111 117)  LC_2 Logic Functioning bit
 (41 5)  (113 117)  (113 117)  LC_2 Logic Functioning bit
 (43 5)  (115 117)  (115 117)  LC_2 Logic Functioning bit
 (14 6)  (86 118)  (86 118)  routing T_2_7.sp4_v_b_4 <X> T_2_7.lc_trk_g1_4
 (15 6)  (87 118)  (87 118)  routing T_2_7.bot_op_5 <X> T_2_7.lc_trk_g1_5
 (17 6)  (89 118)  (89 118)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (16 7)  (88 119)  (88 119)  routing T_2_7.sp4_v_b_4 <X> T_2_7.lc_trk_g1_4
 (17 7)  (89 119)  (89 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (17 8)  (89 120)  (89 120)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (90 120)  (90 120)  routing T_2_7.bnl_op_1 <X> T_2_7.lc_trk_g2_1
 (27 8)  (99 120)  (99 120)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 120)  (101 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 120)  (102 120)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 120)  (104 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 120)  (105 120)  routing T_2_7.lc_trk_g2_1 <X> T_2_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 120)  (108 120)  LC_4 Logic Functioning bit
 (38 8)  (110 120)  (110 120)  LC_4 Logic Functioning bit
 (52 8)  (124 120)  (124 120)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (90 121)  (90 121)  routing T_2_7.bnl_op_1 <X> T_2_7.lc_trk_g2_1
 (26 9)  (98 121)  (98 121)  routing T_2_7.lc_trk_g1_3 <X> T_2_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 121)  (99 121)  routing T_2_7.lc_trk_g1_3 <X> T_2_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 121)  (101 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 121)  (108 121)  LC_4 Logic Functioning bit
 (37 9)  (109 121)  (109 121)  LC_4 Logic Functioning bit
 (38 9)  (110 121)  (110 121)  LC_4 Logic Functioning bit
 (39 9)  (111 121)  (111 121)  LC_4 Logic Functioning bit
 (40 9)  (112 121)  (112 121)  LC_4 Logic Functioning bit
 (42 9)  (114 121)  (114 121)  LC_4 Logic Functioning bit
 (26 10)  (98 122)  (98 122)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 122)  (101 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 122)  (104 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 122)  (105 122)  routing T_2_7.lc_trk_g3_3 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 122)  (106 122)  routing T_2_7.lc_trk_g3_3 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 122)  (108 122)  LC_5 Logic Functioning bit
 (38 10)  (110 122)  (110 122)  LC_5 Logic Functioning bit
 (52 10)  (124 122)  (124 122)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (99 123)  (99 123)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 123)  (101 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 123)  (102 123)  routing T_2_7.lc_trk_g0_2 <X> T_2_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 123)  (103 123)  routing T_2_7.lc_trk_g3_3 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 123)  (108 123)  LC_5 Logic Functioning bit
 (37 11)  (109 123)  (109 123)  LC_5 Logic Functioning bit
 (38 11)  (110 123)  (110 123)  LC_5 Logic Functioning bit
 (39 11)  (111 123)  (111 123)  LC_5 Logic Functioning bit
 (41 11)  (113 123)  (113 123)  LC_5 Logic Functioning bit
 (43 11)  (115 123)  (115 123)  LC_5 Logic Functioning bit
 (22 12)  (94 124)  (94 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_5_7

 (5 15)  (227 127)  (227 127)  routing T_5_7.sp4_h_l_44 <X> T_5_7.sp4_v_t_44


RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: BIOLEFT_REN_0

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_1_6

 (25 0)  (43 96)  (43 96)  routing T_1_6.lft_op_2 <X> T_1_6.lc_trk_g0_2
 (27 0)  (45 96)  (45 96)  routing T_1_6.lc_trk_g1_0 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 96)  (47 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 96)  (49 96)  routing T_1_6.lc_trk_g2_5 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 96)  (50 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 96)  (51 96)  routing T_1_6.lc_trk_g2_5 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 96)  (54 96)  LC_0 Logic Functioning bit
 (37 0)  (55 96)  (55 96)  LC_0 Logic Functioning bit
 (38 0)  (56 96)  (56 96)  LC_0 Logic Functioning bit
 (39 0)  (57 96)  (57 96)  LC_0 Logic Functioning bit
 (15 1)  (33 97)  (33 97)  routing T_1_6.sp4_v_t_5 <X> T_1_6.lc_trk_g0_0
 (16 1)  (34 97)  (34 97)  routing T_1_6.sp4_v_t_5 <X> T_1_6.lc_trk_g0_0
 (17 1)  (35 97)  (35 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (40 97)  (40 97)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (42 97)  (42 97)  routing T_1_6.lft_op_2 <X> T_1_6.lc_trk_g0_2
 (26 1)  (44 97)  (44 97)  routing T_1_6.lc_trk_g0_2 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 97)  (47 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (40 1)  (58 97)  (58 97)  LC_0 Logic Functioning bit
 (41 1)  (59 97)  (59 97)  LC_0 Logic Functioning bit
 (42 1)  (60 97)  (60 97)  LC_0 Logic Functioning bit
 (43 1)  (61 97)  (61 97)  LC_0 Logic Functioning bit
 (29 2)  (47 98)  (47 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 98)  (49 98)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 98)  (50 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 98)  (52 98)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (41 2)  (59 98)  (59 98)  LC_1 Logic Functioning bit
 (43 2)  (61 98)  (61 98)  LC_1 Logic Functioning bit
 (27 3)  (45 99)  (45 99)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 99)  (46 99)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 99)  (47 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (54 99)  (54 99)  LC_1 Logic Functioning bit
 (37 3)  (55 99)  (55 99)  LC_1 Logic Functioning bit
 (38 3)  (56 99)  (56 99)  LC_1 Logic Functioning bit
 (39 3)  (57 99)  (57 99)  LC_1 Logic Functioning bit
 (26 4)  (44 100)  (44 100)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 100)  (45 100)  routing T_1_6.lc_trk_g1_0 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 100)  (47 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 100)  (50 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 100)  (51 100)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 100)  (52 100)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 100)  (55 100)  LC_2 Logic Functioning bit
 (39 4)  (57 100)  (57 100)  LC_2 Logic Functioning bit
 (41 4)  (59 100)  (59 100)  LC_2 Logic Functioning bit
 (43 4)  (61 100)  (61 100)  LC_2 Logic Functioning bit
 (15 5)  (33 101)  (33 101)  routing T_1_6.sp4_v_t_5 <X> T_1_6.lc_trk_g1_0
 (16 5)  (34 101)  (34 101)  routing T_1_6.sp4_v_t_5 <X> T_1_6.lc_trk_g1_0
 (17 5)  (35 101)  (35 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (45 101)  (45 101)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 101)  (47 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (55 101)  (55 101)  LC_2 Logic Functioning bit
 (39 5)  (57 101)  (57 101)  LC_2 Logic Functioning bit
 (41 5)  (59 101)  (59 101)  LC_2 Logic Functioning bit
 (43 5)  (61 101)  (61 101)  LC_2 Logic Functioning bit
 (46 5)  (64 101)  (64 101)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (16 6)  (34 102)  (34 102)  routing T_1_6.sp4_v_b_5 <X> T_1_6.lc_trk_g1_5
 (17 6)  (35 102)  (35 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (36 102)  (36 102)  routing T_1_6.sp4_v_b_5 <X> T_1_6.lc_trk_g1_5
 (16 10)  (34 106)  (34 106)  routing T_1_6.sp4_v_t_16 <X> T_1_6.lc_trk_g2_5
 (17 10)  (35 106)  (35 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (36 106)  (36 106)  routing T_1_6.sp4_v_t_16 <X> T_1_6.lc_trk_g2_5
 (26 10)  (44 106)  (44 106)  routing T_1_6.lc_trk_g2_5 <X> T_1_6.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 106)  (47 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 106)  (50 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (59 106)  (59 106)  LC_5 Logic Functioning bit
 (43 10)  (61 106)  (61 106)  LC_5 Logic Functioning bit
 (28 11)  (46 107)  (46 107)  routing T_1_6.lc_trk_g2_5 <X> T_1_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 107)  (47 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 107)  (49 107)  routing T_1_6.lc_trk_g0_2 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 107)  (54 107)  LC_5 Logic Functioning bit
 (37 11)  (55 107)  (55 107)  LC_5 Logic Functioning bit
 (38 11)  (56 107)  (56 107)  LC_5 Logic Functioning bit
 (39 11)  (57 107)  (57 107)  LC_5 Logic Functioning bit
 (8 12)  (26 108)  (26 108)  routing T_1_6.sp4_v_b_10 <X> T_1_6.sp4_h_r_10
 (9 12)  (27 108)  (27 108)  routing T_1_6.sp4_v_b_10 <X> T_1_6.sp4_h_r_10
 (14 12)  (32 108)  (32 108)  routing T_1_6.bnl_op_0 <X> T_1_6.lc_trk_g3_0
 (14 13)  (32 109)  (32 109)  routing T_1_6.bnl_op_0 <X> T_1_6.lc_trk_g3_0
 (17 13)  (35 109)  (35 109)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0


LogicTile_2_6

 (14 0)  (86 96)  (86 96)  routing T_2_6.lft_op_0 <X> T_2_6.lc_trk_g0_0
 (15 0)  (87 96)  (87 96)  routing T_2_6.sp4_v_b_17 <X> T_2_6.lc_trk_g0_1
 (16 0)  (88 96)  (88 96)  routing T_2_6.sp4_v_b_17 <X> T_2_6.lc_trk_g0_1
 (17 0)  (89 96)  (89 96)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (27 0)  (99 96)  (99 96)  routing T_2_6.lc_trk_g3_0 <X> T_2_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 96)  (100 96)  routing T_2_6.lc_trk_g3_0 <X> T_2_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 96)  (101 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (107 96)  (107 96)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.input_2_0
 (44 0)  (116 96)  (116 96)  LC_0 Logic Functioning bit
 (15 1)  (87 97)  (87 97)  routing T_2_6.lft_op_0 <X> T_2_6.lc_trk_g0_0
 (17 1)  (89 97)  (89 97)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (94 97)  (94 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (97 97)  (97 97)  routing T_2_6.sp4_r_v_b_33 <X> T_2_6.lc_trk_g0_2
 (32 1)  (104 97)  (104 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (105 97)  (105 97)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.input_2_0
 (34 1)  (106 97)  (106 97)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.input_2_0
 (35 1)  (107 97)  (107 97)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.input_2_0
 (21 2)  (93 98)  (93 98)  routing T_2_6.sp4_h_l_10 <X> T_2_6.lc_trk_g0_7
 (22 2)  (94 98)  (94 98)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (95 98)  (95 98)  routing T_2_6.sp4_h_l_10 <X> T_2_6.lc_trk_g0_7
 (24 2)  (96 98)  (96 98)  routing T_2_6.sp4_h_l_10 <X> T_2_6.lc_trk_g0_7
 (28 2)  (100 98)  (100 98)  routing T_2_6.lc_trk_g2_2 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 98)  (101 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 98)  (104 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (107 98)  (107 98)  routing T_2_6.lc_trk_g2_7 <X> T_2_6.input_2_1
 (36 2)  (108 98)  (108 98)  LC_1 Logic Functioning bit
 (39 2)  (111 98)  (111 98)  LC_1 Logic Functioning bit
 (41 2)  (113 98)  (113 98)  LC_1 Logic Functioning bit
 (42 2)  (114 98)  (114 98)  LC_1 Logic Functioning bit
 (44 2)  (116 98)  (116 98)  LC_1 Logic Functioning bit
 (14 3)  (86 99)  (86 99)  routing T_2_6.sp12_h_r_20 <X> T_2_6.lc_trk_g0_4
 (16 3)  (88 99)  (88 99)  routing T_2_6.sp12_h_r_20 <X> T_2_6.lc_trk_g0_4
 (17 3)  (89 99)  (89 99)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 3)  (93 99)  (93 99)  routing T_2_6.sp4_h_l_10 <X> T_2_6.lc_trk_g0_7
 (30 3)  (102 99)  (102 99)  routing T_2_6.lc_trk_g2_2 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 99)  (104 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (105 99)  (105 99)  routing T_2_6.lc_trk_g2_7 <X> T_2_6.input_2_1
 (35 3)  (107 99)  (107 99)  routing T_2_6.lc_trk_g2_7 <X> T_2_6.input_2_1
 (36 3)  (108 99)  (108 99)  LC_1 Logic Functioning bit
 (39 3)  (111 99)  (111 99)  LC_1 Logic Functioning bit
 (41 3)  (113 99)  (113 99)  LC_1 Logic Functioning bit
 (42 3)  (114 99)  (114 99)  LC_1 Logic Functioning bit
 (15 4)  (87 100)  (87 100)  routing T_2_6.sp4_h_l_4 <X> T_2_6.lc_trk_g1_1
 (16 4)  (88 100)  (88 100)  routing T_2_6.sp4_h_l_4 <X> T_2_6.lc_trk_g1_1
 (17 4)  (89 100)  (89 100)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (90 100)  (90 100)  routing T_2_6.sp4_h_l_4 <X> T_2_6.lc_trk_g1_1
 (27 4)  (99 100)  (99 100)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 100)  (101 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 100)  (102 100)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 100)  (104 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 100)  (108 100)  LC_2 Logic Functioning bit
 (39 4)  (111 100)  (111 100)  LC_2 Logic Functioning bit
 (41 4)  (113 100)  (113 100)  LC_2 Logic Functioning bit
 (42 4)  (114 100)  (114 100)  LC_2 Logic Functioning bit
 (44 4)  (116 100)  (116 100)  LC_2 Logic Functioning bit
 (18 5)  (90 101)  (90 101)  routing T_2_6.sp4_h_l_4 <X> T_2_6.lc_trk_g1_1
 (30 5)  (102 101)  (102 101)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 101)  (104 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (107 101)  (107 101)  routing T_2_6.lc_trk_g0_2 <X> T_2_6.input_2_2
 (36 5)  (108 101)  (108 101)  LC_2 Logic Functioning bit
 (39 5)  (111 101)  (111 101)  LC_2 Logic Functioning bit
 (41 5)  (113 101)  (113 101)  LC_2 Logic Functioning bit
 (42 5)  (114 101)  (114 101)  LC_2 Logic Functioning bit
 (15 6)  (87 102)  (87 102)  routing T_2_6.lft_op_5 <X> T_2_6.lc_trk_g1_5
 (17 6)  (89 102)  (89 102)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (90 102)  (90 102)  routing T_2_6.lft_op_5 <X> T_2_6.lc_trk_g1_5
 (25 6)  (97 102)  (97 102)  routing T_2_6.wire_logic_cluster/lc_6/out <X> T_2_6.lc_trk_g1_6
 (27 6)  (99 102)  (99 102)  routing T_2_6.lc_trk_g1_1 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 102)  (101 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 102)  (104 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (107 102)  (107 102)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.input_2_3
 (36 6)  (108 102)  (108 102)  LC_3 Logic Functioning bit
 (39 6)  (111 102)  (111 102)  LC_3 Logic Functioning bit
 (41 6)  (113 102)  (113 102)  LC_3 Logic Functioning bit
 (42 6)  (114 102)  (114 102)  LC_3 Logic Functioning bit
 (44 6)  (116 102)  (116 102)  LC_3 Logic Functioning bit
 (22 7)  (94 103)  (94 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (32 7)  (104 103)  (104 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (107 103)  (107 103)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.input_2_3
 (36 7)  (108 103)  (108 103)  LC_3 Logic Functioning bit
 (39 7)  (111 103)  (111 103)  LC_3 Logic Functioning bit
 (41 7)  (113 103)  (113 103)  LC_3 Logic Functioning bit
 (42 7)  (114 103)  (114 103)  LC_3 Logic Functioning bit
 (26 8)  (98 104)  (98 104)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 104)  (101 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 104)  (104 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 104)  (108 104)  LC_4 Logic Functioning bit
 (38 8)  (110 104)  (110 104)  LC_4 Logic Functioning bit
 (39 8)  (111 104)  (111 104)  LC_4 Logic Functioning bit
 (41 8)  (113 104)  (113 104)  LC_4 Logic Functioning bit
 (42 8)  (114 104)  (114 104)  LC_4 Logic Functioning bit
 (43 8)  (115 104)  (115 104)  LC_4 Logic Functioning bit
 (22 9)  (94 105)  (94 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (97 105)  (97 105)  routing T_2_6.sp4_r_v_b_34 <X> T_2_6.lc_trk_g2_2
 (27 9)  (99 105)  (99 105)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 105)  (101 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 105)  (104 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (39 9)  (111 105)  (111 105)  LC_4 Logic Functioning bit
 (42 9)  (114 105)  (114 105)  LC_4 Logic Functioning bit
 (46 9)  (118 105)  (118 105)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (93 106)  (93 106)  routing T_2_6.wire_logic_cluster/lc_7/out <X> T_2_6.lc_trk_g2_7
 (22 10)  (94 106)  (94 106)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (100 106)  (100 106)  routing T_2_6.lc_trk_g2_2 <X> T_2_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 106)  (101 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 106)  (103 106)  routing T_2_6.lc_trk_g0_4 <X> T_2_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 106)  (104 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (113 106)  (113 106)  LC_5 Logic Functioning bit
 (43 10)  (115 106)  (115 106)  LC_5 Logic Functioning bit
 (27 11)  (99 107)  (99 107)  routing T_2_6.lc_trk_g3_0 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 107)  (100 107)  routing T_2_6.lc_trk_g3_0 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 107)  (101 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 107)  (102 107)  routing T_2_6.lc_trk_g2_2 <X> T_2_6.wire_logic_cluster/lc_5/in_1
 (36 11)  (108 107)  (108 107)  LC_5 Logic Functioning bit
 (37 11)  (109 107)  (109 107)  LC_5 Logic Functioning bit
 (38 11)  (110 107)  (110 107)  LC_5 Logic Functioning bit
 (39 11)  (111 107)  (111 107)  LC_5 Logic Functioning bit
 (27 12)  (99 108)  (99 108)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 108)  (100 108)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 108)  (101 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 108)  (102 108)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 108)  (104 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 108)  (105 108)  routing T_2_6.lc_trk_g3_0 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 108)  (106 108)  routing T_2_6.lc_trk_g3_0 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 108)  (109 108)  LC_6 Logic Functioning bit
 (39 12)  (111 108)  (111 108)  LC_6 Logic Functioning bit
 (41 12)  (113 108)  (113 108)  LC_6 Logic Functioning bit
 (43 12)  (115 108)  (115 108)  LC_6 Logic Functioning bit
 (17 13)  (89 109)  (89 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (98 109)  (98 109)  routing T_2_6.lc_trk_g0_2 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 109)  (101 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 109)  (102 109)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (37 13)  (109 109)  (109 109)  LC_6 Logic Functioning bit
 (39 13)  (111 109)  (111 109)  LC_6 Logic Functioning bit
 (41 13)  (113 109)  (113 109)  LC_6 Logic Functioning bit
 (43 13)  (115 109)  (115 109)  LC_6 Logic Functioning bit
 (22 14)  (94 110)  (94 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (100 110)  (100 110)  routing T_2_6.lc_trk_g2_2 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 110)  (101 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 110)  (103 110)  routing T_2_6.lc_trk_g0_4 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 110)  (104 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (109 110)  (109 110)  LC_7 Logic Functioning bit
 (39 14)  (111 110)  (111 110)  LC_7 Logic Functioning bit
 (41 14)  (113 110)  (113 110)  LC_7 Logic Functioning bit
 (43 14)  (115 110)  (115 110)  LC_7 Logic Functioning bit
 (22 15)  (94 111)  (94 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (97 111)  (97 111)  routing T_2_6.sp4_r_v_b_46 <X> T_2_6.lc_trk_g3_6
 (27 15)  (99 111)  (99 111)  routing T_2_6.lc_trk_g3_0 <X> T_2_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 111)  (100 111)  routing T_2_6.lc_trk_g3_0 <X> T_2_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 111)  (101 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 111)  (102 111)  routing T_2_6.lc_trk_g2_2 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (36 15)  (108 111)  (108 111)  LC_7 Logic Functioning bit
 (38 15)  (110 111)  (110 111)  LC_7 Logic Functioning bit
 (40 15)  (112 111)  (112 111)  LC_7 Logic Functioning bit
 (42 15)  (114 111)  (114 111)  LC_7 Logic Functioning bit


LogicTile_6_6

 (10 3)  (286 99)  (286 99)  routing T_6_6.sp4_h_l_45 <X> T_6_6.sp4_v_t_36


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: BIOLEFT_REN_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_1_5



LogicTile_2_5

 (14 1)  (86 81)  (86 81)  routing T_2_5.sp12_h_r_16 <X> T_2_5.lc_trk_g0_0
 (16 1)  (88 81)  (88 81)  routing T_2_5.sp12_h_r_16 <X> T_2_5.lc_trk_g0_0
 (17 1)  (89 81)  (89 81)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (17 6)  (89 86)  (89 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (90 87)  (90 87)  routing T_2_5.sp4_r_v_b_29 <X> T_2_5.lc_trk_g1_5
 (26 10)  (98 90)  (98 90)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 90)  (101 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 90)  (103 90)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 90)  (104 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 90)  (106 90)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (41 10)  (113 90)  (113 90)  LC_5 Logic Functioning bit
 (43 10)  (115 90)  (115 90)  LC_5 Logic Functioning bit
 (27 11)  (99 91)  (99 91)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 91)  (100 91)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 91)  (101 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (108 91)  (108 91)  LC_5 Logic Functioning bit
 (37 11)  (109 91)  (109 91)  LC_5 Logic Functioning bit
 (38 11)  (110 91)  (110 91)  LC_5 Logic Functioning bit
 (39 11)  (111 91)  (111 91)  LC_5 Logic Functioning bit
 (53 11)  (125 91)  (125 91)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 15)  (86 95)  (86 95)  routing T_2_5.sp4_r_v_b_44 <X> T_2_5.lc_trk_g3_4
 (17 15)  (89 95)  (89 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control

 (13 14)  (139 94)  (139 94)  routing T_3_5.sp4_h_r_11 <X> T_3_5.sp4_v_t_46
 (12 15)  (138 95)  (138 95)  routing T_3_5.sp4_h_r_11 <X> T_3_5.sp4_v_t_46


LogicTile_4_5

 (2 12)  (170 92)  (170 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (0 0)  (17 64)  (17 64)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (3 1)  (14 65)  (14 65)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: BIOLEFT_REN_0

 (0 8)  (17 72)  (17 72)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_1_4



LogicTile_2_4



RAM_Tile_3_4

 (5 15)  (131 79)  (131 79)  routing T_3_4.sp4_h_l_44 <X> T_3_4.sp4_v_t_44
 (10 15)  (136 79)  (136 79)  routing T_3_4.sp4_h_l_40 <X> T_3_4.sp4_v_t_47


LogicTile_4_4



LogicTile_5_4



LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (0 0)  (17 48)  (17 48)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 51)  (17 51)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 51)  (0 51)  IOB_0 IO Functioning bit
 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (1 8)  (16 56)  (16 56)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (17 13)  (0 61)  (0 61)  IOB_1 IO Functioning bit


LogicTile_1_3

 (12 7)  (30 55)  (30 55)  routing T_1_3.sp4_h_l_40 <X> T_1_3.sp4_v_t_40


LogicTile_2_3

 (8 7)  (80 55)  (80 55)  routing T_2_3.sp4_h_l_41 <X> T_2_3.sp4_v_t_41


RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control

 (12 7)  (138 55)  (138 55)  routing T_3_3.sp4_h_l_40 <X> T_3_3.sp4_v_t_40
 (10 15)  (136 63)  (136 63)  routing T_3_3.sp4_h_l_40 <X> T_3_3.sp4_v_t_47


RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (0 3)  (17 35)  (17 35)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 35)  (0 35)  IOB_0 IO Functioning bit
 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



LogicTile_1_2

 (12 7)  (30 39)  (30 39)  routing T_1_2.sp4_h_l_40 <X> T_1_2.sp4_v_t_40
 (10 15)  (28 47)  (28 47)  routing T_1_2.sp4_h_l_40 <X> T_1_2.sp4_v_t_47


IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (0 2)  (330 145)  (330 145)  routing T_0_0.padin_4 <X> T_0_0.glb_netwk_4


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


