# Side Channel Attacks
This webpage presents a curated list of papers in the field of side channel attacks, countermeasure and counterattacks. 
## Papers list
1. Martin, R., Demme, J., & Sethumadhavan, S. (2012, June). Timewarp: Rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacks. In 2012 39th Annual International Symposium on Computer Architecture (ISCA) (pp. 118-129). IEEE. [Link](https://ieeexplore.ieee.org/abstract/document/6237011)
2. Page, D. (2005). Partitioned cache architecture as a side-channel defence mechanism. Cryptology ePrint Archive. [Link](https://eprint.iacr.org/2005/280)
3. Jayasinghe, D., Fernando, J., Herath, R., & Ragel, R. (2010, December). Remote cache timing attack on advanced encryption standard and countermeasures. In 2010 Fifth International Conference on Information and Automation for Sustainability (pp. 177-182). IEEE. [Link](https://ieeexplore.ieee.org/abstract/document/5715656)
4. Alam, M., & Mukhopadhyay, D. (2019, June). How secure are deep learning algorithms from side-channel based reverse engineering?. In Proceedings of the 56th Annual Design Automation Conference 2019 (pp. 1-2). [Link](https://dl.acm.org/doi/abs/10.1145/3316781.3322465)
5. Vattikonda, B. C., Das, S., & Shacham, H. (2011, October). Eliminating fine grained timers in Xen. In Proceedings of the 3rd ACM workshop on Cloud computing security workshop (pp. 41-46). [Link](https://dl.acm.org/doi/abs/10.1145/2046660.2046671)
6. Dhavlle, A., Mehta, R., Rafatirad, S., Homayoun, H., & Dinakarrao, S. M. P. (2020, March). Entropy-shield: Side-channel entropy maximization for timing-based side-channel attacks. In 2020 21st International Symposium on Quality Electronic Design (ISQED) (pp. 161-166). IEEE. [Link](https://ieeexplore.ieee.org/abstract/document/9137008)
7. de Ch√©risey, E., Guilley, S., Rioul, O., & Piantanida, P. (2019). Best information is most successful. Cryptology ePrint Archive. [Link](https://eprint.iacr.org/2019/491)
8. Qureshi, M. K. (2019, June). New attacks and defense for encrypted-address cache. In 2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture (ISCA) (pp. 360-371). IEEE. [Link](https://ieeexplore.ieee.org/abstract/document/8980326)
9. Werner, M., Unterluggauer, T., Giner, L., Schwarz, M., Gruss, D., & Mangard, S. (2019). {ScatterCache}: Thwarting Cache Attacks via Cache Set Randomization. In 28th USENIX Security Symposium (USENIX Security 19) (pp. 675-692). [Link](https://www.usenix.org/conference/usenixsecurity19/presentation/werner)
10. Wang, H., Sayadi, H., Mohsenin, T., Zhao, L., Sasan, A., Rafatirad, S., & Homayoun, H. (2020, March). Mitigating cache-based side-channel attacks through randomization: A comprehensive system and architecture level analysis. In 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE) (pp. 1414-1419). IEEE. [Link](https://ieeexplore.ieee.org/abstract/document/9116340)
11. Liu, F., & Lee, R. B. (2014, December). Random fill cache architecture. In 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture (pp. 203-215). IEEE.[Link](https://class.ece.iastate.edu/tyagi/cpre581/papers/Micro14CacheRandomFill.pdf)
12. Gruss, D., Spreitzer, R., & Mangard, S. (2015). Cache Template Attacks: Automating Attacks on Inclusive {Last-Level} Caches. In 24th USENIX Security Symposium (USENIX Security 15) (pp. 897-912). [Link](https://www.usenix.org/conference/usenixsecurity15/technical-sessions/presentation/gruss)
13. Song, W., Li, B., Xue, Z., Li, Z., Wang, W., & Liu, P. (2021, May). Randomized last-level caches are still vulnerable to cache side-channel attacks! But we can fix it. In 2021 IEEE Symposium on Security and Privacy (SP) (pp. 955-969). IEEE. [Link](https://ieeexplore.ieee.org/abstract/document/9519409)
14. Song, W., & Liu, P. (2019). Dynamically Finding Minimal Eviction Sets Can Be Quicker Than You Think for {Side-Channel} Attacks against the {LLC}. In 22nd International Symposium on Research in Attacks, Intrusions and Defenses (RAID 2019) (pp. 427-442). [Link](https://www.usenix.org/conference/raid2019/presentation/song)
15. Bodduna, R., Ganesan, V., Slpsk, P., Veezhinathan, K., & Rebeiro, C. (2020). Brutus: Refuting the security claims of the cache timing randomization countermeasure proposed in ceaser. IEEE Computer Architecture Letters, 19(1), 9-12. [Link](https://ieeexplore.ieee.org/abstract/document/8950094)
16. Bhattacharya, S., Rebeiro, C., & Mukhopadhyay, D. (2013, June). Unraveling timewarp: What all the fuzz is about?. In Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy (pp. 1-8). [Link](https://dl.acm.org/doi/abs/10.1145/2487726.2487734)

## Code
