====================================================================================================
Lint Progress Report
Questa Lint  Version 2021.1 4558100 win64 28-Jan-2021

Timestamp            : Sun Mar  9 17:37:21 2025
Description          : Reports real-time progress of the design checks and provides checks summary 
               For intermediate results, please refer lint.rpt

Stage 1 (Pre Design Elaboration)  : Completed   ########## 100%[3 checks]
Stage 2 (Design Elaboration)      : Completed   ########## 100%[124 checks]
Stage 3 (Post Design Elaboration) : Completed   ########## 100%[27 checks]
Stage 4 (Design Synthesis)        : Completed   ########## 100%[5 checks]
Stage 5 (Post Design Synthesis)   : Completed   ########## 100%[20 checks]
                     
Total Progress : 100% [179/179 checks]
====================================================================================================


Stage 1 of 5 (3 checks completed)
----------------------------------
  sensitivity_list_signal_repeated               gen_label_duplicate                            violations_suppressed                        
Stage 2 of 5 (124 checks completed)
------------------------------------
  case_nested                                    case_others_null                               case_item_invalid                            
  assign_width_overflow                          concurrent_block_with_duplicate_assign         seq_block_has_duplicate_assign               
  assign_with_multi_arith_operations             var_released_without_force                     var_forced_without_release                   
  nonblocking_assign_and_delay_in_always         sim_synth_mismatch_assign_event                assigns_mixed_in_always_block                
  assign_chain                                   var_deassign_without_assign                    var_assign_without_deassign                  
  blocking_assign_in_seq_block                   nonblocking_assign_in_combo_block              assign_width_underflow                       
  task_has_event_and_output                      task_has_event_and_input                       line_char_large                              
  while_loop_iteration_limit                     string_has_control_char                        func_expr_input_size_mismatch                
  signed_unsigned_mixed_expr                     div_mod_rem_operand_complex_expr               part_select_illegal                          
  div_mod_rhs_zero                               condition_const                                conversion_to_stdlogicvector_invalid         
  condition_has_assign                           func_input_width_mismatch                      conditional_operator_nested                  
  comparison_has_real_operand                    operand_redundant                              condition_is_multi_bit                       
  expr_operands_width_mismatch                   comparison_width_mismatch                      sim_synth_mismatch_tristate_compare          
  synopsys_attribute                             loop_without_break                             delay_not_int                                
  delay_has_x_z                                  delay_negative                                 delay_var                                    
  var_index_range_insufficient                   index_x_z                                      data_type_bit_select_invalid                 
  reduction_operator_on_single_bit               logical_not_on_multi_bit                       logical_operator_on_multi_bit                
  ordered_port_connection                        data_type_std_ulogic                           inst_param_width_overflow                    
  parameter_count_large                          signal_assign_in_multi_initial                 multi_ports_in_single_line                   
  process_exceeds_line_limit                     reference_event_without_edge                   always_exceeds_line_limit                    
  data_event_has_edge                            process_signal_assign_large                    always_signal_assign_large                   
  identifier_with_error_warning                  delay_without_timescale                        enum_decl_invalid                            
  var_name_duplicate                             sim_synth_mismatch_shared_var                  std_logic_vector_without_range               
  inout_port_exists                              loop_index_not_int                             two_state_data_type                          
  always_without_event                           if_else_if_can_be_case                         if_stmt_shares_arithmetic_operator           
  signal_with_negative_value                     tristate_not_at_top_level                      gen_loop_index_not_int                       
  gen_inst_label_duplicate                       if_stmt_with_arith_expr                        tristate_enable_with_expr                    
  selected_signal_stmt                           process_without_event                          condition_has_implicit_x                     
  loop_index_modified                            else_condition_dangling                        func_bit_not_set                             
  func_return_range_fixed                        func_nonblocking_assign                        func_return_before_last_stmt                 
  timescales_differ                              module_with_duplicate_ports                    module_with_null_port                        
  std_packages_mixed                             reset_set_with_both_polarity                   reset_set_non_const_assign                   
  flop_output_in_initial                         async_reset_active_high                        process_has_inconsistent_async_control       
  always_has_inconsistent_async_control          reset_polarity_mismatch                        sync_read_as_async                           
  bus_bit_as_clk                                 clock_in_wait_stmt                             func_sets_global_var                         
  task_sets_global_var                           port_conn_is_expression                        clk_port_conn_complex                        
  reset_port_connection_static                   parameter_name_duplicate                       inst_port_width_mismatch                     
  delay_in_non_flop_expr                         shared_variable_in_multi_process               bus_bits_in_multi_seq_blocks                 
  process_var_assign_disorder                    var_read_before_set                            for_stmt_with_complex_logic                  
  case_with_memory_output                        if_with_memory_output                          bit_order_reversed                           
  memory_not_set                                 memory_redefined                               package_excluded                             
  library_excluded                             
Stage 3 of 5 (27 checks completed)
-----------------------------------
  case_item_not_const                            case_with_x_z                                  casez_has_x                                  
  casez                                          casex                                          case_select_const                            
  loop_index_in_multi_always_blocks              sensitivity_list_edge_multi_bit                sensitivity_list_operator_unexpected         
  sensitivity_list_var_missing                   sensitivity_list_var_modified                  inout_port_not_set                           
  input_port_set                                 loop_condition_const                           loop_var_not_in_condition                    
  loop_var_not_in_init                           loop_step_incorrect                            case_eq_operator                             
  assigns_mixed                                  synth_pragma_prefix_missing                    comment_has_control_char                     
  pragma_coverage_off_nested                     pragma_translate_on_nested                     pragma_translate_off_nested                  
  unsynth_dc_shell_script                        comment_not_in_english                         synth_pragma_prefix_invalid                  
Stage 4 of 5 (5 checks completed)
----------------------------------
  unconnected_inst                               unconnected_inst_input                         unloaded_input_port                          
  undriven_signal                                multi_driven_signal                          
Stage 5 of 5 (20 checks completed)
-----------------------------------
  undriven_latch_enable                          undriven_reg_clock                             undriven_latch_data                          
  undriven_reg_data                              mux_select_const                               flop_async_reset_const                       
  flop_redundant                                 blackbox_input_conn_inconsistent               blackbox_output_control_signal               
  signal_sync_async                              long_combinational_path                        flop_with_inverted_clock                     
  clock_signal_as_non_clock                      re_entrant_output                              combo_loop_with_latch                        
  inferred_blackbox                              user_blackbox                                  unresolved_module                            
  empty_module                                   module_has_blackbox_instance                 