	.cpu cortex-a7
	.arch armv7ve
	.fpu vfpv4

	.text

	.global main
main:
.BLOCK_0:
	SUB sp, sp, #160
	ADD VR_0, sp, #0
	ADD VR_1, sp, #32
	ADD VR_2, sp, #64
	ADD VR_3, sp, #96
	ADD VR_4, sp, #128
	MOV VR_5, VR_4
	MOV VR_6, VR_5
	MOV r2, #32
	MOV r1, #0
	MOV r0, VR_6
	BL memset
	MOV VR_7, VR_3
	MOV VR_8, VR_7
	MOV r2, #32
	MOV r1, #0
	MOV r0, VR_8
	BL memset
	MOV VR_9, #1
	STR VR_9, [VR_8]
	ADD VR_10, VR_8, #4
	MOV VR_11, #2
	STR VR_11, [VR_10]
	ADD VR_12, VR_8, #8
	MOV VR_13, #3
	STR VR_13, [VR_12]
	ADD VR_14, VR_8, #12
	MOV VR_15, #4
	STR VR_15, [VR_14]
	ADD VR_16, VR_8, #16
	MOV VR_17, #5
	STR VR_17, [VR_16]
	ADD VR_18, VR_8, #20
	MOV VR_19, #6
	STR VR_19, [VR_18]
	ADD VR_20, VR_8, #24
	MOV VR_21, #7
	STR VR_21, [VR_20]
	ADD VR_22, VR_8, #28
	MOV VR_23, #8
	STR VR_23, [VR_22]
	MOV VR_24, VR_2
	MOV VR_25, VR_24
	MOV r2, #32
	MOV r1, #0
	MOV r0, VR_25
	BL memset
	MOV VR_26, #1
	STR VR_26, [VR_25]
	ADD VR_27, VR_25, #4
	MOV VR_28, #2
	STR VR_28, [VR_27]
	ADD VR_29, VR_25, #8
	MOV VR_30, #3
	STR VR_30, [VR_29]
	ADD VR_31, VR_25, #12
	MOV VR_32, #4
	STR VR_32, [VR_31]
	ADD VR_33, VR_25, #16
	MOV VR_34, #5
	STR VR_34, [VR_33]
	ADD VR_35, VR_25, #20
	MOV VR_36, #6
	STR VR_36, [VR_35]
	ADD VR_37, VR_25, #24
	MOV VR_38, #7
	STR VR_38, [VR_37]
	ADD VR_39, VR_25, #28
	MOV VR_40, #8
	STR VR_40, [VR_39]
	MOV VR_41, VR_1
	MOV VR_42, VR_41
	MOV r2, #32
	MOV r1, #0
	MOV r0, VR_42
	BL memset
	MOV VR_43, #1
	STR VR_43, [VR_42]
	ADD VR_44, VR_42, #4
	MOV VR_45, #2
	STR VR_45, [VR_44]
	ADD VR_46, VR_42, #8
	MOV VR_47, #3
	STR VR_47, [VR_46]
	ADD VR_48, VR_42, #16
	MOV VR_49, #5
	STR VR_49, [VR_48]
	ADD VR_50, VR_42, #24
	MOV VR_51, #7
	STR VR_51, [VR_50]
	ADD VR_52, VR_42, #28
	MOV VR_53, #8
	STR VR_53, [VR_52]
	ADD VR_54, VR_1, #16
	ADD VR_55, VR_54, #4
	LDR VR_56, [VR_55]
	ADD VR_57, VR_2, #16
	ADD VR_58, VR_57, #4
	LDR VR_59, [VR_58]
	MOV VR_60, VR_0
	MOV VR_61, VR_60
	MOV r2, #32
	MOV r1, #0
	MOV r0, VR_61
	BL memset
	STR VR_56, [VR_61]
	ADD VR_62, VR_61, #4
	STR VR_59, [VR_62]
	ADD VR_63, VR_61, #8
	MOV VR_64, #3
	STR VR_64, [VR_63]
	ADD VR_65, VR_61, #12
	MOV VR_66, #4
	STR VR_66, [VR_65]
	ADD VR_67, VR_61, #16
	MOV VR_68, #5
	STR VR_68, [VR_67]
	ADD VR_69, VR_61, #20
	MOV VR_70, #6
	STR VR_70, [VR_69]
	ADD VR_71, VR_61, #24
	MOV VR_72, #7
	STR VR_72, [VR_71]
	ADD VR_73, VR_61, #28
	MOV VR_74, #8
	STR VR_74, [VR_73]
	ADD VR_75, VR_0, #24
	ADD VR_76, VR_75, #4
	LDR VR_77, [VR_76]
	MOV VR_78, VR_0
	MOV VR_79, VR_78
	LDR VR_80, [VR_79]
	ADD VR_81, VR_77, VR_80
	MOV VR_82, VR_0
	ADD VR_83, VR_82, #4
	LDR VR_84, [VR_83]
	ADD VR_85, VR_81, VR_84
	ADD VR_86, VR_4, #16
	MOV VR_87, VR_86
	LDR VR_88, [VR_87]
	ADD VR_89, VR_85, VR_88
	MOV r0, VR_89
	ADD sp, sp, #160
	POP {pc}
.BLOCK_1:
	MOV r0, #0
	ADD sp, sp, #160
	POP {pc}


	.end
