                    ISSUE     EXE            MEM            WB        COMMIT    
Ld F1 0(R1)         [1]       [2, 2]         [3, 8]         [9]       [10]
Mult.d F2 F1 F0     [1]       [10, 14]       []             [15]      [16]
Add.d F3 F3 F2      [1]       [16, 18]       []             [19]      [20]
Mult.d F2 F1 F1     [1]       [11, 15]       []             [16]      [20]
Add.d F4 F2 F4      [2]       [17, 19]       []             [20]      [21]
Addi R1 R1 8        [2]       [3, 3]         []             [4]       [21]
Ld F1 0(R1)         [2]       [5, 5]         [9, 14]        [15]      [21]
Mult.d F2 F1 F0     [2]       [16, 20]       []             [21]      [22]
Add.d F3 F3 F2      [3]       [22, 24]       []             [25]      [26]
Mult.d F2 F1 F1     [3]       [17, 21]       []             [22]      [26]
Add.d F4 F2 F4      [3]       [23, 25]       []             [26]      [27]
Addi R1 R1 8        [3]       [5, 5]         []             [6]       [27]
Ld F1 0(R1)         [4]       [7, 7]         [15, 20]       [21]      [27]
Mult.d F2 F1 F0     [10]      [22, 26]       []             [27]      [28]
Add.d F3 F3 F2      [16]      [28, 30]       []             [31]      [32]
Mult.d F2 F1 F1     [16]      [23, 27]       []             [28]      [32]
Add.d F4 F2 F4      [17]      [29, 31]       []             [32]      [33]
