{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490901167162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490901167164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 12:12:46 2017 " "Processing started: Thu Mar 30 12:12:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490901167164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901167164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c alu_sim_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c alu_sim_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901167164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1490901167763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490901167764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee 310/altera/lab3/seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ee 310/altera/lab3/seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-behav " "Found design unit 1: seg7-behav" {  } { { "../lab3/seg7.vhd" "" { Text "I:/EE 310/altera/lab3/seg7.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901177404 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "../lab3/seg7.vhd" "" { Text "I:/EE 310/altera/lab3/seg7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901177404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behav " "Found design unit 1: alu-behav" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901177410 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901177410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sim_tb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_sim_tb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sim_tb " "Found entity 1: alu_sim_tb" {  } { { "alu_sim_tb.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim_tb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901177419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_switch-behav " "Found design unit 1: alu_switch-behav" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901177424 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_switch " "Found entity 1: alu_switch" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901177424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sim " "Found entity 1: alu_sim" {  } { { "alu_sim.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901177432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177432 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_sim_tb " "Elaborating entity \"alu_sim_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490901177829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:inst1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:inst1\"" {  } { { "alu_sim_tb.bdf" "inst1" { Schematic "I:/EE 310/altera/lab5/alu_sim_tb.bdf" { { 24 776 1000 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490901177855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_switch alu_switch:inst2 " "Elaborating entity \"alu_switch\" for hierarchy \"alu_switch:inst2\"" {  } { { "alu_sim_tb.bdf" "inst2" { Schematic "I:/EE 310/altera/lab5/alu_sim_tb.bdf" { { 184 448 680 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490901177891 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_input alu_switch.vhd(21) " "VHDL Process Statement warning at alu_switch.vhd(21): signal \"data_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490901177932 "|alu_sim_tb|alu_switch:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_input alu_switch.vhd(24) " "VHDL Process Statement warning at alu_switch.vhd(24): signal \"data_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490901177932 "|alu_sim_tb|alu_switch:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_input alu_switch.vhd(27) " "VHDL Process Statement warning at alu_switch.vhd(27): signal \"data_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490901177932 "|alu_sim_tb|alu_switch:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_input alu_switch.vhd(30) " "VHDL Process Statement warning at alu_switch.vhd(30): signal \"data_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490901177932 "|alu_sim_tb|alu_switch:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_opcode alu_switch.vhd(17) " "VHDL Process Statement warning at alu_switch.vhd(17): inferring latch(es) for signal or variable \"out_opcode\", which holds its previous value in one or more paths through the process" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490901177933 "|alu_sim_tb|alu_switch:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_ac alu_switch.vhd(17) " "VHDL Process Statement warning at alu_switch.vhd(17): inferring latch(es) for signal or variable \"out_ac\", which holds its previous value in one or more paths through the process" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490901177933 "|alu_sim_tb|alu_switch:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_mdr alu_switch.vhd(17) " "VHDL Process Statement warning at alu_switch.vhd(17): inferring latch(es) for signal or variable \"out_mdr\", which holds its previous value in one or more paths through the process" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490901177933 "|alu_sim_tb|alu_switch:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_value alu_switch.vhd(17) " "VHDL Process Statement warning at alu_switch.vhd(17): inferring latch(es) for signal or variable \"out_value\", which holds its previous value in one or more paths through the process" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490901177934 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[0\] alu_switch.vhd(17) " "Inferred latch for \"out_value\[0\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177934 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[1\] alu_switch.vhd(17) " "Inferred latch for \"out_value\[1\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177934 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[2\] alu_switch.vhd(17) " "Inferred latch for \"out_value\[2\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177934 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[3\] alu_switch.vhd(17) " "Inferred latch for \"out_value\[3\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177935 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[4\] alu_switch.vhd(17) " "Inferred latch for \"out_value\[4\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177935 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[5\] alu_switch.vhd(17) " "Inferred latch for \"out_value\[5\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177935 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[6\] alu_switch.vhd(17) " "Inferred latch for \"out_value\[6\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177935 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[7\] alu_switch.vhd(17) " "Inferred latch for \"out_value\[7\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177935 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mdr\[0\] alu_switch.vhd(17) " "Inferred latch for \"out_mdr\[0\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177935 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mdr\[1\] alu_switch.vhd(17) " "Inferred latch for \"out_mdr\[1\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177935 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mdr\[2\] alu_switch.vhd(17) " "Inferred latch for \"out_mdr\[2\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177935 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mdr\[3\] alu_switch.vhd(17) " "Inferred latch for \"out_mdr\[3\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177935 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mdr\[4\] alu_switch.vhd(17) " "Inferred latch for \"out_mdr\[4\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177935 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mdr\[5\] alu_switch.vhd(17) " "Inferred latch for \"out_mdr\[5\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177935 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mdr\[6\] alu_switch.vhd(17) " "Inferred latch for \"out_mdr\[6\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177935 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mdr\[7\] alu_switch.vhd(17) " "Inferred latch for \"out_mdr\[7\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177936 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ac\[0\] alu_switch.vhd(17) " "Inferred latch for \"out_ac\[0\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177936 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ac\[1\] alu_switch.vhd(17) " "Inferred latch for \"out_ac\[1\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177936 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ac\[2\] alu_switch.vhd(17) " "Inferred latch for \"out_ac\[2\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177936 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ac\[3\] alu_switch.vhd(17) " "Inferred latch for \"out_ac\[3\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177936 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ac\[4\] alu_switch.vhd(17) " "Inferred latch for \"out_ac\[4\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177936 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ac\[5\] alu_switch.vhd(17) " "Inferred latch for \"out_ac\[5\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177936 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ac\[6\] alu_switch.vhd(17) " "Inferred latch for \"out_ac\[6\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177936 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ac\[7\] alu_switch.vhd(17) " "Inferred latch for \"out_ac\[7\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177936 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_opcode\[0\] alu_switch.vhd(17) " "Inferred latch for \"out_opcode\[0\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177936 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_opcode\[1\] alu_switch.vhd(17) " "Inferred latch for \"out_opcode\[1\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177936 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_opcode\[2\] alu_switch.vhd(17) " "Inferred latch for \"out_opcode\[2\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177936 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_opcode\[3\] alu_switch.vhd(17) " "Inferred latch for \"out_opcode\[3\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177937 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_opcode\[4\] alu_switch.vhd(17) " "Inferred latch for \"out_opcode\[4\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177937 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_opcode\[5\] alu_switch.vhd(17) " "Inferred latch for \"out_opcode\[5\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177937 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_opcode\[6\] alu_switch.vhd(17) " "Inferred latch for \"out_opcode\[6\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177937 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_opcode\[7\] alu_switch.vhd(17) " "Inferred latch for \"out_opcode\[7\]\" at alu_switch.vhd(17)" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177937 "|alu_sim_tb|alu_switch:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst " "Elaborating entity \"alu\" for hierarchy \"alu:inst\"" {  } { { "alu_sim_tb.bdf" "inst" { Schematic "I:/EE 310/altera/lab5/alu_sim_tb.bdf" { { 184 896 1096 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490901177939 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_z alu.vhd(99) " "VHDL Process Statement warning at alu.vhd(99): signal \"temp_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490901177941 "|alu_sim_tb|alu:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "store_mem alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"store_mem\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490901177942 "|alu_sim_tb|alu:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_pc alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"load_pc\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490901177942 "|alu_sim_tb|alu:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_z alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"temp_z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490901177942 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[0\] alu.vhd(21) " "Inferred latch for \"temp_z\[0\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177944 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[1\] alu.vhd(21) " "Inferred latch for \"temp_z\[1\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177944 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[2\] alu.vhd(21) " "Inferred latch for \"temp_z\[2\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177944 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[3\] alu.vhd(21) " "Inferred latch for \"temp_z\[3\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177945 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[4\] alu.vhd(21) " "Inferred latch for \"temp_z\[4\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177945 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[5\] alu.vhd(21) " "Inferred latch for \"temp_z\[5\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177945 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[6\] alu.vhd(21) " "Inferred latch for \"temp_z\[6\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177945 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[7\] alu.vhd(21) " "Inferred latch for \"temp_z\[7\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177945 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc alu.vhd(21) " "Inferred latch for \"load_pc\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177946 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store_mem alu.vhd(21) " "Inferred latch for \"store_mem\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901177946 "|alu_sim_tb|alu:inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[7\] " "Latch alu:inst\|temp_z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_switch:inst2\|out_opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal alu_switch:inst2\|out_opcode\[2\]" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901179140 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901179140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[6\] " "Latch alu:inst\|temp_z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_switch:inst2\|out_opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal alu_switch:inst2\|out_opcode\[2\]" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901179141 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901179141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[5\] " "Latch alu:inst\|temp_z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_switch:inst2\|out_opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal alu_switch:inst2\|out_opcode\[2\]" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901179141 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901179141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[4\] " "Latch alu:inst\|temp_z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_switch:inst2\|out_opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal alu_switch:inst2\|out_opcode\[2\]" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901179141 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901179141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[3\] " "Latch alu:inst\|temp_z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_switch:inst2\|out_opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal alu_switch:inst2\|out_opcode\[2\]" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901179141 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901179141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[2\] " "Latch alu:inst\|temp_z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_switch:inst2\|out_opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal alu_switch:inst2\|out_opcode\[2\]" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901179141 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901179141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[1\] " "Latch alu:inst\|temp_z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_switch:inst2\|out_opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal alu_switch:inst2\|out_opcode\[2\]" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901179141 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901179141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[0\] " "Latch alu:inst\|temp_z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_switch:inst2\|out_opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal alu_switch:inst2\|out_opcode\[2\]" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901179143 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901179143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|store_mem " "Latch alu:inst\|store_mem has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_switch:inst2\|out_opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_switch:inst2\|out_opcode\[0\]" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901179143 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901179143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|load_pc " "Latch alu:inst\|load_pc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_switch:inst2\|out_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal alu_switch:inst2\|out_opcode\[4\]" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901179143 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901179143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1490901179417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490901180577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490901180577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490901180863 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490901180863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490901180863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490901180863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490901180959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 12:13:00 2017 " "Processing ended: Thu Mar 30 12:13:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490901180959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490901180959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490901180959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901180959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1490901182840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490901182844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 12:13:02 2017 " "Processing started: Thu Mar 30 12:13:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490901182844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1490901182844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c alu_sim_tb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c alu_sim_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1490901182845 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1490901182953 ""}
{ "Info" "0" "" "Project  = lab5" {  } {  } 0 0 "Project  = lab5" 0 0 "Fitter" 0 0 1490901182954 ""}
{ "Info" "0" "" "Revision = alu_sim_tb" {  } {  } 0 0 "Revision = alu_sim_tb" 0 0 "Fitter" 0 0 1490901182954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1490901183149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1490901183152 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu_sim_tb 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"alu_sim_tb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1490901183251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1490901183298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1490901183298 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1490901183693 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1490901183832 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1490901189733 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490901189792 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1490901189795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1490901189796 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1490901189797 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1490901189799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1490901189799 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1490901189800 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1490901189801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1490901189804 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1490901189804 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490901189856 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1490901194721 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu_sim_tb.sdc " "Synopsys Design Constraints File file not found: 'alu_sim_tb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1490901194723 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1490901194724 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux9~0  from: dataa  to: combout " "Cell: inst\|Mux9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1490901194728 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1490901194728 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1490901194730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1490901194731 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1490901194733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1490901194739 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1490901194843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490901195504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1490901196050 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1490901196757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490901196758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1490901198545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X34_Y0 X45_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11" {  } { { "loc" "" { Generic "I:/EE 310/altera/lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11"} { { 12 { 0 ""} 34 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1490901202561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1490901202561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1490901206633 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1490901206633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490901206637 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1490901208858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1490901208885 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1490901209566 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1490901209567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1490901210875 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490901214509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/EE 310/altera/lab5/output_files/alu_sim_tb.fit.smsg " "Generated suppressed messages file I:/EE 310/altera/lab5/output_files/alu_sim_tb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1490901214823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2614 " "Peak virtual memory: 2614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490901217183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 12:13:37 2017 " "Processing ended: Thu Mar 30 12:13:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490901217183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490901217183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490901217183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1490901217183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1490901219519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490901219520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 12:13:39 2017 " "Processing started: Thu Mar 30 12:13:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490901219520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1490901219520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c alu_sim_tb " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c alu_sim_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1490901219520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1490901220466 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1490901225289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "909 " "Peak virtual memory: 909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490901228039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 12:13:48 2017 " "Processing ended: Thu Mar 30 12:13:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490901228039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490901228039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490901228039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1490901228039 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1490901229127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1490901229787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490901229790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 12:13:49 2017 " "Processing started: Thu Mar 30 12:13:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490901229790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901229790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab5 -c alu_sim_tb " "Command: quartus_sta lab5 -c alu_sim_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901229791 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1490901229910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901230671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901230672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901230718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901230719 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231241 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu_sim_tb.sdc " "Synopsys Design Constraints File file not found: 'alu_sim_tb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231377 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1490901231378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name alu_switch:inst2\|out_opcode\[0\] alu_switch:inst2\|out_opcode\[0\] " "create_clock -period 1.000 -name alu_switch:inst2\|out_opcode\[0\] alu_switch:inst2\|out_opcode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1490901231378 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231378 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux9~0  from: datad  to: combout " "Cell: inst\|Mux9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1490901231383 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231383 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231385 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1490901231389 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1490901231464 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1490901231497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.391 " "Worst-case setup slack is -10.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901231534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901231534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.391             -84.833 alu_switch:inst2\|out_opcode\[0\]  " "  -10.391             -84.833 alu_switch:inst2\|out_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901231534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901231559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901231559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 alu_switch:inst2\|out_opcode\[0\]  " "    0.265               0.000 alu_switch:inst2\|out_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901231559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231559 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.695 " "Worst-case minimum pulse width slack is -0.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901231657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901231657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.695              -3.491 alu_switch:inst2\|out_opcode\[0\]  " "   -0.695              -3.491 alu_switch:inst2\|out_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901231657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 KEY\[0\]  " "    0.020               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901231657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231657 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1490901231693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901231732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901233596 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux9~0  from: datad  to: combout " "Cell: inst\|Mux9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1490901233887 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901233887 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901233887 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1490901233910 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901233910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.352 " "Worst-case setup slack is -10.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901233932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901233932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.352             -84.683 alu_switch:inst2\|out_opcode\[0\]  " "  -10.352             -84.683 alu_switch:inst2\|out_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901233932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901233932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.244 " "Worst-case hold slack is 0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901233956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901233956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 alu_switch:inst2\|out_opcode\[0\]  " "    0.244               0.000 alu_switch:inst2\|out_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901233956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901233956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901233978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901234004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.668 " "Worst-case minimum pulse width slack is -0.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901234026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901234026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.668              -3.234 alu_switch:inst2\|out_opcode\[0\]  " "   -0.668              -3.234 alu_switch:inst2\|out_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901234026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 KEY\[0\]  " "    0.008               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901234026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901234026 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1490901234060 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901234681 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901236034 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux9~0  from: datad  to: combout " "Cell: inst\|Mux9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1490901236190 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901236190 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901236191 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1490901236193 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901236193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.454 " "Worst-case setup slack is -5.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901236221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901236221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.454             -42.626 alu_switch:inst2\|out_opcode\[0\]  " "   -5.454             -42.626 alu_switch:inst2\|out_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901236221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901236221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.255 " "Worst-case hold slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901236245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901236245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 alu_switch:inst2\|out_opcode\[0\]  " "    0.255               0.000 alu_switch:inst2\|out_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901236245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901236245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901236271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901236293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.231 " "Worst-case minimum pulse width slack is -0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901236316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901236316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -6.629 KEY\[0\]  " "   -0.231              -6.629 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901236316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.131 alu_switch:inst2\|out_opcode\[0\]  " "   -0.049              -0.131 alu_switch:inst2\|out_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901236316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901236316 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1490901236350 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux9~0  from: datad  to: combout " "Cell: inst\|Mux9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1490901237061 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901237061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901237062 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1490901237064 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901237064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.990 " "Worst-case setup slack is -4.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901237088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901237088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.990             -39.265 alu_switch:inst2\|out_opcode\[0\]  " "   -4.990             -39.265 alu_switch:inst2\|out_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901237088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901237088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901237110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901237110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 alu_switch:inst2\|out_opcode\[0\]  " "    0.249               0.000 alu_switch:inst2\|out_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901237110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901237110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901237151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901237178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.212 " "Worst-case minimum pulse width slack is -0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901237200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901237200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -6.126 KEY\[0\]  " "   -0.212              -6.126 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901237200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 alu_switch:inst2\|out_opcode\[0\]  " "    0.005               0.000 alu_switch:inst2\|out_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490901237200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901237200 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901240310 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901240311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1236 " "Peak virtual memory: 1236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490901240916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 12:14:00 2017 " "Processing ended: Thu Mar 30 12:14:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490901240916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490901240916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490901240916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901240916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490901242673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490901242674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 12:14:02 2017 " "Processing started: Thu Mar 30 12:14:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490901242674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1490901242674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c alu_sim_tb " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c alu_sim_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1490901242674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1490901243759 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1490901243799 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_sim_tb.vho I:/EE 310/altera/lab5/simulation/modelsim/ simulation " "Generated file alu_sim_tb.vho in folder \"I:/EE 310/altera/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490901244167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "829 " "Peak virtual memory: 829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490901244332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 12:14:04 2017 " "Processing ended: Thu Mar 30 12:14:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490901244332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490901244332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490901244332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1490901244332 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1490901245139 ""}
