Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Mar 27 14:59:03 2025
| Host         : fl-tp-br-632 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.153ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_xlnx_clk_gen rise@14.286ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.129ns  (logic 3.662ns (24.205%)  route 11.467ns (75.795%))
  Logic Levels:           21  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 12.692 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16223, routed)       1.792    -0.900    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X90Y16         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDCE (Prop_fdce_C_Q)         0.478    -0.422 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][2]/Q
                         net (fo=22, routed)          0.705     0.283    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[0]_i_152[2]
    SLICE_X92Y17         LUT6 (Prop_lut6_I4_O)        0.295     0.578 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___164/O
                         net (fo=5, routed)           0.760     1.338    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X83Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.462 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___165/O
                         net (fo=2, routed)           0.579     2.042    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___165_n_0
    SLICE_X83Y25         LUT5 (Prop_lut5_I0_O)        0.124     2.166 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___166/O
                         net (fo=5, routed)           0.178     2.343    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___166_n_0
    SLICE_X83Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.467 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___167/O
                         net (fo=4, routed)           0.563     3.030    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X83Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.154 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___168/O
                         net (fo=5, routed)           0.342     3.496    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X82Y30         LUT5 (Prop_lut5_I2_O)        0.124     3.620 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___169/O
                         net (fo=5, routed)           0.527     4.147    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X77Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.271 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___171/O
                         net (fo=3, routed)           0.912     5.183    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X92Y28         LUT6 (Prop_lut6_I4_O)        0.124     5.307 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[0]_i_316/O
                         net (fo=1, routed)           0.000     5.307    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[0]_i_316_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.840 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.730     6.570    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/gen_register.d_o_reg[0]_i_154_n_0
    SLICE_X92Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.694 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[0]_i_52/O
                         net (fo=2, routed)           0.874     7.568    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[0]_i_52_n_0
    SLICE_X91Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.692 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[0]_i_19/O
                         net (fo=1, routed)           0.363     8.056    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[0]_i_19_n_0
    SLICE_X91Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.180 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[0]_i_9/O
                         net (fo=1, routed)           0.669     8.849    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[0]_i_9_n_0
    SLICE_X88Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.973 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[0]_i_3/O
                         net (fo=38, routed)          0.366     9.339    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[0]_0
    SLICE_X84Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.463 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=2, routed)           0.484     9.947    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2_n_0
    SLICE_X78Y31         LUT5 (Prop_lut5_I0_O)        0.124    10.071 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_1/O
                         net (fo=9, routed)           0.373    10.444    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/gen_fpga_queue.fifo_ram/mem_reg[71]_5[0]
    SLICE_X74Y31         LUT4 (Prop_lut4_I0_O)        0.124    10.568 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/gen_fpga_queue.fifo_ram/mem[71]_i_3/O
                         net (fo=6, routed)           0.344    10.912    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q_reg[1]_6
    SLICE_X73Y31         LUT6 (Prop_lut6_I2_O)        0.124    11.036 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_6/O
                         net (fo=1, routed)           0.149    11.185    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_6_n_0
    SLICE_X73Y31         LUT6 (Prop_lut6_I2_O)        0.124    11.309 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_2__0/O
                         net (fo=3, routed)           0.315    11.624    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/pop_st_o12_out
    SLICE_X71Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.748 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/read_pointer_q_i_2/O
                         net (fo=7, routed)           0.463    12.211    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q_reg[1]_0
    SLICE_X73Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.335 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/mem_q[0][vaddr][31]_i_3/O
                         net (fo=85, routed)          1.051    13.387    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][31]
    SLICE_X68Y33         LUT2 (Prop_lut2_I1_O)        0.124    13.511 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][data][20]_i_1/O
                         net (fo=2, routed)           0.719    14.229    i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[0][data][31]_0[20]
    SLICE_X69Y33         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     14.286    14.286 r  
    K17                                               0.000    14.286 r  clk_sys (IN)
                         net (fo=0)                   0.000    14.286    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    15.690 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.852    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     9.038 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.050    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.141 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16223, routed)       1.551    12.692    i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/clk_out1
    SLICE_X69Y33         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][data][20]/C
                         clock pessimism              0.567    13.260    
                         clock uncertainty           -0.078    13.181    
    SLICE_X69Y33         FDCE (Setup_fdce_C_D)       -0.105    13.076    i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][data][20]
  -------------------------------------------------------------------
                         required time                         13.076    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                 -1.153    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.878ns  (logic 4.015ns (68.307%)  route 1.863ns (31.693%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.060     7.320    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X110Y103       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.459     7.779 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.863     9.643    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.199 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.199    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.199    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             11.041ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_xlnx_clk_gen rise@14.286ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.580ns (23.348%)  route 1.904ns (76.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 12.742 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16223, routed)       1.978    -0.714    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X99Y100        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.258 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           0.496     0.238    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X102Y101       LUT2 (Prop_lut2_I0_O)        0.124     0.362 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           1.408     1.770    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X90Y87         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     14.286    14.286 r  
    K17                                               0.000    14.286 r  clk_sys (IN)
                         net (fo=0)                   0.000    14.286    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    15.690 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.852    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     9.038 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.050    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.141 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16223, routed)       1.601    12.742    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X90Y87         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                         clock pessimism              0.467    13.208    
                         clock uncertainty           -0.078    13.130    
    SLICE_X90Y87         FDCE (Recov_fdce_C_CLR)     -0.319    12.811    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                 11.041    




