Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Feb 19 02:13:21 2018
| Host         : luigilinux running 64-bit openSUSE Leap 42.3
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   416 |
| Unused register locations in slices containing registers |  1056 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2834 |          780 |
| No           | No                    | Yes                    |             164 |           50 |
| No           | Yes                   | No                     |            1286 |          486 |
| Yes          | No                    | No                     |            1661 |          485 |
| Yes          | No                    | Yes                    |              97 |           24 |
| Yes          | Yes                   | No                     |            2958 |         1029 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                  |                                                                                                              Enable Signal                                                                                                              |                                                                                                                     Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                  | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                        |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                              |                1 |              1 |
| ~design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                    | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                             |                1 |              1 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                     | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                              |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                     |                1 |              1 |
| ~design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                     |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/axi_data_V1_reg_207[23]_i_1_n_3                                                                                                                                      |                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                  | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                              |                1 |              1 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                  | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                        |                1 |              1 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                  | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0                                                                                 |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                             |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                             |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                             |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                  |                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                     |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                                                                              |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                                              |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                     |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                             |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                               |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                        |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                     |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_1                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                      |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                     |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                  |                1 |              1 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                  | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                         |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                 |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                         |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                         |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                   |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                          |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                              |                2 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                                                       |                                                                                                                                                                                                                                                          |                2 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/eol_1_reg_251[0]_i_1_n_3                                                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                         |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/v_tpg_mac_muladd_Bew_U58/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U/p_0                                                                 |                                                                                                                                                                                                                                                          |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                         |                1 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                 |                                                                                                                                                                                                                                                          |                2 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                          |                2 |              2 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/eol_2_reg_298[0]_i_1_n_3                                                                                                                                             |                                                                                                                                                                                                                                                          |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                                          |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                          |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                  |                1 |              3 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                2 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                  |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                  |                1 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                  |                1 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                  |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                          |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                   |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                        |                1 |              4 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                              | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                 |                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                                          |                4 |              4 |
| ~design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                                          |                4 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                2 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                              | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                          |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                            | u_ila_1/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                          |                1 |              4 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                     | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                1 |              5 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                  |                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                   |                3 |              5 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                5 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/E[0]                                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/v_tpg_am_addmul_1Mgi_U83/design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi_DSP48_6_U/ap_block_pp0_stage0_subdone                                       |                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                        | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                  |                1 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                    |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/v_tpg_am_addmul_1Mgi_U83/design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi_DSP48_6_U/ap_block_pp0_stage0_subdone                                       | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                    |                3 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                    |                1 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                    |                3 |              6 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                   |                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                     |                                                                                                                                                                                                                                                          |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                              |                3 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                  |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                             |                1 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                  |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                    |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                        |                2 |              6 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                3 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                  |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |                3 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                  |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                  |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                              |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                4 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                4 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                  |                2 |              7 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                  | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_2                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                    |                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                          |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_enableInput[7]_i_1_n_3                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_2                                                                                                                                             | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                1 |              8 |
| ~design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                 |                                                                                                                                                                                                                                                          |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                       |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                          |                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                             | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                4 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_2                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_2                                                                                                                                                  | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_2                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                     |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                   |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                   |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                            |                1 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                                       |                6 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                3 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_2                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                    | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                4 |              8 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc              |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_2                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                4 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                3 |              8 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                          |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                          |                6 |              9 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                                       |                6 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                   |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                            |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                         |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                4 |             10 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                          |                4 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                                                                                          |                5 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                               |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                        |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                      |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                         |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                               |                3 |             10 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/intr_status_int[16]_i_1_n_0                                                                                                                                                                             |                3 |             11 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                          |                5 |             11 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/i_2_reg_5390                                                                                                                                                         |                                                                                                                                                                                                                                                          |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                   |                2 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state11                                                                                                                                                    | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/i_reg_217                                                                                                                                                                             |                2 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/i_1_reg_4250                                                                                                                                                         |                                                                                                                                                                                                                                                          |                4 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_223/SR[0]                                                                                                                                                 |                2 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                          |                5 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                   |                2 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                       |                7 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_223/SR[0]                                                                                                                                                 |                2 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                                                                              | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                               |                3 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                               |                3 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/i_1_reg_4250                                                                                                                                                         |                                                                                                                                                                                                                                                          |                4 |             12 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                       |                5 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                |                5 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                |                5 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0] |                6 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_223/ap_NS_fsm1                                                                                                                           |                                                                                                                                                                                                                                                          |                3 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_343/ap_NS_fsm1                                                                                                                           |                                                                                                                                                                                                                                                          |                2 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/j_reg_2400                                                                                                                                                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/j_reg_240                                                                                                                                                                             |                4 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state4                                                                                                                                                     |                                                                                                                                                                                                                                                          |                3 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                       |                8 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                       |                8 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/j_reg_2120                                                                                                                                                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm1                                                                                                                                                                            |                4 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/j_reg_2120                                                                                                                                                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm1                                                                                                                                                                            |                4 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_223/ap_NS_fsm1                                                                                                                           |                                                                                                                                                                                                                                                          |                3 |             13 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_229/ap_NS_fsm1                                                                                                                           |                                                                                                                                                                                                                                                          |                2 |             14 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_229/ap_NS_fsm1                                                                                                                           |                                                                                                                                                                                                                                                          |                3 |             14 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                                          |                7 |             14 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_349/ap_NS_fsm1                                                                                                                           |                                                                                                                                                                                                                                                          |                3 |             14 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                        |                                                                                                                                                                                                                                                          |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                9 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                          |                9 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                7 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                7 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                    | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                2 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_passthruEndX[15]_i_1_n_3                                                                                                                                              | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                8 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_passthruEndY[15]_i_1_n_3                                                                                                                                              | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_passthruStartX[15]_i_1_n_3                                                                                                                                            | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                7 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_passthruStartY[15]_i_1_n_3                                                                                                                                            | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                          |                7 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                            |                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_CS_fsm_state9                                                                                                                                                            | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/y_reg_259                                                                                                                                                                                    |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                        | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                         |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                         |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContDelta_reg[15]_1[0]                                                                                                                                       | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                8 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                      | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                8 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                   |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                |                                                                                                                                                                                                                                                          |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                |                                                                                                                                                                                                                                                          |                7 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                                          |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                        | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                8 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                        |                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_1_V_read                                                                                                                                      | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                     |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_2                                                                                                                                                   | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_2                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_2                                                                                                                                                | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                7 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_2                                                                                                                                                    | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                2 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_2                                                                                                                                                     | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                            |                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state9                                                                                                                                                            | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/y_reg_259                                                                                                                                                                                    |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgForeground_U0/x_1_reg_5630                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/x_1_reg_5630                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                       |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                       |               11 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/y_2_reg_1440_reg[15]_0[1]                                                                                                                                                   |                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_am_addmul_1Mgi_U68/design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6_U/E[0]                                                              | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_am_addmul_1Mgi_U68/design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6_U/SR[0]                                                                              |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                          | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                9 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                          |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/p_8_in                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state12                                                                                                                                                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/tpgBackground_U0/y_reg_405                                                                                                                                                                                    |                3 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_2                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/x_2_reg_15720                                                                                                                                                               |                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/ap_CS_fsm_state12                                                                                                                                                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/y_reg_511[15]_i_1_n_3                                                                                                                                                                        |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                            |                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_2_V_read                                                                                                                                      | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/v_tpg_am_addmul_1Mgi_U83/design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi_DSP48_6_U/m_0[0]                                                            | design_1_wrapper_i/design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/v_tpg_am_addmul_1Mgi_U83/design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi_DSP48_6_U/SR[0]                                                                              |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                        |                8 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                   |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContStart_reg[0]_0[0]                                                                                                                                        | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                9 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_2                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                6 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContDelta_reg[15]_0[0]                                                                                                                                       | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                9 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_2                                                                                                                                                 | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                7 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_2                                                                                                                                        | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                5 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_2                                                                                                                                        | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                6 |             17 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                            |                4 |             17 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                  |                5 |             17 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                  |                5 |             17 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                6 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                   |                3 |             18 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                  |                3 |             18 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                   |                4 |             18 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                         |                6 |             18 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                                                                                             |                7 |             21 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                | design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0] |                6 |             21 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                          | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                7 |             21 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               12 |             22 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                      |                5 |             23 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               11 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               11 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               10 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               12 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               10 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               11 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |                7 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               11 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               11 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               10 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               11 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               10 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               10 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               11 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               12 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |                8 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |                9 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                5 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                8 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                5 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                   | design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                         |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                             | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               10 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               11 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                7 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                7 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                5 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                5 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                6 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                7 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                7 |             25 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |                7 |             26 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |                7 |             26 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |                9 |             26 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               10 |             26 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |                7 |             26 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |                6 |             26 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |                7 |             26 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               10 |             26 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               15 |             26 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               11 |             26 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                                   |                9 |             27 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                 |                7 |             27 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_343/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                          |                4 |             27 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                  |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                  |                4 |             28 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                      |                9 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                              |                9 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                     |               10 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                           |               12 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                          |                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                              | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                9 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                          |               14 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I_0                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                          |               12 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                          |                6 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                              | design_1_wrapper_i/design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                          |                5 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                          | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                          |                9 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |               32 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                   | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |               12 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                 |                9 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                               |                                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                  | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                              |               14 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                 | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                9 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                          | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               13 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                    | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                5 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                               | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                9 |             32 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                         |                                                                                                                                                                                                                                                          |               10 |             33 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                  |               12 |             33 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                |               12 |             33 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                          |                                                                                                                                                                                                                                                          |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                              |               10 |             34 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                         |               13 |             38 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_223/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                          |                8 |             40 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                         |               14 |             40 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_223/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                          |                9 |             40 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             47 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |               26 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               23 |             63 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                      |                                                                                                                                                                                                                                                          |                8 |             64 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                                        |                                                                                                                                                                                                                                                          |               11 |             75 |
|  design_1_wrapper_i/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               29 |             80 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                  | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               26 |             84 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                               |               36 |             87 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               50 |             99 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               25 |            103 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               27 |            103 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                           |                                                                                                                                                                                                                                                          |               16 |            128 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                               |               29 |            145 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               70 |            153 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                         | design_1_wrapper_i/design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                             |               49 |            173 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                 | design_1_wrapper_i/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               88 |            221 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid                          |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |              275 |           1070 |
|  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap                           |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |              468 |           1661 |
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    32 |
| 2      |                    17 |
| 3      |                    11 |
| 4      |                    38 |
| 5      |                     4 |
| 6      |                    19 |
| 7      |                    11 |
| 8      |                    36 |
| 9      |                     2 |
| 10     |                    14 |
| 11     |                     2 |
| 12     |                    12 |
| 13     |                    13 |
| 14     |                     4 |
| 16+    |                   201 |
+--------+-----------------------+


