$date
	Tue Oct  1 14:59:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fa_vr_tb $end
$var wire 1 ! test_sum $end
$var wire 1 " test_carry_out $end
$var reg 1 # test_a $end
$var reg 1 $ test_b $end
$var reg 1 % test_carry_in $end
$scope module fa1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 1 ! sum $end
$var wire 1 & sum2 $end
$var wire 1 ' sum1 $end
$var wire 1 ( c2 $end
$var wire 1 ) c1 $end
$scope module ha1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ) carry $end
$var wire 1 ' sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 ' a $end
$var wire 1 % b $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
x&
0%
0$
0#
x"
x!
$end
#100
0"
0(
0)
0'
#200
0!
0&
#2000
1$
#2100
1'
#2200
1!
1&
#4000
0$
1#
#6000
1$
#6100
1"
0'
1)
#6200
0!
0&
#8000
1%
0$
0#
#8100
0"
1!
1&
0)
#10000
1$
#10100
1'
#10200
1"
0!
0&
1(
#12000
0$
1#
#14000
1$
#14100
0'
1)
#14200
1!
1&
0(
#16000
