<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='462' type='418'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='461'>// Wrapper around fp16 results that are known to zero the high bits.</doc>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='195636' u='r' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='195636' u='r' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4300' c='_ZNK4llvm20AMDGPUTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4429' c='_ZNK4llvm20AMDGPUTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4576' c='_ZNK4llvm20AMDGPUTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9286' u='r' c='_ZNK4llvm16SITargetLowering24performZeroExtendCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
