
build/debug/Flight_comp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009024  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080091ac  080091ac  0000a1ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009234  08009234  0000b100  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009234  08009234  0000a234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800923c  0800923c  0000b100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800923c  0800923c  0000a23c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009240  08009240  0000a240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000100  20000000  08009244  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b100  2**0
                  CONTENTS
 10 .bss          00001110  20000100  20000100  0000b100  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001210  20001210  0000b100  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b100  2**0
                  CONTENTS, READONLY
 13 .comment      00000045  00000000  00000000  0000b130  2**0
                  CONTENTS, READONLY
 14 .debug_info   00049787  00000000  00000000  0000b175  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00006033  00000000  00000000  000548fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 000210f4  00000000  00000000  0005a92f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002b20  00000000  00000000  0007ba28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002155  00000000  00000000  0007e548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002e26a  00000000  00000000  0008069d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00010347  00000000  00000000  000ae907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000897c  00000000  00000000  000bec50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000012b  00000000  00000000  000c75cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__aeabi_uldivmod>:
 8000188:	b953      	cbnz	r3, 80001a0 <__aeabi_uldivmod+0x18>
 800018a:	b94a      	cbnz	r2, 80001a0 <__aeabi_uldivmod+0x18>
 800018c:	2900      	cmp	r1, #0
 800018e:	bf08      	it	eq
 8000190:	2800      	cmpeq	r0, #0
 8000192:	bf1c      	itt	ne
 8000194:	f04f 31ff 	movne.w	r1, #4294967295
 8000198:	f04f 30ff 	movne.w	r0, #4294967295
 800019c:	f000 b80c 	b.w	80001b8 <__aeabi_idiv0>
 80001a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a8:	f008 fe78 	bl	8008e9c <__udivmoddi4>
 80001ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b4:	b004      	add	sp, #16
 80001b6:	4770      	bx	lr

080001b8 <__aeabi_idiv0>:
 80001b8:	4770      	bx	lr
 80001ba:	bf00      	nop

080001bc <deregister_tm_clones>:
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <deregister_tm_clones+0x10>)
 80001be:	4b04      	ldr	r3, [pc, #16]	@ (80001d0 <deregister_tm_clones+0x14>)
 80001c0:	4283      	cmp	r3, r0
 80001c2:	d002      	beq.n	80001ca <deregister_tm_clones+0xe>
 80001c4:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <deregister_tm_clones+0x18>)
 80001c6:	b103      	cbz	r3, 80001ca <deregister_tm_clones+0xe>
 80001c8:	4718      	bx	r3
 80001ca:	4770      	bx	lr
 80001cc:	20000100 	.word	0x20000100
 80001d0:	20000100 	.word	0x20000100
 80001d4:	00000000 	.word	0x00000000

080001d8 <register_tm_clones>:
 80001d8:	4805      	ldr	r0, [pc, #20]	@ (80001f0 <register_tm_clones+0x18>)
 80001da:	4b06      	ldr	r3, [pc, #24]	@ (80001f4 <register_tm_clones+0x1c>)
 80001dc:	1a1b      	subs	r3, r3, r0
 80001de:	0fd9      	lsrs	r1, r3, #31
 80001e0:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 80001e4:	1049      	asrs	r1, r1, #1
 80001e6:	d002      	beq.n	80001ee <register_tm_clones+0x16>
 80001e8:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <register_tm_clones+0x20>)
 80001ea:	b103      	cbz	r3, 80001ee <register_tm_clones+0x16>
 80001ec:	4718      	bx	r3
 80001ee:	4770      	bx	lr
 80001f0:	20000100 	.word	0x20000100
 80001f4:	20000100 	.word	0x20000100
 80001f8:	00000000 	.word	0x00000000

080001fc <__do_global_dtors_aux>:
 80001fc:	b510      	push	{r4, lr}
 80001fe:	4c06      	ldr	r4, [pc, #24]	@ (8000218 <__do_global_dtors_aux+0x1c>)
 8000200:	7823      	ldrb	r3, [r4, #0]
 8000202:	b943      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x1a>
 8000204:	f7ff ffda 	bl	80001bc <deregister_tm_clones>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x20>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x16>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x24>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000100 	.word	0x20000100
 800021c:	00000000 	.word	0x00000000
 8000220:	08009194 	.word	0x08009194

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b05      	ldr	r3, [pc, #20]	@ (800023c <frame_dummy+0x18>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4905      	ldr	r1, [pc, #20]	@ (8000240 <frame_dummy+0x1c>)
 800022c:	4805      	ldr	r0, [pc, #20]	@ (8000244 <frame_dummy+0x20>)
 800022e:	f3af 8000 	nop.w
 8000232:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000236:	f7ff bfcf 	b.w	80001d8 <register_tm_clones>
 800023a:	bf00      	nop
 800023c:	00000000 	.word	0x00000000
 8000240:	20000104 	.word	0x20000104
 8000244:	08009194 	.word	0x08009194

08000248 <MX25FLASH_SPI_Write>:
#include "25flash.h"

void MX25FLASH_SPI_Write (uint8_t *data, uint16_t len){
 8000248:	b508      	push	{r3, lr}
 800024a:	460a      	mov	r2, r1
	HAL_SPI_Transmit(&FLASH_SPI, data, len, 2000);
 800024c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000250:	4601      	mov	r1, r0
 8000252:	4802      	ldr	r0, [pc, #8]	@ (800025c <MX25FLASH_SPI_Write+0x14>)
 8000254:	f004 fdfb 	bl	8004e4e <HAL_SPI_Transmit>
}
 8000258:	bd08      	pop	{r3, pc}
 800025a:	bf00      	nop
 800025c:	200003dc 	.word	0x200003dc

08000260 <MX25FLASH_SPI_Read>:

HAL_StatusTypeDef MX25FLASH_SPI_Read (uint8_t *data, uint16_t len){
 8000260:	b508      	push	{r3, lr}
 8000262:	460a      	mov	r2, r1
	return HAL_SPI_Receive(&FLASH_SPI, data, len, 5000);
 8000264:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000268:	4601      	mov	r1, r0
 800026a:	4802      	ldr	r0, [pc, #8]	@ (8000274 <MX25FLASH_SPI_Read+0x14>)
 800026c:	f004 fffa 	bl	8005264 <HAL_SPI_Receive>
}
 8000270:	bd08      	pop	{r3, pc}
 8000272:	bf00      	nop
 8000274:	200003dc 	.word	0x200003dc

08000278 <MX25FLASH_Read>:
	MX25FLASH_SPI_Read(rData, 3);
	FLASH_CS_HIGH();  // pull the HIGH
	return ((rData[0]<<16)|(rData[1]<<8)|rData[2]); // MFN ID : MEM ID : CAPACITY ID
}

uint8_t MX25FLASH_Read(uint32_t address){
 8000278:	b510      	push	{r4, lr}
 800027a:	b082      	sub	sp, #8
    uint8_t tData[4];
	tData[0] = 0x03;
 800027c:	2303      	movs	r3, #3
 800027e:	f88d 3004 	strb.w	r3, [sp, #4]
    tData[1] = (address >> 16) & 0xFF;  // Most significant byte
 8000282:	0c03      	lsrs	r3, r0, #16
 8000284:	f88d 3005 	strb.w	r3, [sp, #5]
    tData[2] = (address >> 8) & 0xFF;
 8000288:	0a03      	lsrs	r3, r0, #8
 800028a:	f88d 3006 	strb.w	r3, [sp, #6]
    tData[3] = address & 0xFF;          // Least significant byte
 800028e:	f88d 0007 	strb.w	r0, [sp, #7]
	uint8_t rData[1];
	FLASH_CS_LOW();  // pull the CS LOW
 8000292:	4c0c      	ldr	r4, [pc, #48]	@ (80002c4 <MX25FLASH_Read+0x4c>)
 8000294:	2200      	movs	r2, #0
 8000296:	2110      	movs	r1, #16
 8000298:	4620      	mov	r0, r4
 800029a:	f002 f861 	bl	8002360 <HAL_GPIO_WritePin>
    MX25FLASH_SPI_Write(tData, 4);
 800029e:	2104      	movs	r1, #4
 80002a0:	eb0d 0001 	add.w	r0, sp, r1
 80002a4:	f7ff ffd0 	bl	8000248 <MX25FLASH_SPI_Write>
	MX25FLASH_SPI_Read(rData, 1);
 80002a8:	2101      	movs	r1, #1
 80002aa:	4668      	mov	r0, sp
 80002ac:	f7ff ffd8 	bl	8000260 <MX25FLASH_SPI_Read>
	FLASH_CS_HIGH();  // pull the HIGH
 80002b0:	2201      	movs	r2, #1
 80002b2:	2110      	movs	r1, #16
 80002b4:	4620      	mov	r0, r4
 80002b6:	f002 f853 	bl	8002360 <HAL_GPIO_WritePin>
    return rData[0];
}
 80002ba:	f89d 0000 	ldrb.w	r0, [sp]
 80002be:	b002      	add	sp, #8
 80002c0:	bd10      	pop	{r4, pc}
 80002c2:	bf00      	nop
 80002c4:	40020800 	.word	0x40020800

080002c8 <MX25FLASH_WE>:
    MX25FLASH_SPI_Write(tData, 260);
	FLASH_CS_HIGH();  // pull the HIGH
	MX25FLASH_WFE();
}

void MX25FLASH_WE(void){
 80002c8:	b510      	push	{r4, lr}
 80002ca:	b082      	sub	sp, #8
    uint8_t cmd = 0x06;
 80002cc:	2306      	movs	r3, #6
 80002ce:	f88d 3007 	strb.w	r3, [sp, #7]
    FLASH_CS_LOW();
 80002d2:	4c09      	ldr	r4, [pc, #36]	@ (80002f8 <MX25FLASH_WE+0x30>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	2110      	movs	r1, #16
 80002d8:	4620      	mov	r0, r4
 80002da:	f002 f841 	bl	8002360 <HAL_GPIO_WritePin>
    MX25FLASH_SPI_Write(&cmd, 1);
 80002de:	2101      	movs	r1, #1
 80002e0:	f10d 0007 	add.w	r0, sp, #7
 80002e4:	f7ff ffb0 	bl	8000248 <MX25FLASH_SPI_Write>
    FLASH_CS_HIGH();
 80002e8:	2201      	movs	r2, #1
 80002ea:	2110      	movs	r1, #16
 80002ec:	4620      	mov	r0, r4
 80002ee:	f002 f837 	bl	8002360 <HAL_GPIO_WritePin>
}
 80002f2:	b002      	add	sp, #8
 80002f4:	bd10      	pop	{r4, pc}
 80002f6:	bf00      	nop
 80002f8:	40020800 	.word	0x40020800

080002fc <MX25FLASH_Read_Sector>:
    for (uint32_t addr = 0; addr < 512; addr++){
        data[addr] = MX25FLASH_Read(sector*0x200+addr);
    }
}

void MX25FLASH_Read_Sector(uint32_t sector, uint8_t *data){
 80002fc:	b570      	push	{r4, r5, r6, lr}
 80002fe:	4606      	mov	r6, r0
 8000300:	460d      	mov	r5, r1
    for (uint32_t addr = 0; addr < 4096; addr++){
 8000302:	2400      	movs	r4, #0
 8000304:	e005      	b.n	8000312 <MX25FLASH_Read_Sector+0x16>
        data[addr] = MX25FLASH_Read(sector*0x1000+addr);
 8000306:	eb04 3006 	add.w	r0, r4, r6, lsl #12
 800030a:	f7ff ffb5 	bl	8000278 <MX25FLASH_Read>
 800030e:	5528      	strb	r0, [r5, r4]
    for (uint32_t addr = 0; addr < 4096; addr++){
 8000310:	3401      	adds	r4, #1
 8000312:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 8000316:	d3f6      	bcc.n	8000306 <MX25FLASH_Read_Sector+0xa>
    }
}
 8000318:	bd70      	pop	{r4, r5, r6, pc}
	...

0800031c <MX25FLASH_WFE>:


uint8_t MX25FLASH_WFE(void){
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	b083      	sub	sp, #12
    uint8_t cmd = 0x05;
 8000320:	2305      	movs	r3, #5
 8000322:	f88d 3007 	strb.w	r3, [sp, #7]
	uint32_t tmr = HAL_GetTick();
 8000326:	f001 fb35 	bl	8001994 <HAL_GetTick>
 800032a:	4605      	mov	r5, r0
    uint8_t status;
    do {
        FLASH_CS_LOW();
 800032c:	4c11      	ldr	r4, [pc, #68]	@ (8000374 <MX25FLASH_WFE+0x58>)
 800032e:	2200      	movs	r2, #0
 8000330:	2110      	movs	r1, #16
 8000332:	4620      	mov	r0, r4
 8000334:	f002 f814 	bl	8002360 <HAL_GPIO_WritePin>
        MX25FLASH_SPI_Write(&cmd, 1);
 8000338:	2101      	movs	r1, #1
 800033a:	f10d 0007 	add.w	r0, sp, #7
 800033e:	f7ff ff83 	bl	8000248 <MX25FLASH_SPI_Write>
        MX25FLASH_SPI_Read(&status, 1);
 8000342:	2101      	movs	r1, #1
 8000344:	f10d 0006 	add.w	r0, sp, #6
 8000348:	f7ff ff8a 	bl	8000260 <MX25FLASH_SPI_Read>
        FLASH_CS_HIGH();
 800034c:	2201      	movs	r2, #1
 800034e:	2110      	movs	r1, #16
 8000350:	4620      	mov	r0, r4
 8000352:	f002 f805 	bl	8002360 <HAL_GPIO_WritePin>
		if(HAL_GetTick() - tmr > FLASH_TIMEOUT){
 8000356:	f001 fb1d 	bl	8001994 <HAL_GetTick>
 800035a:	1b40      	subs	r0, r0, r5
 800035c:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 8000360:	d805      	bhi.n	800036e <MX25FLASH_WFE+0x52>
			return FL_FAIL;
		}
    } while (status & 0x01);  // Wait while WIP bit is set
 8000362:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8000366:	f010 0001 	ands.w	r0, r0, #1
 800036a:	d1df      	bne.n	800032c <MX25FLASH_WFE+0x10>
 800036c:	e000      	b.n	8000370 <MX25FLASH_WFE+0x54>
			return FL_FAIL;
 800036e:	2001      	movs	r0, #1
    return FL_OK;
 8000370:	b003      	add	sp, #12
 8000372:	bd30      	pop	{r4, r5, pc}
 8000374:	40020800 	.word	0x40020800

08000378 <MX25FLASH_Sector_Erase>:
uint8_t MX25FLASH_Sector_Erase(uint32_t sector){
 8000378:	b510      	push	{r4, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	4604      	mov	r4, r0
	MX25FLASH_WE();
 800037e:	f7ff ffa3 	bl	80002c8 <MX25FLASH_WE>
    cmd[0] = 0x20;  // 4KB Sector Erase
 8000382:	2320      	movs	r3, #32
 8000384:	f88d 3004 	strb.w	r3, [sp, #4]
    cmd[1] = (sector >> 16) & 0xFF;
 8000388:	0c23      	lsrs	r3, r4, #16
 800038a:	f88d 3005 	strb.w	r3, [sp, #5]
    cmd[2] = (sector >> 8) & 0xFF;
 800038e:	0a23      	lsrs	r3, r4, #8
 8000390:	f88d 3006 	strb.w	r3, [sp, #6]
    cmd[3] = sector & 0xFF;
 8000394:	f88d 4007 	strb.w	r4, [sp, #7]
    FLASH_CS_LOW();
 8000398:	4c09      	ldr	r4, [pc, #36]	@ (80003c0 <MX25FLASH_Sector_Erase+0x48>)
 800039a:	2200      	movs	r2, #0
 800039c:	2110      	movs	r1, #16
 800039e:	4620      	mov	r0, r4
 80003a0:	f001 ffde 	bl	8002360 <HAL_GPIO_WritePin>
    MX25FLASH_SPI_Write(cmd, 4);
 80003a4:	2104      	movs	r1, #4
 80003a6:	eb0d 0001 	add.w	r0, sp, r1
 80003aa:	f7ff ff4d 	bl	8000248 <MX25FLASH_SPI_Write>
    FLASH_CS_HIGH();
 80003ae:	2201      	movs	r2, #1
 80003b0:	2110      	movs	r1, #16
 80003b2:	4620      	mov	r0, r4
 80003b4:	f001 ffd4 	bl	8002360 <HAL_GPIO_WritePin>
	return MX25FLASH_WFE();
 80003b8:	f7ff ffb0 	bl	800031c <MX25FLASH_WFE>
}
 80003bc:	b002      	add	sp, #8
 80003be:	bd10      	pop	{r4, pc}
 80003c0:	40020800 	.word	0x40020800

080003c4 <MX25FLASH_Program_Sector>:
uint8_t MX25FLASH_Program_Sector(uint32_t sector, uint8_t *data){
 80003c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80003c8:	b0c2      	sub	sp, #264	@ 0x108
 80003ca:	4680      	mov	r8, r0
 80003cc:	460f      	mov	r7, r1
    MX25FLASH_WE();
 80003ce:	f7ff ff7b 	bl	80002c8 <MX25FLASH_WE>
    for (uint8_t pg = 0; pg < 16; pg++){
 80003d2:	2400      	movs	r4, #0
 80003d4:	e026      	b.n	8000424 <MX25FLASH_Program_Sector+0x60>
        uint32_t address = sector*0x1000 + pg * 0x100;
 80003d6:	0221      	lsls	r1, r4, #8
 80003d8:	eb01 3308 	add.w	r3, r1, r8, lsl #12
        tData[0] = 0x02;
 80003dc:	ae01      	add	r6, sp, #4
 80003de:	2202      	movs	r2, #2
 80003e0:	f88d 2004 	strb.w	r2, [sp, #4]
        tData[1] = (address >> 16) & 0xFF;  // Most significant byte
 80003e4:	0c1a      	lsrs	r2, r3, #16
 80003e6:	f88d 2005 	strb.w	r2, [sp, #5]
        tData[2] = (address >> 8) & 0xFF;
 80003ea:	0a1a      	lsrs	r2, r3, #8
 80003ec:	f88d 2006 	strb.w	r2, [sp, #6]
        tData[3] = address & 0xFF;          // Least significant byte
 80003f0:	f88d 3007 	strb.w	r3, [sp, #7]
        memcpy(&tData[4], &data[pg*256], 256); 
 80003f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80003f8:	4439      	add	r1, r7
 80003fa:	a802      	add	r0, sp, #8
 80003fc:	f008 fd40 	bl	8008e80 <memcpy>
        FLASH_CS_LOW();  // pull the CS LOW
 8000400:	4d0c      	ldr	r5, [pc, #48]	@ (8000434 <MX25FLASH_Program_Sector+0x70>)
 8000402:	2200      	movs	r2, #0
 8000404:	2110      	movs	r1, #16
 8000406:	4628      	mov	r0, r5
 8000408:	f001 ffaa 	bl	8002360 <HAL_GPIO_WritePin>
        MX25FLASH_SPI_Write(tData, 260);
 800040c:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000410:	4630      	mov	r0, r6
 8000412:	f7ff ff19 	bl	8000248 <MX25FLASH_SPI_Write>
        FLASH_CS_HIGH();  // pull the HIGH
 8000416:	2201      	movs	r2, #1
 8000418:	2110      	movs	r1, #16
 800041a:	4628      	mov	r0, r5
 800041c:	f001 ffa0 	bl	8002360 <HAL_GPIO_WritePin>
    for (uint8_t pg = 0; pg < 16; pg++){
 8000420:	3401      	adds	r4, #1
 8000422:	b2e4      	uxtb	r4, r4
 8000424:	2c0f      	cmp	r4, #15
 8000426:	d9d6      	bls.n	80003d6 <MX25FLASH_Program_Sector+0x12>
    return MX25FLASH_WFE();
 8000428:	f7ff ff78 	bl	800031c <MX25FLASH_WFE>
}
 800042c:	b042      	add	sp, #264	@ 0x108
 800042e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000432:	bf00      	nop
 8000434:	40020800 	.word	0x40020800

08000438 <BMP388_SetTempOS>:
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong oversampling mode
 */
HAL_StatusTypeDef BMP388_SetTempOS(BMP388_HandleTypeDef *bmp, uint8_t oversample){
	if(oversample > BMP388_OVERSAMPLING_32X){
 8000438:	2905      	cmp	r1, #5
 800043a:	d807      	bhi.n	800044c <BMP388_SetTempOS+0x14>
		return HAL_ERROR;
	}
	bmp->osr = (bmp->osr & 0xC7) | (oversample << 3); // == 0b11000111
 800043c:	7903      	ldrb	r3, [r0, #4]
 800043e:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8000442:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000446:	7103      	strb	r3, [r0, #4]
	return HAL_OK;
 8000448:	2000      	movs	r0, #0
 800044a:	4770      	bx	lr
		return HAL_ERROR;
 800044c:	2001      	movs	r0, #1
}
 800044e:	4770      	bx	lr

08000450 <BMP388_SetPressOS>:
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong oversampling mode
 */
HAL_StatusTypeDef BMP388_SetPressOS(BMP388_HandleTypeDef *bmp, uint8_t oversample){
	if(oversample > BMP388_OVERSAMPLING_32X){
 8000450:	2905      	cmp	r1, #5
 8000452:	d806      	bhi.n	8000462 <BMP388_SetPressOS+0x12>
		return HAL_ERROR;
	}
	bmp->osr = (bmp->osr & 0xF8) | oversample; // 0xF8 == 0b11111000
 8000454:	7903      	ldrb	r3, [r0, #4]
 8000456:	f023 0307 	bic.w	r3, r3, #7
 800045a:	4319      	orrs	r1, r3
 800045c:	7101      	strb	r1, [r0, #4]
	return HAL_OK;
 800045e:	2000      	movs	r0, #0
 8000460:	4770      	bx	lr
		return HAL_ERROR;
 8000462:	2001      	movs	r0, #1
}
 8000464:	4770      	bx	lr

08000466 <BMP388_SetIIRFilterCoeff>:
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong filter coefficient
 */
HAL_StatusTypeDef BMP388_SetIIRFilterCoeff(BMP388_HandleTypeDef *bmp, uint8_t filtercoeff){
	if(filtercoeff > BMP3_IIR_FILTER_COEFF_127){
 8000466:	2907      	cmp	r1, #7
 8000468:	d803      	bhi.n	8000472 <BMP388_SetIIRFilterCoeff+0xc>
		return HAL_ERROR;
	}
	bmp->iir = filtercoeff << 1;
 800046a:	0049      	lsls	r1, r1, #1
 800046c:	7141      	strb	r1, [r0, #5]
	return HAL_OK;
 800046e:	2000      	movs	r0, #0
 8000470:	4770      	bx	lr
		return HAL_ERROR;
 8000472:	2001      	movs	r0, #1
}
 8000474:	4770      	bx	lr

08000476 <BMP388_SetOutputDataRate>:
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong oversampling mode
 */
HAL_StatusTypeDef BMP388_SetOutputDataRate(BMP388_HandleTypeDef *bmp, uint8_t odr){
	if(odr > BMP3_ODR_0_001_HZ){
 8000476:	2911      	cmp	r1, #17
 8000478:	d802      	bhi.n	8000480 <BMP388_SetOutputDataRate+0xa>
		return HAL_ERROR;
	}
	bmp->odr = odr;
 800047a:	7181      	strb	r1, [r0, #6]
	return HAL_OK;
 800047c:	2000      	movs	r0, #0
 800047e:	4770      	bx	lr
		return HAL_ERROR;
 8000480:	2001      	movs	r0, #1
}
 8000482:	4770      	bx	lr

08000484 <BMP388_CompensateTemp>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
float BMP388_CompensateTemp(BMP388_HandleTypeDef *bmp, uint32_t raw_temp, float *temp){
 8000484:	ee07 1a90 	vmov	s15, r1
    float partial_data1 = (float)(raw_temp - bmp->calib_data.par_t1);;
 8000488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800048c:	ed90 7a02 	vldr	s14, [r0, #8]
 8000490:	ee77 7ac7 	vsub.f32	s15, s15, s14
    float partial_data2 = (float)(partial_data1 * bmp->calib_data.par_t2);
 8000494:	ed90 7a03 	vldr	s14, [r0, #12]
 8000498:	ee27 7a27 	vmul.f32	s14, s14, s15

    *temp = partial_data2 + (partial_data1 * partial_data1) * bmp->calib_data.par_t3;
 800049c:	ee27 0aa7 	vmul.f32	s0, s15, s15
 80004a0:	edd0 7a04 	vldr	s15, [r0, #16]
 80004a4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80004a8:	ee30 0a07 	vadd.f32	s0, s0, s14
 80004ac:	ed82 0a00 	vstr	s0, [r2]

    return *temp;
}
 80004b0:	4770      	bx	lr

080004b2 <BMP388_CompensatePress>:
 *	@param[out] press		: Measured pressure in Pa
 *
 *  @return Status of execution
 *  @retval = press			: Compensated pressure value
 */
float BMP388_CompensatePress(BMP388_HandleTypeDef *bmp, float temp, uint32_t raw_press, float *press){
 80004b2:	ee07 1a10 	vmov	s14, r1
    float partial_out1;
    float partial_out2;



    partial_data1 = bmp->calib_data.par_p6 * temp;
 80004b6:	edd0 4a0a 	vldr	s9, [r0, #40]	@ 0x28
 80004ba:	ee64 4a80 	vmul.f32	s9, s9, s0
    partial_data2 = bmp->calib_data.par_p7 * (temp * temp);
 80004be:	ed90 5a0b 	vldr	s10, [r0, #44]	@ 0x2c
 80004c2:	ee60 6a00 	vmul.f32	s13, s0, s0
 80004c6:	ee25 5a26 	vmul.f32	s10, s10, s13
    partial_data3 = bmp->calib_data.par_p8 * (temp * temp * temp);
 80004ca:	ed90 6a0c 	vldr	s12, [r0, #48]	@ 0x30
 80004ce:	ee66 5a80 	vmul.f32	s11, s13, s0
 80004d2:	ee26 6a25 	vmul.f32	s12, s12, s11
    partial_out1 = bmp->calib_data.par_p5 + partial_data1 + partial_data2 + partial_data3;
 80004d6:	edd0 7a09 	vldr	s15, [r0, #36]	@ 0x24
 80004da:	ee77 7aa4 	vadd.f32	s15, s15, s9
 80004de:	ee77 7a85 	vadd.f32	s15, s15, s10
 80004e2:	ee77 7a86 	vadd.f32	s15, s15, s12

    partial_data1 = bmp->calib_data.par_p2 * temp;
 80004e6:	ed90 5a06 	vldr	s10, [r0, #24]
 80004ea:	ee25 5a00 	vmul.f32	s10, s10, s0
    partial_data2 = bmp->calib_data.par_p3 * (temp * temp);
 80004ee:	ed90 6a07 	vldr	s12, [r0, #28]
 80004f2:	ee26 6a86 	vmul.f32	s12, s13, s12
    partial_data3 = bmp->calib_data.par_p4 * (temp * temp * temp);
 80004f6:	edd0 6a08 	vldr	s13, [r0, #32]
 80004fa:	ee65 5aa6 	vmul.f32	s11, s11, s13
    partial_out2 = (float)raw_press * (bmp->calib_data.par_p1 + partial_data1 + partial_data2 + partial_data3);
 80004fe:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000502:	edd0 6a05 	vldr	s13, [r0, #20]
 8000506:	ee76 6a85 	vadd.f32	s13, s13, s10
 800050a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800050e:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8000512:	ee67 6a26 	vmul.f32	s13, s14, s13

    partial_data1 = (float)raw_press * (float)raw_press;
 8000516:	ee27 5a07 	vmul.f32	s10, s14, s14
    partial_data2 = bmp->calib_data.par_p9 + bmp->calib_data.par_p10 * temp;
 800051a:	ed90 6a0d 	vldr	s12, [r0, #52]	@ 0x34
 800051e:	edd0 5a0e 	vldr	s11, [r0, #56]	@ 0x38
 8000522:	ee65 5a80 	vmul.f32	s11, s11, s0
 8000526:	ee36 6a25 	vadd.f32	s12, s12, s11
    partial_data3 = partial_data1 * partial_data2;
 800052a:	ee25 6a06 	vmul.f32	s12, s10, s12
    partial_data4 = partial_data3 + ((float)raw_press * (float)raw_press * (float)raw_press) * bmp->calib_data.par_p11;
 800052e:	ee27 7a05 	vmul.f32	s14, s14, s10
 8000532:	edd0 5a0f 	vldr	s11, [r0, #60]	@ 0x3c
 8000536:	ee27 7a25 	vmul.f32	s14, s14, s11
 800053a:	ee37 7a06 	vadd.f32	s14, s14, s12

    *press = partial_out1 + partial_out2 + partial_data4;
 800053e:	ee37 0aa6 	vadd.f32	s0, s15, s13
 8000542:	ee30 0a07 	vadd.f32	s0, s0, s14
 8000546:	ed82 0a00 	vstr	s0, [r2]

    return *press;
}
 800054a:	4770      	bx	lr

0800054c <BMP388_CompensateRawPressTemp>:
									  	  	  	  	  	  	  float *pressure, float *temperature){
 800054c:	b570      	push	{r4, r5, r6, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	4605      	mov	r5, r0
 8000552:	460e      	mov	r6, r1
 8000554:	4611      	mov	r1, r2
 8000556:	461c      	mov	r4, r3
	BMP388_CompensateTemp(bmp, raw_temperature, &temp);
 8000558:	aa01      	add	r2, sp, #4
 800055a:	f7ff ff93 	bl	8000484 <BMP388_CompensateTemp>
	BMP388_CompensatePress(bmp, temp, raw_pressure, &press);
 800055e:	466a      	mov	r2, sp
 8000560:	4631      	mov	r1, r6
 8000562:	ed9d 0a01 	vldr	s0, [sp, #4]
 8000566:	4628      	mov	r0, r5
 8000568:	f7ff ffa3 	bl	80004b2 <BMP388_CompensatePress>
	*pressure = press;
 800056c:	9b00      	ldr	r3, [sp, #0]
 800056e:	6023      	str	r3, [r4, #0]
	*temperature = temp;
 8000570:	9a01      	ldr	r2, [sp, #4]
 8000572:	9b06      	ldr	r3, [sp, #24]
 8000574:	601a      	str	r2, [r3, #0]
}
 8000576:	b002      	add	sp, #8
 8000578:	bd70      	pop	{r4, r5, r6, pc}

0800057a <BMP388_ReadBytes>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK 		-> Success
 *  @retval != HAL_ERROR 	-> Failure Info
 */
HAL_StatusTypeDef BMP388_ReadBytes(BMP388_HandleTypeDef *bmp, BMP388_regs reg_addr, uint8_t *buff, uint8_t len){
 800057a:	b510      	push	{r4, lr}
 800057c:	b084      	sub	sp, #16
	return HAL_I2C_Mem_Read(bmp->hi2c, BMP3_ADDR << 1, reg_addr, I2C_MEMADD_SIZE_8BIT, buff, len, 100);
 800057e:	6800      	ldr	r0, [r0, #0]
 8000580:	2464      	movs	r4, #100	@ 0x64
 8000582:	9402      	str	r4, [sp, #8]
 8000584:	9301      	str	r3, [sp, #4]
 8000586:	9200      	str	r2, [sp, #0]
 8000588:	2301      	movs	r3, #1
 800058a:	460a      	mov	r2, r1
 800058c:	21ee      	movs	r1, #238	@ 0xee
 800058e:	f002 fb05 	bl	8002b9c <HAL_I2C_Mem_Read>
}
 8000592:	b004      	add	sp, #16
 8000594:	bd10      	pop	{r4, pc}
	...

08000598 <BMP388_GetCalibData>:
HAL_StatusTypeDef BMP388_GetCalibData(BMP388_HandleTypeDef *bmp){
 8000598:	b510      	push	{r4, lr}
 800059a:	b086      	sub	sp, #24
 800059c:	4604      	mov	r4, r0
	uint8_t calib_buff[BMP3_CALIBDATA_LEN] = {0};
 800059e:	466a      	mov	r2, sp
 80005a0:	2300      	movs	r3, #0
 80005a2:	9300      	str	r3, [sp, #0]
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	9302      	str	r3, [sp, #8]
 80005a8:	9303      	str	r3, [sp, #12]
 80005aa:	9304      	str	r3, [sp, #16]
 80005ac:	f88d 3014 	strb.w	r3, [sp, #20]
	rslt = BMP388_ReadBytes(bmp, CALIB_DATA, calib_buff, BMP3_CALIBDATA_LEN);
 80005b0:	2315      	movs	r3, #21
 80005b2:	2131      	movs	r1, #49	@ 0x31
 80005b4:	f7ff ffe1 	bl	800057a <BMP388_ReadBytes>
	if(rslt == HAL_OK){
 80005b8:	4602      	mov	r2, r0
 80005ba:	2800      	cmp	r0, #0
 80005bc:	f040 80c9 	bne.w	8000752 <BMP388_GetCalibData+0x1ba>
		raw_par_t1 = ((uint16_t)calib_buff[1] << 8) | (uint16_t)calib_buff[0];
 80005c0:	f89d 1001 	ldrb.w	r1, [sp, #1]
 80005c4:	f89d 3000 	ldrb.w	r3, [sp]
 80005c8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80005cc:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_t1 = (float)raw_par_t1 / temp_var;
 80005d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005d4:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8000758 <BMP388_GetCalibData+0x1c0>
 80005d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005dc:	edc4 7a02 	vstr	s15, [r4, #8]
		raw_par_t2 = ((uint16_t)calib_buff[3] << 8) | (uint16_t)calib_buff[2];
 80005e0:	f89d 1003 	ldrb.w	r1, [sp, #3]
 80005e4:	f89d 3002 	ldrb.w	r3, [sp, #2]
 80005e8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80005ec:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_t2 = (float)raw_par_t2 / temp_var;
 80005f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005f4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800075c <BMP388_GetCalibData+0x1c4>
 80005f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005fc:	edc4 7a03 	vstr	s15, [r4, #12]
		raw_par_t3 = calib_buff[4];
 8000600:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8000604:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_t3 = (float)raw_par_t3 / temp_var;
 8000608:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800060c:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8000760 <BMP388_GetCalibData+0x1c8>
 8000610:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000614:	edc4 7a04 	vstr	s15, [r4, #16]
		raw_par_p1 = ((int16_t)calib_buff[6] << 8) | (int16_t)calib_buff[5];
 8000618:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800061c:	021b      	lsls	r3, r3, #8
 800061e:	b21b      	sxth	r3, r3
 8000620:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8000624:	430b      	orrs	r3, r1
 8000626:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_p1 = ((float)raw_par_p1 - 16384) / temp_var;
 800062a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800062e:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8000764 <BMP388_GetCalibData+0x1cc>
 8000632:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000636:	ed9f 6a4c 	vldr	s12, [pc, #304]	@ 8000768 <BMP388_GetCalibData+0x1d0>
 800063a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800063e:	edc4 7a05 	vstr	s15, [r4, #20]
		raw_par_p2 = ((int16_t)calib_buff[8] << 8) | (int16_t)calib_buff[7];
 8000642:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000646:	021b      	lsls	r3, r3, #8
 8000648:	b21b      	sxth	r3, r3
 800064a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800064e:	430b      	orrs	r3, r1
 8000650:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_p2 = ((float)raw_par_p2 - 16384) / temp_var;
 8000654:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000658:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800065c:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800076c <BMP388_GetCalibData+0x1d4>
 8000660:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000664:	edc4 7a06 	vstr	s15, [r4, #24]
		raw_par_p3 = (int8_t)calib_buff[9];
 8000668:	f99d 3009 	ldrsb.w	r3, [sp, #9]
 800066c:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_p3 = (float)raw_par_p3 / temp_var;
 8000670:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000674:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8000770 <BMP388_GetCalibData+0x1d8>
 8000678:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800067c:	edc4 7a07 	vstr	s15, [r4, #28]
		raw_par_p4 = (int8_t)calib_buff[10];
 8000680:	f99d 300a 	ldrsb.w	r3, [sp, #10]
 8000684:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_p4 = (float)raw_par_p4 / temp_var;
 8000688:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800068c:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8000774 <BMP388_GetCalibData+0x1dc>
 8000690:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000694:	edc4 7a08 	vstr	s15, [r4, #32]
		raw_par_p5 = ((uint16_t)calib_buff[12] << 8) | (uint16_t)calib_buff[11];
 8000698:	f89d 100c 	ldrb.w	r1, [sp, #12]
 800069c:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80006a0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80006a4:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_p5 = (float)raw_par_p5 / temp_var;
 80006a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006ac:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 80006b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80006b4:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
		raw_par_p6 = ((uint16_t)calib_buff[14] << 8) | (uint16_t)calib_buff[13];
 80006b8:	f89d 100e 	ldrb.w	r1, [sp, #14]
 80006bc:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80006c0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80006c4:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_p6 = (float)raw_par_p6 / temp_var;
 80006c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006cc:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8000778 <BMP388_GetCalibData+0x1e0>
 80006d0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80006d4:	edc4 7a0a 	vstr	s15, [r4, #40]	@ 0x28
		raw_par_p7 = (int8_t)calib_buff[15];
 80006d8:	f99d 300f 	ldrsb.w	r3, [sp, #15]
 80006dc:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_p7 = (float)raw_par_p7 / temp_var;
 80006e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006e4:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800077c <BMP388_GetCalibData+0x1e4>
 80006e8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80006ec:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
		raw_par_p8 = (int8_t)calib_buff[16];
 80006f0:	f99d 3010 	ldrsb.w	r3, [sp, #16]
 80006f4:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_p8 = (float)raw_par_p8 / temp_var;
 80006f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006fc:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8000780 <BMP388_GetCalibData+0x1e8>
 8000700:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000704:	edc4 7a0c 	vstr	s15, [r4, #48]	@ 0x30
		raw_par_p9 = ((int16_t)calib_buff[18] << 8) | (int16_t)calib_buff[17];
 8000708:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800070c:	021b      	lsls	r3, r3, #8
 800070e:	b21b      	sxth	r3, r3
 8000710:	f89d 1011 	ldrb.w	r1, [sp, #17]
 8000714:	430b      	orrs	r3, r1
 8000716:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_p9 = (float)raw_par_p9 / temp_var;
 800071a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800071e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000722:	edc4 7a0d 	vstr	s15, [r4, #52]	@ 0x34
		raw_par_p10 = (int8_t)calib_buff[19];
 8000726:	f99d 3013 	ldrsb.w	r3, [sp, #19]
 800072a:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_p10 = (float)raw_par_p10 / temp_var;
 800072e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000732:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000736:	edc4 7a0e 	vstr	s15, [r4, #56]	@ 0x38
		raw_par_p11 = (int8_t)calib_buff[20];
 800073a:	f99d 3014 	ldrsb.w	r3, [sp, #20]
 800073e:	ee07 3a90 	vmov	s15, r3
		bmp->calib_data.par_p11 = (float)raw_par_p11 / temp_var;
 8000742:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000746:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8000784 <BMP388_GetCalibData+0x1ec>
 800074a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800074e:	edc4 7a0f 	vstr	s15, [r4, #60]	@ 0x3c
}
 8000752:	4610      	mov	r0, r2
 8000754:	b006      	add	sp, #24
 8000756:	bd10      	pop	{r4, pc}
 8000758:	43800000 	.word	0x43800000
 800075c:	30800000 	.word	0x30800000
 8000760:	27800000 	.word	0x27800000
 8000764:	46800000 	.word	0x46800000
 8000768:	35800000 	.word	0x35800000
 800076c:	31000000 	.word	0x31000000
 8000770:	2f800000 	.word	0x2f800000
 8000774:	2d000000 	.word	0x2d000000
 8000778:	3c800000 	.word	0x3c800000
 800077c:	3b800000 	.word	0x3b800000
 8000780:	38000000 	.word	0x38000000
 8000784:	1f000000 	.word	0x1f000000

08000788 <BMP388_WriteBytes>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK 		-> Success
 *  @retval != HAL_ERROR 	-> Failure Info
 */
HAL_StatusTypeDef BMP388_WriteBytes(BMP388_HandleTypeDef *bmp, BMP388_regs reg_addr, uint8_t *buff, uint8_t len){
 8000788:	b510      	push	{r4, lr}
 800078a:	b084      	sub	sp, #16
	return HAL_I2C_Mem_Write(bmp->hi2c, BMP3_ADDR << 1, reg_addr, I2C_MEMADD_SIZE_8BIT, buff, len, 100);
 800078c:	6800      	ldr	r0, [r0, #0]
 800078e:	2464      	movs	r4, #100	@ 0x64
 8000790:	9402      	str	r4, [sp, #8]
 8000792:	9301      	str	r3, [sp, #4]
 8000794:	9200      	str	r2, [sp, #0]
 8000796:	2301      	movs	r3, #1
 8000798:	460a      	mov	r2, r1
 800079a:	21ee      	movs	r1, #238	@ 0xee
 800079c:	f002 f94e 	bl	8002a3c <HAL_I2C_Mem_Write>
}
 80007a0:	b004      	add	sp, #16
 80007a2:	bd10      	pop	{r4, pc}

080007a4 <BMP388_ReadRawPressTempTime>:
HAL_StatusTypeDef BMP388_ReadRawPressTempTime(BMP388_HandleTypeDef *bmp, uint32_t *raw_pressure, uint32_t *raw_temperature, uint32_t *time){
 80007a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007a6:	b085      	sub	sp, #20
 80007a8:	4604      	mov	r4, r0
 80007aa:	460f      	mov	r7, r1
 80007ac:	4616      	mov	r6, r2
 80007ae:	461d      	mov	r5, r3
	uint8_t pwr_ctrl = BMP3_PWR_CTRL_PRESS_ON | BMP3_PWR_CTRL_TEMP_ON | BMP3_PWR_CTRL_MODE_FORCED;
 80007b0:	2313      	movs	r3, #19
 80007b2:	f88d 300f 	strb.w	r3, [sp, #15]
	uint8_t oversampling = bmp->osr;
 80007b6:	7903      	ldrb	r3, [r0, #4]
 80007b8:	f88d 300e 	strb.w	r3, [sp, #14]
	uint8_t odr = bmp->odr;
 80007bc:	7983      	ldrb	r3, [r0, #6]
 80007be:	f88d 300d 	strb.w	r3, [sp, #13]
	uint8_t filtercoeff = bmp->iir;
 80007c2:	7943      	ldrb	r3, [r0, #5]
 80007c4:	f88d 300c 	strb.w	r3, [sp, #12]
	rslt = BMP388_WriteBytes(bmp, OSR, &oversampling, 1);
 80007c8:	2301      	movs	r3, #1
 80007ca:	f10d 020e 	add.w	r2, sp, #14
 80007ce:	211c      	movs	r1, #28
 80007d0:	f7ff ffda 	bl	8000788 <BMP388_WriteBytes>
	if(rslt != HAL_OK){
 80007d4:	b108      	cbz	r0, 80007da <BMP388_ReadRawPressTempTime+0x36>
}
 80007d6:	b005      	add	sp, #20
 80007d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	rslt = BMP388_WriteBytes(bmp, ODR, &odr, 1);
 80007da:	2301      	movs	r3, #1
 80007dc:	f10d 020d 	add.w	r2, sp, #13
 80007e0:	211d      	movs	r1, #29
 80007e2:	4620      	mov	r0, r4
 80007e4:	f7ff ffd0 	bl	8000788 <BMP388_WriteBytes>
	if(rslt != HAL_OK){
 80007e8:	2800      	cmp	r0, #0
 80007ea:	d1f4      	bne.n	80007d6 <BMP388_ReadRawPressTempTime+0x32>
	rslt = BMP388_WriteBytes(bmp, CONFIG, &filtercoeff, 1);
 80007ec:	2301      	movs	r3, #1
 80007ee:	aa03      	add	r2, sp, #12
 80007f0:	211f      	movs	r1, #31
 80007f2:	4620      	mov	r0, r4
 80007f4:	f7ff ffc8 	bl	8000788 <BMP388_WriteBytes>
	if(rslt != HAL_OK){
 80007f8:	2800      	cmp	r0, #0
 80007fa:	d1ec      	bne.n	80007d6 <BMP388_ReadRawPressTempTime+0x32>
	rslt = BMP388_WriteBytes(bmp, PWR_CTRL, &pwr_ctrl, 1);
 80007fc:	2301      	movs	r3, #1
 80007fe:	f10d 020f 	add.w	r2, sp, #15
 8000802:	211b      	movs	r1, #27
 8000804:	4620      	mov	r0, r4
 8000806:	f7ff ffbf 	bl	8000788 <BMP388_WriteBytes>
	if(rslt != HAL_OK){
 800080a:	2800      	cmp	r0, #0
 800080c:	d1e3      	bne.n	80007d6 <BMP388_ReadRawPressTempTime+0x32>
	rslt = BMP388_ReadBytes(bmp, DATA_0, raw_data, 11);
 800080e:	230b      	movs	r3, #11
 8000810:	466a      	mov	r2, sp
 8000812:	2104      	movs	r1, #4
 8000814:	4620      	mov	r0, r4
 8000816:	f7ff feb0 	bl	800057a <BMP388_ReadBytes>
	if(rslt != HAL_OK){
 800081a:	2800      	cmp	r0, #0
 800081c:	d1db      	bne.n	80007d6 <BMP388_ReadRawPressTempTime+0x32>
	*raw_pressure = (uint32_t)raw_data[2] << 16 | (uint32_t)raw_data[1] << 8 | (uint32_t)raw_data[0];
 800081e:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8000822:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8000826:	021b      	lsls	r3, r3, #8
 8000828:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800082c:	f89d 2000 	ldrb.w	r2, [sp]
 8000830:	4313      	orrs	r3, r2
 8000832:	603b      	str	r3, [r7, #0]
	*raw_temperature = (uint32_t)raw_data[5] << 16 | (uint32_t)raw_data[4] << 8 | (uint32_t)raw_data[3];
 8000834:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000838:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800083c:	021b      	lsls	r3, r3, #8
 800083e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000842:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8000846:	4313      	orrs	r3, r2
 8000848:	6033      	str	r3, [r6, #0]
	*time = (uint32_t)raw_data[10] << 16 | (uint32_t)raw_data[9] << 8 | (uint32_t)raw_data[8];
 800084a:	f89d 200a 	ldrb.w	r2, [sp, #10]
 800084e:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000858:	f89d 2008 	ldrb.w	r2, [sp, #8]
 800085c:	4313      	orrs	r3, r2
 800085e:	602b      	str	r3, [r5, #0]
	return rslt;
 8000860:	e7b9      	b.n	80007d6 <BMP388_ReadRawPressTempTime+0x32>

08000862 <BMP388_SoftReset>:
HAL_StatusTypeDef BMP388_SoftReset(BMP388_HandleTypeDef *bmp){
 8000862:	b510      	push	{r4, lr}
 8000864:	b082      	sub	sp, #8
 8000866:	4604      	mov	r4, r0
	uint8_t rst_cmnd = BMP388_SOFTRESET;
 8000868:	23b6      	movs	r3, #182	@ 0xb6
 800086a:	f88d 3007 	strb.w	r3, [sp, #7]
	rslt = BMP388_ReadBytes(bmp, STATUS, &cmd_rdy_status, 1);
 800086e:	2301      	movs	r3, #1
 8000870:	f10d 0206 	add.w	r2, sp, #6
 8000874:	2103      	movs	r1, #3
 8000876:	f7ff fe80 	bl	800057a <BMP388_ReadBytes>
	if((rslt == HAL_OK) && (cmd_rdy_status & BMP3_CMD_RDY)){
 800087a:	b920      	cbnz	r0, 8000886 <BMP388_SoftReset+0x24>
 800087c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8000880:	f013 0f10 	tst.w	r3, #16
 8000884:	d101      	bne.n	800088a <BMP388_SoftReset+0x28>
}
 8000886:	b002      	add	sp, #8
 8000888:	bd10      	pop	{r4, pc}
		rslt = BMP388_WriteBytes(bmp, CMD, &rst_cmnd, 1);
 800088a:	2301      	movs	r3, #1
 800088c:	f10d 0207 	add.w	r2, sp, #7
 8000890:	217e      	movs	r1, #126	@ 0x7e
 8000892:	4620      	mov	r0, r4
 8000894:	f7ff ff78 	bl	8000788 <BMP388_WriteBytes>
		if(rslt == HAL_OK){
 8000898:	2800      	cmp	r0, #0
 800089a:	d1f4      	bne.n	8000886 <BMP388_SoftReset+0x24>
			HAL_Delay(2);
 800089c:	2002      	movs	r0, #2
 800089e:	f001 f87f 	bl	80019a0 <HAL_Delay>
			rslt = BMP388_ReadBytes(bmp, ERR_REG, &cmd_err_status, 1);
 80008a2:	2301      	movs	r3, #1
 80008a4:	f10d 0205 	add.w	r2, sp, #5
 80008a8:	2102      	movs	r1, #2
 80008aa:	4620      	mov	r0, r4
 80008ac:	f7ff fe65 	bl	800057a <BMP388_ReadBytes>
			if((cmd_err_status & CMD) || (rslt != HAL_OK)){
 80008b0:	e7e9      	b.n	8000886 <BMP388_SoftReset+0x24>

080008b2 <BMP388_Init>:
HAL_StatusTypeDef BMP388_Init(BMP388_HandleTypeDef *bmp){
 80008b2:	b510      	push	{r4, lr}
 80008b4:	b082      	sub	sp, #8
 80008b6:	4604      	mov	r4, r0
	rslt = BMP388_ReadBytes(bmp, CHIP_ID, &chip_id, 1);
 80008b8:	2301      	movs	r3, #1
 80008ba:	f10d 0207 	add.w	r2, sp, #7
 80008be:	2100      	movs	r1, #0
 80008c0:	f7ff fe5b 	bl	800057a <BMP388_ReadBytes>
	if(rslt == HAL_OK && chip_id == BMP3_CHIP_ID){
 80008c4:	b918      	cbnz	r0, 80008ce <BMP388_Init+0x1c>
 80008c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80008ca:	2b50      	cmp	r3, #80	@ 0x50
 80008cc:	d001      	beq.n	80008d2 <BMP388_Init+0x20>
}
 80008ce:	b002      	add	sp, #8
 80008d0:	bd10      	pop	{r4, pc}
		rslt = BMP388_SoftReset(bmp);
 80008d2:	4620      	mov	r0, r4
 80008d4:	f7ff ffc5 	bl	8000862 <BMP388_SoftReset>
		if(rslt == HAL_OK){
 80008d8:	2800      	cmp	r0, #0
 80008da:	d1f8      	bne.n	80008ce <BMP388_Init+0x1c>
			rslt = BMP388_GetCalibData(bmp);
 80008dc:	4620      	mov	r0, r4
 80008de:	f7ff fe5b 	bl	8000598 <BMP388_GetCalibData>
	return rslt;
 80008e2:	e7f4      	b.n	80008ce <BMP388_Init+0x1c>

080008e4 <EE24_Delay>:
void EE24_UnLock(EE24_HandleTypeDef *Handle);

/***********************************************************************************************************/

void EE24_Delay(uint32_t Delay)
{
 80008e4:	b508      	push	{r3, lr}
#if EE24_RTOS == EE24_RTOS_DISABLE
  HAL_Delay(Delay);
 80008e6:	f001 f85b 	bl	80019a0 <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 80008ea:	bd08      	pop	{r3, pc}

080008ec <EE24_Lock>:

/***********************************************************************************************************/

void EE24_Lock(EE24_HandleTypeDef *Handle)
{
 80008ec:	b510      	push	{r4, lr}
 80008ee:	4604      	mov	r4, r0
  while (Handle->Lock)
 80008f0:	e002      	b.n	80008f8 <EE24_Lock+0xc>
  {
    EE24_Delay(1);
 80008f2:	2001      	movs	r0, #1
 80008f4:	f7ff fff6 	bl	80008e4 <EE24_Delay>
  while (Handle->Lock)
 80008f8:	7963      	ldrb	r3, [r4, #5]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d1f9      	bne.n	80008f2 <EE24_Lock+0x6>
  }
  Handle->Lock = 1;
 80008fe:	2301      	movs	r3, #1
 8000900:	7163      	strb	r3, [r4, #5]
}
 8000902:	bd10      	pop	{r4, pc}

08000904 <EE24_UnLock>:

/***********************************************************************************************************/

void EE24_UnLock(EE24_HandleTypeDef *Handle)
{
  Handle->Lock = 0;
 8000904:	2300      	movs	r3, #0
 8000906:	7143      	strb	r3, [r0, #5]
}
 8000908:	4770      	bx	lr

0800090a <EE24_Init>:
  * @param  WpPin: PinNumber of write protected pin
  *
  * @retval bool: true or false
  */
bool EE24_Init(EE24_HandleTypeDef *Handle, I2C_HandleTypeDef *HI2c, uint8_t I2CAddress, GPIO_TypeDef *WpGpio, uint16_t WpPin)
{
 800090a:	b510      	push	{r4, lr}
 800090c:	f8bd c008 	ldrh.w	ip, [sp, #8]
  bool answer = false;
  do
  {
    if ((Handle == NULL) || (HI2c == NULL) || (WpGpio == NULL))
 8000910:	b1a8      	cbz	r0, 800093e <EE24_Init+0x34>
 8000912:	4604      	mov	r4, r0
 8000914:	b1a9      	cbz	r1, 8000942 <EE24_Init+0x38>
 8000916:	b1b3      	cbz	r3, 8000946 <EE24_Init+0x3c>
    {
      break;
    }
    Handle->HI2c = HI2c;
 8000918:	6001      	str	r1, [r0, #0]
    Handle->Address = I2CAddress;
 800091a:	7102      	strb	r2, [r0, #4]
    Handle->WpGpio = WpGpio;
 800091c:	6083      	str	r3, [r0, #8]
    Handle->WpPin = WpPin;
 800091e:	f8a0 c00c 	strh.w	ip, [r0, #12]
    HAL_GPIO_WritePin(Handle->WpGpio, Handle->WpPin, GPIO_PIN_SET);
 8000922:	2201      	movs	r2, #1
 8000924:	4661      	mov	r1, ip
 8000926:	4618      	mov	r0, r3
 8000928:	f001 fd1a 	bl	8002360 <HAL_GPIO_WritePin>
    if (HAL_I2C_IsDeviceReady(Handle->HI2c, Handle->Address, 2, 100) == HAL_OK)
 800092c:	2364      	movs	r3, #100	@ 0x64
 800092e:	2202      	movs	r2, #2
 8000930:	7921      	ldrb	r1, [r4, #4]
 8000932:	6820      	ldr	r0, [r4, #0]
 8000934:	f002 faae 	bl	8002e94 <HAL_I2C_IsDeviceReady>
 8000938:	b138      	cbz	r0, 800094a <EE24_Init+0x40>
  bool answer = false;
 800093a:	2000      	movs	r0, #0
 800093c:	e000      	b.n	8000940 <EE24_Init+0x36>
 800093e:	2000      	movs	r0, #0
    }
  }
  while (0);

  return answer;
}
 8000940:	bd10      	pop	{r4, pc}
  bool answer = false;
 8000942:	2000      	movs	r0, #0
 8000944:	e7fc      	b.n	8000940 <EE24_Init+0x36>
 8000946:	2000      	movs	r0, #0
 8000948:	e7fa      	b.n	8000940 <EE24_Init+0x36>
      answer = true;
 800094a:	2001      	movs	r0, #1
 800094c:	e7f8      	b.n	8000940 <EE24_Init+0x36>

0800094e <EE24_Read>:
  * @param  Timeout: Timeout of this operation in ms
  *
  * @retval bool: true or false
  */
bool EE24_Read(EE24_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, size_t Len, uint32_t Timeout)
{
 800094e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000950:	b085      	sub	sp, #20
 8000952:	4604      	mov	r4, r0
 8000954:	460e      	mov	r6, r1
 8000956:	4617      	mov	r7, r2
 8000958:	461d      	mov	r5, r3
  EE24_Lock(Handle);
 800095a:	f7ff ffc7 	bl	80008ec <EE24_Lock>
#elif (EE24_SIZE == EE24_8KBIT)
    if (HAL_I2C_Mem_Read(Handle->HI2c, Handle->Address | ((Address & 0x0300) >> 7), (Address & 0xff), I2C_MEMADD_SIZE_8BIT, Data, Len, Timeout) == HAL_OK)
#elif (EE24_SIZE == EE24_16KBIT)
    if (HAL_I2C_Mem_Read(Handle->HI2c, Handle->Address | ((Address & 0x0700) >> 7), (Address & 0xff), I2C_MEMADD_SIZE_8BIT, Data, Len, Timeout) == HAL_OK)
#else
    if (HAL_I2C_Mem_Read(Handle->HI2c, Handle->Address, Address, I2C_MEMADD_SIZE_16BIT, Data, Len, Timeout) == HAL_OK)
 800095e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8000960:	9302      	str	r3, [sp, #8]
 8000962:	b2ad      	uxth	r5, r5
 8000964:	9501      	str	r5, [sp, #4]
 8000966:	9700      	str	r7, [sp, #0]
 8000968:	2310      	movs	r3, #16
 800096a:	b2b2      	uxth	r2, r6
 800096c:	7921      	ldrb	r1, [r4, #4]
 800096e:	6820      	ldr	r0, [r4, #0]
 8000970:	f002 f914 	bl	8002b9c <HAL_I2C_Mem_Read>
 8000974:	b130      	cbz	r0, 8000984 <EE24_Read+0x36>
  bool answer = false;
 8000976:	2500      	movs	r5, #0
      answer = true;
    }
  }
  while (0);

  EE24_UnLock(Handle);
 8000978:	4620      	mov	r0, r4
 800097a:	f7ff ffc3 	bl	8000904 <EE24_UnLock>
  return answer;
}
 800097e:	4628      	mov	r0, r5
 8000980:	b005      	add	sp, #20
 8000982:	bdf0      	pop	{r4, r5, r6, r7, pc}
      answer = true;
 8000984:	2501      	movs	r5, #1
 8000986:	e7f7      	b.n	8000978 <EE24_Read+0x2a>

08000988 <LSM6DSO_Init>:
  * @brief  Initialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Init(LSM6DSO_Object_t *pObj)
{
 8000988:	b538      	push	{r3, r4, r5, lr}
 800098a:	4605      	mov	r5, r0
  /* Disable I3C */
  if (lsm6dso_i3c_disable_set(&(pObj->Ctx), LSM6DSO_I3C_DISABLE) != LSM6DSO_OK)
 800098c:	f100 0420 	add.w	r4, r0, #32
 8000990:	2180      	movs	r1, #128	@ 0x80
 8000992:	4620      	mov	r0, r4
 8000994:	f000 f982 	bl	8000c9c <lsm6dso_i3c_disable_set>
 8000998:	bb60      	cbnz	r0, 80009f4 <LSM6DSO_Init+0x6c>
    return LSM6DSO_ERROR;
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dso_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 800099a:	2101      	movs	r1, #1
 800099c:	4620      	mov	r0, r4
 800099e:	f000 f964 	bl	8000c6a <lsm6dso_auto_increment_set>
 80009a2:	bb50      	cbnz	r0, 80009fa <LSM6DSO_Init+0x72>
  {
    return LSM6DSO_ERROR;
  }

  /* Enable BDU */
  if (lsm6dso_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 80009a4:	2101      	movs	r1, #1
 80009a6:	4620      	mov	r0, r4
 80009a8:	f000 f904 	bl	8000bb4 <lsm6dso_block_data_update_set>
 80009ac:	bb40      	cbnz	r0, 8000a00 <LSM6DSO_Init+0x78>
  {
    return LSM6DSO_ERROR;
  }

  /* FIFO mode selection */
  if (lsm6dso_fifo_mode_set(&(pObj->Ctx), LSM6DSO_BYPASS_MODE) != LSM6DSO_OK)
 80009ae:	2100      	movs	r1, #0
 80009b0:	4620      	mov	r0, r4
 80009b2:	f000 f9a8 	bl	8000d06 <lsm6dso_fifo_mode_set>
 80009b6:	bb30      	cbnz	r0, 8000a06 <LSM6DSO_Init+0x7e>
  {
    return LSM6DSO_ERROR;
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_104Hz;
 80009b8:	2304      	movs	r3, #4
 80009ba:	f885 3033 	strb.w	r3, [r5, #51]	@ 0x33

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80009be:	2100      	movs	r1, #0
 80009c0:	4620      	mov	r0, r4
 80009c2:	f000 f9fd 	bl	8000dc0 <lsm6dso_xl_data_rate_set>
 80009c6:	bb08      	cbnz	r0, 8000a0c <LSM6DSO_Init+0x84>
  {
    return LSM6DSO_ERROR;
  }

  /* Full scale selection. */
  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), LSM6DSO_2g) != LSM6DSO_OK)
 80009c8:	2100      	movs	r1, #0
 80009ca:	4620      	mov	r0, r4
 80009cc:	f000 f89e 	bl	8000b0c <lsm6dso_xl_full_scale_set>
 80009d0:	b9f8      	cbnz	r0, 8000a12 <LSM6DSO_Init+0x8a>
  {
    return LSM6DSO_ERROR;
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSO_GY_ODR_104Hz;
 80009d2:	2304      	movs	r3, #4
 80009d4:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 80009d8:	2100      	movs	r1, #0
 80009da:	4620      	mov	r0, r4
 80009dc:	f000 fa75 	bl	8000eca <lsm6dso_gy_data_rate_set>
 80009e0:	b9d0      	cbnz	r0, 8000a18 <LSM6DSO_Init+0x90>
  {
    return LSM6DSO_ERROR;
  }

  /* Full scale selection. */
  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), LSM6DSO_2000dps) != LSM6DSO_OK)
 80009e2:	2106      	movs	r1, #6
 80009e4:	4620      	mov	r0, r4
 80009e6:	f000 f8cc 	bl	8000b82 <lsm6dso_gy_full_scale_set>
 80009ea:	b9c0      	cbnz	r0, 8000a1e <LSM6DSO_Init+0x96>
  {
    return LSM6DSO_ERROR;
  }

  pObj->is_initialized = 1;
 80009ec:	2301      	movs	r3, #1
 80009ee:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30

  return LSM6DSO_OK;
}
 80009f2:	bd38      	pop	{r3, r4, r5, pc}
    return LSM6DSO_ERROR;
 80009f4:	f04f 30ff 	mov.w	r0, #4294967295
 80009f8:	e7fb      	b.n	80009f2 <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 80009fa:	f04f 30ff 	mov.w	r0, #4294967295
 80009fe:	e7f8      	b.n	80009f2 <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 8000a00:	f04f 30ff 	mov.w	r0, #4294967295
 8000a04:	e7f5      	b.n	80009f2 <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 8000a06:	f04f 30ff 	mov.w	r0, #4294967295
 8000a0a:	e7f2      	b.n	80009f2 <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 8000a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a10:	e7ef      	b.n	80009f2 <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 8000a12:	f04f 30ff 	mov.w	r0, #4294967295
 8000a16:	e7ec      	b.n	80009f2 <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 8000a18:	f04f 30ff 	mov.w	r0, #4294967295
 8000a1c:	e7e9      	b.n	80009f2 <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 8000a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8000a22:	e7e6      	b.n	80009f2 <LSM6DSO_Init+0x6a>

08000a24 <LSM6DSO_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ReadID(LSM6DSO_Object_t *pObj, uint8_t *Id)
{
 8000a24:	b508      	push	{r3, lr}
  if (lsm6dso_device_id_get(&(pObj->Ctx), Id) != LSM6DSO_OK)
 8000a26:	3020      	adds	r0, #32
 8000a28:	f000 f918 	bl	8000c5c <lsm6dso_device_id_get>
 8000a2c:	b900      	cbnz	r0, 8000a30 <LSM6DSO_ReadID+0xc>
  {
    return LSM6DSO_ERROR;
  }

  return LSM6DSO_OK;
}
 8000a2e:	bd08      	pop	{r3, pc}
    return LSM6DSO_ERROR;
 8000a30:	f04f 30ff 	mov.w	r0, #4294967295
 8000a34:	e7fb      	b.n	8000a2e <LSM6DSO_ReadID+0xa>
	...

08000a38 <LSM6DSO_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 8000a38:	b510      	push	{r4, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	460c      	mov	r4, r1
  int32_t ret = LSM6DSO_OK;
  lsm6dso_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 8000a3e:	f10d 0107 	add.w	r1, sp, #7
 8000a42:	3020      	adds	r0, #32
 8000a44:	f000 f87b 	bl	8000b3e <lsm6dso_xl_full_scale_get>
 8000a48:	b9a0      	cbnz	r0, 8000a74 <LSM6DSO_ACC_GetSensitivity+0x3c>
  {
    return LSM6DSO_ERROR;
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8000a4a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000a4e:	2b03      	cmp	r3, #3
 8000a50:	d813      	bhi.n	8000a7a <LSM6DSO_ACC_GetSensitivity+0x42>
 8000a52:	e8df f003 	tbb	[pc, r3]
 8000a56:	0c02      	.short	0x0c02
 8000a58:	0906      	.short	0x0906
  {
    case LSM6DSO_2g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_2G;
 8000a5a:	4b09      	ldr	r3, [pc, #36]	@ (8000a80 <LSM6DSO_ACC_GetSensitivity+0x48>)
 8000a5c:	6023      	str	r3, [r4, #0]
      ret = LSM6DSO_ERROR;
      break;
  }

  return ret;
}
 8000a5e:	b002      	add	sp, #8
 8000a60:	bd10      	pop	{r4, pc}
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_4G;
 8000a62:	4b08      	ldr	r3, [pc, #32]	@ (8000a84 <LSM6DSO_ACC_GetSensitivity+0x4c>)
 8000a64:	6023      	str	r3, [r4, #0]
      break;
 8000a66:	e7fa      	b.n	8000a5e <LSM6DSO_ACC_GetSensitivity+0x26>
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_8G;
 8000a68:	4b07      	ldr	r3, [pc, #28]	@ (8000a88 <LSM6DSO_ACC_GetSensitivity+0x50>)
 8000a6a:	6023      	str	r3, [r4, #0]
      break;
 8000a6c:	e7f7      	b.n	8000a5e <LSM6DSO_ACC_GetSensitivity+0x26>
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_16G;
 8000a6e:	4b07      	ldr	r3, [pc, #28]	@ (8000a8c <LSM6DSO_ACC_GetSensitivity+0x54>)
 8000a70:	6023      	str	r3, [r4, #0]
      break;
 8000a72:	e7f4      	b.n	8000a5e <LSM6DSO_ACC_GetSensitivity+0x26>
    return LSM6DSO_ERROR;
 8000a74:	f04f 30ff 	mov.w	r0, #4294967295
 8000a78:	e7f1      	b.n	8000a5e <LSM6DSO_ACC_GetSensitivity+0x26>
  switch (full_scale)
 8000a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8000a7e:	e7ee      	b.n	8000a5e <LSM6DSO_ACC_GetSensitivity+0x26>
 8000a80:	3d79db23 	.word	0x3d79db23
 8000a84:	3df9db23 	.word	0x3df9db23
 8000a88:	3e79db23 	.word	0x3e79db23
 8000a8c:	3ef9db23 	.word	0x3ef9db23

08000a90 <LSM6DSO_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *Acceleration)
{
 8000a90:	b530      	push	{r4, r5, lr}
 8000a92:	b085      	sub	sp, #20
 8000a94:	4605      	mov	r5, r0
 8000a96:	460c      	mov	r4, r1
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity = 0.0f;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	9301      	str	r3, [sp, #4]

  /* Read raw data values. */
  if (lsm6dso_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8000a9c:	a902      	add	r1, sp, #8
 8000a9e:	3020      	adds	r0, #32
 8000aa0:	f000 f8a1 	bl	8000be6 <lsm6dso_acceleration_raw_get>
 8000aa4:	bb60      	cbnz	r0, 8000b00 <LSM6DSO_ACC_GetAxes+0x70>
  {
    return LSM6DSO_ERROR;
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 8000aa6:	a901      	add	r1, sp, #4
 8000aa8:	4628      	mov	r0, r5
 8000aaa:	f7ff ffc5 	bl	8000a38 <LSM6DSO_ACC_GetSensitivity>
 8000aae:	bb50      	cbnz	r0, 8000b06 <LSM6DSO_ACC_GetAxes+0x76>
  {
    return LSM6DSO_ERROR;
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 8000ab0:	f9bd 3008 	ldrsh.w	r3, [sp, #8]
 8000ab4:	ee07 3a10 	vmov	s14, r3
 8000ab8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000abc:	eddd 7a01 	vldr	s15, [sp, #4]
 8000ac0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ac4:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8000ac8:	ed84 7a00 	vstr	s14, [r4]
  Acceleration->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 8000acc:	f9bd 300a 	ldrsh.w	r3, [sp, #10]
 8000ad0:	ee07 3a10 	vmov	s14, r3
 8000ad4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000ad8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000adc:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8000ae0:	ed84 7a01 	vstr	s14, [r4, #4]
  Acceleration->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 8000ae4:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8000ae8:	ee07 3a10 	vmov	s14, r3
 8000aec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000af0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000af4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000af8:	edc4 7a02 	vstr	s15, [r4, #8]

  return LSM6DSO_OK;
}
 8000afc:	b005      	add	sp, #20
 8000afe:	bd30      	pop	{r4, r5, pc}
    return LSM6DSO_ERROR;
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295
 8000b04:	e7fa      	b.n	8000afc <LSM6DSO_ACC_GetAxes+0x6c>
    return LSM6DSO_ERROR;
 8000b06:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0a:	e7f7      	b.n	8000afc <LSM6DSO_ACC_GetAxes+0x6c>

08000b0c <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 8000b0c:	b530      	push	{r4, r5, lr}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	4604      	mov	r4, r0
 8000b12:	460d      	mov	r5, r1
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8000b14:	2301      	movs	r3, #1
 8000b16:	aa01      	add	r2, sp, #4
 8000b18:	2110      	movs	r1, #16
 8000b1a:	f000 fb45 	bl	80011a8 <lsm6dso_read_reg>

  if (ret == 0)
 8000b1e:	b108      	cbz	r0, 8000b24 <lsm6dso_xl_full_scale_set+0x18>
    reg.fs_xl = (uint8_t) val;
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
  }

  return ret;
}
 8000b20:	b003      	add	sp, #12
 8000b22:	bd30      	pop	{r4, r5, pc}
    reg.fs_xl = (uint8_t) val;
 8000b24:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000b28:	f365 0383 	bfi	r3, r5, #2, #2
 8000b2c:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8000b30:	2301      	movs	r3, #1
 8000b32:	aa01      	add	r2, sp, #4
 8000b34:	2110      	movs	r1, #16
 8000b36:	4620      	mov	r0, r4
 8000b38:	f000 fb16 	bl	8001168 <lsm6dso_write_reg>
  return ret;
 8000b3c:	e7f0      	b.n	8000b20 <lsm6dso_xl_full_scale_set+0x14>

08000b3e <lsm6dso_xl_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t *val)
{
 8000b3e:	b510      	push	{r4, lr}
 8000b40:	b082      	sub	sp, #8
 8000b42:	460c      	mov	r4, r1
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8000b44:	2301      	movs	r3, #1
 8000b46:	aa01      	add	r2, sp, #4
 8000b48:	2110      	movs	r1, #16
 8000b4a:	f000 fb2d 	bl	80011a8 <lsm6dso_read_reg>

  switch (reg.fs_xl)
 8000b4e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000b52:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8000b56:	2b03      	cmp	r3, #3
 8000b58:	d810      	bhi.n	8000b7c <lsm6dso_xl_full_scale_get+0x3e>
 8000b5a:	e8df f003 	tbb	[pc, r3]
 8000b5e:	0602      	.short	0x0602
 8000b60:	0c09      	.short	0x0c09
  {
    case LSM6DSO_2g:
      *val = LSM6DSO_2g;
 8000b62:	2300      	movs	r3, #0
 8000b64:	7023      	strb	r3, [r4, #0]
      *val = LSM6DSO_2g;
      break;
  }

  return ret;
}
 8000b66:	b002      	add	sp, #8
 8000b68:	bd10      	pop	{r4, pc}
      *val = LSM6DSO_16g;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	7023      	strb	r3, [r4, #0]
      break;
 8000b6e:	e7fa      	b.n	8000b66 <lsm6dso_xl_full_scale_get+0x28>
      *val = LSM6DSO_4g;
 8000b70:	2302      	movs	r3, #2
 8000b72:	7023      	strb	r3, [r4, #0]
      break;
 8000b74:	e7f7      	b.n	8000b66 <lsm6dso_xl_full_scale_get+0x28>
      *val = LSM6DSO_8g;
 8000b76:	2303      	movs	r3, #3
 8000b78:	7023      	strb	r3, [r4, #0]
      break;
 8000b7a:	e7f4      	b.n	8000b66 <lsm6dso_xl_full_scale_get+0x28>
      *val = LSM6DSO_2g;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	7023      	strb	r3, [r4, #0]
  return ret;
 8000b80:	e7f1      	b.n	8000b66 <lsm6dso_xl_full_scale_get+0x28>

08000b82 <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
 8000b82:	b530      	push	{r4, r5, lr}
 8000b84:	b083      	sub	sp, #12
 8000b86:	4604      	mov	r4, r0
 8000b88:	460d      	mov	r5, r1
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	aa01      	add	r2, sp, #4
 8000b8e:	2111      	movs	r1, #17
 8000b90:	f000 fb0a 	bl	80011a8 <lsm6dso_read_reg>

  if (ret == 0)
 8000b94:	b108      	cbz	r0, 8000b9a <lsm6dso_gy_full_scale_set+0x18>
    reg.fs_g = (uint8_t) val;
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
  }

  return ret;
}
 8000b96:	b003      	add	sp, #12
 8000b98:	bd30      	pop	{r4, r5, pc}
    reg.fs_g = (uint8_t) val;
 8000b9a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000b9e:	f365 0343 	bfi	r3, r5, #1, #3
 8000ba2:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	aa01      	add	r2, sp, #4
 8000baa:	2111      	movs	r1, #17
 8000bac:	4620      	mov	r0, r4
 8000bae:	f000 fadb 	bl	8001168 <lsm6dso_write_reg>
  return ret;
 8000bb2:	e7f0      	b.n	8000b96 <lsm6dso_gy_full_scale_set+0x14>

08000bb4 <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000bb4:	b530      	push	{r4, r5, lr}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	4604      	mov	r4, r0
 8000bba:	460d      	mov	r5, r1
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	aa01      	add	r2, sp, #4
 8000bc0:	2112      	movs	r1, #18
 8000bc2:	f000 faf1 	bl	80011a8 <lsm6dso_read_reg>

  if (ret == 0)
 8000bc6:	b108      	cbz	r0, 8000bcc <lsm6dso_block_data_update_set+0x18>
    reg.bdu = val;
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
  }

  return ret;
}
 8000bc8:	b003      	add	sp, #12
 8000bca:	bd30      	pop	{r4, r5, pc}
    reg.bdu = val;
 8000bcc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000bd0:	f365 1386 	bfi	r3, r5, #6, #1
 8000bd4:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8000bd8:	2301      	movs	r3, #1
 8000bda:	aa01      	add	r2, sp, #4
 8000bdc:	2112      	movs	r1, #18
 8000bde:	4620      	mov	r0, r4
 8000be0:	f000 fac2 	bl	8001168 <lsm6dso_write_reg>
  return ret;
 8000be4:	e7f0      	b.n	8000bc8 <lsm6dso_block_data_update_set+0x14>

08000be6 <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8000be6:	b510      	push	{r4, lr}
 8000be8:	b082      	sub	sp, #8
 8000bea:	460c      	mov	r4, r1
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 8000bec:	2306      	movs	r3, #6
 8000bee:	466a      	mov	r2, sp
 8000bf0:	2128      	movs	r1, #40	@ 0x28
 8000bf2:	f000 fad9 	bl	80011a8 <lsm6dso_read_reg>
  val[0] = (int16_t)buff[1];
 8000bf6:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8000bfa:	8022      	strh	r2, [r4, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8000bfc:	f89d 3000 	ldrb.w	r3, [sp]
 8000c00:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000c04:	8023      	strh	r3, [r4, #0]
  val[1] = (int16_t)buff[3];
 8000c06:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8000c0a:	8062      	strh	r2, [r4, #2]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8000c0c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8000c10:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000c14:	8063      	strh	r3, [r4, #2]
  val[2] = (int16_t)buff[5];
 8000c16:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000c1a:	80a2      	strh	r2, [r4, #4]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8000c1c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000c20:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000c24:	80a3      	strh	r3, [r4, #4]

  return ret;
}
 8000c26:	b002      	add	sp, #8
 8000c28:	bd10      	pop	{r4, pc}

08000c2a <lsm6dso_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 8000c2a:	b530      	push	{r4, r5, lr}
 8000c2c:	b083      	sub	sp, #12
 8000c2e:	4604      	mov	r4, r0
 8000c30:	460d      	mov	r5, r1
  lsm6dso_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8000c32:	2301      	movs	r3, #1
 8000c34:	aa01      	add	r2, sp, #4
 8000c36:	4619      	mov	r1, r3
 8000c38:	f000 fab6 	bl	80011a8 <lsm6dso_read_reg>

  if (ret == 0)
 8000c3c:	b108      	cbz	r0, 8000c42 <lsm6dso_mem_bank_set+0x18>
    reg.reg_access = (uint8_t)val;
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
  }

  return ret;
}
 8000c3e:	b003      	add	sp, #12
 8000c40:	bd30      	pop	{r4, r5, pc}
    reg.reg_access = (uint8_t)val;
 8000c42:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000c46:	f365 1387 	bfi	r3, r5, #6, #2
 8000c4a:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8000c4e:	2301      	movs	r3, #1
 8000c50:	aa01      	add	r2, sp, #4
 8000c52:	4619      	mov	r1, r3
 8000c54:	4620      	mov	r0, r4
 8000c56:	f000 fa87 	bl	8001168 <lsm6dso_write_reg>
  return ret;
 8000c5a:	e7f0      	b.n	8000c3e <lsm6dso_mem_bank_set+0x14>

08000c5c <lsm6dso_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000c5c:	b508      	push	{r3, lr}
 8000c5e:	460a      	mov	r2, r1
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_WHO_AM_I, buff, 1);
 8000c60:	2301      	movs	r3, #1
 8000c62:	210f      	movs	r1, #15
 8000c64:	f000 faa0 	bl	80011a8 <lsm6dso_read_reg>

  return ret;
}
 8000c68:	bd08      	pop	{r3, pc}

08000c6a <lsm6dso_auto_increment_set>:
  * @param  val      change the values of if_inc in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000c6a:	b530      	push	{r4, r5, lr}
 8000c6c:	b083      	sub	sp, #12
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8000c72:	2301      	movs	r3, #1
 8000c74:	aa01      	add	r2, sp, #4
 8000c76:	2112      	movs	r1, #18
 8000c78:	f000 fa96 	bl	80011a8 <lsm6dso_read_reg>

  if (ret == 0)
 8000c7c:	b108      	cbz	r0, 8000c82 <lsm6dso_auto_increment_set+0x18>
    reg.if_inc = val;
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
  }

  return ret;
}
 8000c7e:	b003      	add	sp, #12
 8000c80:	bd30      	pop	{r4, r5, pc}
    reg.if_inc = val;
 8000c82:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000c86:	f365 0382 	bfi	r3, r5, #2, #1
 8000c8a:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8000c8e:	2301      	movs	r3, #1
 8000c90:	aa01      	add	r2, sp, #4
 8000c92:	2112      	movs	r1, #18
 8000c94:	4620      	mov	r0, r4
 8000c96:	f000 fa67 	bl	8001168 <lsm6dso_write_reg>
  return ret;
 8000c9a:	e7f0      	b.n	8000c7e <lsm6dso_auto_increment_set+0x14>

08000c9c <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
 8000c9c:	b530      	push	{r4, r5, lr}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	4605      	mov	r5, r0
 8000ca2:	460c      	mov	r4, r1
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	466a      	mov	r2, sp
 8000ca8:	2118      	movs	r1, #24
 8000caa:	f000 fa7d 	bl	80011a8 <lsm6dso_read_reg>

  if (ret == 0)
 8000cae:	4603      	mov	r3, r0
 8000cb0:	b118      	cbz	r0, 8000cba <lsm6dso_i3c_disable_set+0x1e>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB,
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 8000cb2:	b1d3      	cbz	r3, 8000cea <lsm6dso_i3c_disable_set+0x4e>
    ret = lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB,
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	b003      	add	sp, #12
 8000cb8:	bd30      	pop	{r4, r5, pc}
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 8000cba:	09e3      	lsrs	r3, r4, #7
 8000cbc:	f89d 2000 	ldrb.w	r2, [sp]
 8000cc0:	f363 0241 	bfi	r2, r3, #1, #1
 8000cc4:	f88d 2000 	strb.w	r2, [sp]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8000cc8:	2301      	movs	r3, #1
 8000cca:	466a      	mov	r2, sp
 8000ccc:	2118      	movs	r1, #24
 8000cce:	4628      	mov	r0, r5
 8000cd0:	f000 fa4a 	bl	8001168 <lsm6dso_write_reg>
  if (ret == 0)
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2800      	cmp	r0, #0
 8000cd8:	d1ec      	bne.n	8000cb4 <lsm6dso_i3c_disable_set+0x18>
    ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 8000cda:	2301      	movs	r3, #1
 8000cdc:	aa01      	add	r2, sp, #4
 8000cde:	2162      	movs	r1, #98	@ 0x62
 8000ce0:	4628      	mov	r0, r5
 8000ce2:	f000 fa61 	bl	80011a8 <lsm6dso_read_reg>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	e7e3      	b.n	8000cb2 <lsm6dso_i3c_disable_set+0x16>
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 8000cea:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000cee:	f364 03c4 	bfi	r3, r4, #3, #2
 8000cf2:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	aa01      	add	r2, sp, #4
 8000cfa:	2162      	movs	r1, #98	@ 0x62
 8000cfc:	4628      	mov	r0, r5
 8000cfe:	f000 fa33 	bl	8001168 <lsm6dso_write_reg>
 8000d02:	4603      	mov	r3, r0
  return ret;
 8000d04:	e7d6      	b.n	8000cb4 <lsm6dso_i3c_disable_set+0x18>

08000d06 <lsm6dso_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dso_fifo_mode_t val)
{
 8000d06:	b530      	push	{r4, r5, lr}
 8000d08:	b083      	sub	sp, #12
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	460d      	mov	r5, r1
  lsm6dso_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8000d0e:	2301      	movs	r3, #1
 8000d10:	aa01      	add	r2, sp, #4
 8000d12:	210a      	movs	r1, #10
 8000d14:	f000 fa48 	bl	80011a8 <lsm6dso_read_reg>

  if (ret == 0)
 8000d18:	b108      	cbz	r0, 8000d1e <lsm6dso_fifo_mode_set+0x18>
    reg.fifo_mode = (uint8_t)val;
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
  }

  return ret;
}
 8000d1a:	b003      	add	sp, #12
 8000d1c:	bd30      	pop	{r4, r5, pc}
    reg.fifo_mode = (uint8_t)val;
 8000d1e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000d22:	f365 0302 	bfi	r3, r5, #0, #3
 8000d26:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	aa01      	add	r2, sp, #4
 8000d2e:	210a      	movs	r1, #10
 8000d30:	4620      	mov	r0, r4
 8000d32:	f000 fa19 	bl	8001168 <lsm6dso_write_reg>
  return ret;
 8000d36:	e7f0      	b.n	8000d1a <lsm6dso_fifo_mode_set+0x14>

08000d38 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 8000d38:	b538      	push	{r3, r4, r5, lr}
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	460d      	mov	r5, r1
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8000d3e:	2102      	movs	r1, #2
 8000d40:	f7ff ff73 	bl	8000c2a <lsm6dso_mem_bank_set>

  if (ret == 0)
 8000d44:	b100      	cbz	r0, 8000d48 <lsm6dso_fsm_enable_get+0x10>
  {
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
  }

  return ret;
}
 8000d46:	bd38      	pop	{r3, r4, r5, pc}
    ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 8000d48:	2302      	movs	r3, #2
 8000d4a:	462a      	mov	r2, r5
 8000d4c:	2146      	movs	r1, #70	@ 0x46
 8000d4e:	4620      	mov	r0, r4
 8000d50:	f000 fa2a 	bl	80011a8 <lsm6dso_read_reg>
  if (ret == 0)
 8000d54:	2800      	cmp	r0, #0
 8000d56:	d1f6      	bne.n	8000d46 <lsm6dso_fsm_enable_get+0xe>
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4620      	mov	r0, r4
 8000d5c:	f7ff ff65 	bl	8000c2a <lsm6dso_mem_bank_set>
  return ret;
 8000d60:	e7f1      	b.n	8000d46 <lsm6dso_fsm_enable_get+0xe>

08000d62 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 8000d62:	b530      	push	{r4, r5, lr}
 8000d64:	b083      	sub	sp, #12
 8000d66:	4605      	mov	r5, r0
 8000d68:	460c      	mov	r4, r1
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8000d6a:	2102      	movs	r1, #2
 8000d6c:	f7ff ff5d 	bl	8000c2a <lsm6dso_mem_bank_set>

  if (ret == 0)
 8000d70:	b108      	cbz	r0, 8000d76 <lsm6dso_fsm_data_rate_get+0x14>

    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
  }

  return ret;
}
 8000d72:	b003      	add	sp, #12
 8000d74:	bd30      	pop	{r4, r5, pc}
    ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B,
 8000d76:	2301      	movs	r3, #1
 8000d78:	aa01      	add	r2, sp, #4
 8000d7a:	215f      	movs	r1, #95	@ 0x5f
 8000d7c:	4628      	mov	r0, r5
 8000d7e:	f000 fa13 	bl	80011a8 <lsm6dso_read_reg>
  if (ret == 0)
 8000d82:	2800      	cmp	r0, #0
 8000d84:	d1f5      	bne.n	8000d72 <lsm6dso_fsm_data_rate_get+0x10>
    switch (reg.fsm_odr)
 8000d86:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000d8a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8000d8e:	2b03      	cmp	r3, #3
 8000d90:	d813      	bhi.n	8000dba <lsm6dso_fsm_data_rate_get+0x58>
 8000d92:	e8df f003 	tbb	[pc, r3]
 8000d96:	0902      	.short	0x0902
 8000d98:	0f0c      	.short	0x0f0c
        *val = LSM6DSO_ODR_FSM_12Hz5;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	7023      	strb	r3, [r4, #0]
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8000d9e:	2100      	movs	r1, #0
 8000da0:	4628      	mov	r0, r5
 8000da2:	f7ff ff42 	bl	8000c2a <lsm6dso_mem_bank_set>
  return ret;
 8000da6:	e7e4      	b.n	8000d72 <lsm6dso_fsm_data_rate_get+0x10>
        *val = LSM6DSO_ODR_FSM_26Hz;
 8000da8:	2301      	movs	r3, #1
 8000daa:	7023      	strb	r3, [r4, #0]
        break;
 8000dac:	e7f7      	b.n	8000d9e <lsm6dso_fsm_data_rate_get+0x3c>
        *val = LSM6DSO_ODR_FSM_52Hz;
 8000dae:	2302      	movs	r3, #2
 8000db0:	7023      	strb	r3, [r4, #0]
        break;
 8000db2:	e7f4      	b.n	8000d9e <lsm6dso_fsm_data_rate_get+0x3c>
        *val = LSM6DSO_ODR_FSM_104Hz;
 8000db4:	2303      	movs	r3, #3
 8000db6:	7023      	strb	r3, [r4, #0]
        break;
 8000db8:	e7f1      	b.n	8000d9e <lsm6dso_fsm_data_rate_get+0x3c>
        *val = LSM6DSO_ODR_FSM_12Hz5;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	7023      	strb	r3, [r4, #0]
        break;
 8000dbe:	e7ee      	b.n	8000d9e <lsm6dso_fsm_data_rate_get+0x3c>

08000dc0 <lsm6dso_xl_data_rate_set>:
{
 8000dc0:	b530      	push	{r4, r5, lr}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	4604      	mov	r4, r0
 8000dc6:	460d      	mov	r5, r1
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8000dc8:	a901      	add	r1, sp, #4
 8000dca:	f7ff ffb5 	bl	8000d38 <lsm6dso_fsm_enable_get>
  if (ret == 0)
 8000dce:	4602      	mov	r2, r0
 8000dd0:	bbc8      	cbnz	r0, 8000e46 <lsm6dso_xl_data_rate_set+0x86>
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8000dd2:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8000dd6:	f001 0301 	and.w	r3, r1, #1
         fsm_enable.fsm_enable_a.fsm2_en  |
 8000dda:	f3c1 0040 	ubfx	r0, r1, #1, #1
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8000dde:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm3_en  |
 8000de0:	f3c1 0080 	ubfx	r0, r1, #2, #1
         fsm_enable.fsm_enable_a.fsm2_en  |
 8000de4:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm4_en  |
 8000de6:	f3c1 00c0 	ubfx	r0, r1, #3, #1
         fsm_enable.fsm_enable_a.fsm3_en  |
 8000dea:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm5_en  |
 8000dec:	f3c1 1000 	ubfx	r0, r1, #4, #1
         fsm_enable.fsm_enable_a.fsm4_en  |
 8000df0:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm6_en  |
 8000df2:	f3c1 1040 	ubfx	r0, r1, #5, #1
         fsm_enable.fsm_enable_a.fsm5_en  |
 8000df6:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm7_en  |
 8000df8:	f3c1 1080 	ubfx	r0, r1, #6, #1
         fsm_enable.fsm_enable_a.fsm6_en  |
 8000dfc:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm7_en  |
 8000dfe:	ea43 13d1 	orr.w	r3, r3, r1, lsr #7
         fsm_enable.fsm_enable_b.fsm9_en  |
 8000e02:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8000e06:	f001 0001 	and.w	r0, r1, #1
         fsm_enable.fsm_enable_a.fsm8_en  |
 8000e0a:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm10_en |
 8000e0c:	f3c1 0040 	ubfx	r0, r1, #1, #1
         fsm_enable.fsm_enable_b.fsm9_en  |
 8000e10:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm11_en |
 8000e12:	f3c1 0080 	ubfx	r0, r1, #2, #1
         fsm_enable.fsm_enable_b.fsm10_en |
 8000e16:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm12_en |
 8000e18:	f3c1 00c0 	ubfx	r0, r1, #3, #1
         fsm_enable.fsm_enable_b.fsm11_en |
 8000e1c:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm13_en |
 8000e1e:	f3c1 1000 	ubfx	r0, r1, #4, #1
         fsm_enable.fsm_enable_b.fsm12_en |
 8000e22:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm14_en |
 8000e24:	f3c1 1040 	ubfx	r0, r1, #5, #1
         fsm_enable.fsm_enable_b.fsm13_en |
 8000e28:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm15_en |
 8000e2a:	f3c1 1080 	ubfx	r0, r1, #6, #1
         fsm_enable.fsm_enable_b.fsm14_en |
 8000e2e:	4303      	orrs	r3, r0
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8000e30:	ea53 13d1 	orrs.w	r3, r3, r1, lsr #7
 8000e34:	d10c      	bne.n	8000e50 <lsm6dso_xl_data_rate_set+0x90>
  if (ret == 0)
 8000e36:	b942      	cbnz	r2, 8000e4a <lsm6dso_xl_data_rate_set+0x8a>
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8000e38:	2301      	movs	r3, #1
 8000e3a:	466a      	mov	r2, sp
 8000e3c:	2110      	movs	r1, #16
 8000e3e:	4620      	mov	r0, r4
 8000e40:	f000 f9b2 	bl	80011a8 <lsm6dso_read_reg>
 8000e44:	4602      	mov	r2, r0
  if (ret == 0)
 8000e46:	2a00      	cmp	r2, #0
 8000e48:	d031      	beq.n	8000eae <lsm6dso_xl_data_rate_set+0xee>
}
 8000e4a:	4610      	mov	r0, r2
 8000e4c:	b003      	add	sp, #12
 8000e4e:	bd30      	pop	{r4, r5, pc}
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8000e50:	f10d 0103 	add.w	r1, sp, #3
 8000e54:	4620      	mov	r0, r4
 8000e56:	f7ff ff84 	bl	8000d62 <lsm6dso_fsm_data_rate_get>
      if (ret == 0)
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	2800      	cmp	r0, #0
 8000e5e:	d1f4      	bne.n	8000e4a <lsm6dso_xl_data_rate_set+0x8a>
        switch (fsm_odr)
 8000e60:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000e64:	2b03      	cmp	r3, #3
 8000e66:	d8e6      	bhi.n	8000e36 <lsm6dso_xl_data_rate_set+0x76>
 8000e68:	e8df f003 	tbb	[pc, r3]
 8000e6c:	130b0602 	.word	0x130b0602
            if (val == LSM6DSO_XL_ODR_OFF)
 8000e70:	2d00      	cmp	r5, #0
 8000e72:	d1e0      	bne.n	8000e36 <lsm6dso_xl_data_rate_set+0x76>
              odr_xl = LSM6DSO_XL_ODR_12Hz5;
 8000e74:	2501      	movs	r5, #1
 8000e76:	e7de      	b.n	8000e36 <lsm6dso_xl_data_rate_set+0x76>
            if (val == LSM6DSO_XL_ODR_OFF)
 8000e78:	b18d      	cbz	r5, 8000e9e <lsm6dso_xl_data_rate_set+0xde>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8000e7a:	2d01      	cmp	r5, #1
 8000e7c:	d1db      	bne.n	8000e36 <lsm6dso_xl_data_rate_set+0x76>
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8000e7e:	2502      	movs	r5, #2
 8000e80:	e7d9      	b.n	8000e36 <lsm6dso_xl_data_rate_set+0x76>
            if (val == LSM6DSO_XL_ODR_OFF)
 8000e82:	2d01      	cmp	r5, #1
 8000e84:	d00d      	beq.n	8000ea2 <lsm6dso_xl_data_rate_set+0xe2>
 8000e86:	2d02      	cmp	r5, #2
 8000e88:	d00d      	beq.n	8000ea6 <lsm6dso_xl_data_rate_set+0xe6>
 8000e8a:	2d00      	cmp	r5, #0
 8000e8c:	d1d3      	bne.n	8000e36 <lsm6dso_xl_data_rate_set+0x76>
        switch (fsm_odr)
 8000e8e:	2503      	movs	r5, #3
 8000e90:	e7d1      	b.n	8000e36 <lsm6dso_xl_data_rate_set+0x76>
            if (val == LSM6DSO_XL_ODR_OFF)
 8000e92:	2d03      	cmp	r5, #3
 8000e94:	d8cf      	bhi.n	8000e36 <lsm6dso_xl_data_rate_set+0x76>
 8000e96:	e8df f005 	tbb	[pc, r5]
 8000e9a:	0808      	.short	0x0808
 8000e9c:	0808      	.short	0x0808
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8000e9e:	2502      	movs	r5, #2
 8000ea0:	e7c9      	b.n	8000e36 <lsm6dso_xl_data_rate_set+0x76>
        switch (fsm_odr)
 8000ea2:	2503      	movs	r5, #3
 8000ea4:	e7c7      	b.n	8000e36 <lsm6dso_xl_data_rate_set+0x76>
 8000ea6:	2503      	movs	r5, #3
 8000ea8:	e7c5      	b.n	8000e36 <lsm6dso_xl_data_rate_set+0x76>
 8000eaa:	2504      	movs	r5, #4
 8000eac:	e7c3      	b.n	8000e36 <lsm6dso_xl_data_rate_set+0x76>
    reg.odr_xl = (uint8_t) odr_xl;
 8000eae:	f89d 3000 	ldrb.w	r3, [sp]
 8000eb2:	f365 1307 	bfi	r3, r5, #4, #4
 8000eb6:	f88d 3000 	strb.w	r3, [sp]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8000eba:	2301      	movs	r3, #1
 8000ebc:	466a      	mov	r2, sp
 8000ebe:	2110      	movs	r1, #16
 8000ec0:	4620      	mov	r0, r4
 8000ec2:	f000 f951 	bl	8001168 <lsm6dso_write_reg>
 8000ec6:	4602      	mov	r2, r0
  return ret;
 8000ec8:	e7bf      	b.n	8000e4a <lsm6dso_xl_data_rate_set+0x8a>

08000eca <lsm6dso_gy_data_rate_set>:
{
 8000eca:	b530      	push	{r4, r5, lr}
 8000ecc:	b083      	sub	sp, #12
 8000ece:	4604      	mov	r4, r0
 8000ed0:	460d      	mov	r5, r1
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8000ed2:	a901      	add	r1, sp, #4
 8000ed4:	f7ff ff30 	bl	8000d38 <lsm6dso_fsm_enable_get>
  if (ret == 0)
 8000ed8:	4602      	mov	r2, r0
 8000eda:	bbc8      	cbnz	r0, 8000f50 <lsm6dso_gy_data_rate_set+0x86>
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8000edc:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8000ee0:	f001 0301 	and.w	r3, r1, #1
         fsm_enable.fsm_enable_a.fsm2_en  |
 8000ee4:	f3c1 0040 	ubfx	r0, r1, #1, #1
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8000ee8:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm3_en  |
 8000eea:	f3c1 0080 	ubfx	r0, r1, #2, #1
         fsm_enable.fsm_enable_a.fsm2_en  |
 8000eee:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm4_en  |
 8000ef0:	f3c1 00c0 	ubfx	r0, r1, #3, #1
         fsm_enable.fsm_enable_a.fsm3_en  |
 8000ef4:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm5_en  |
 8000ef6:	f3c1 1000 	ubfx	r0, r1, #4, #1
         fsm_enable.fsm_enable_a.fsm4_en  |
 8000efa:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm6_en  |
 8000efc:	f3c1 1040 	ubfx	r0, r1, #5, #1
         fsm_enable.fsm_enable_a.fsm5_en  |
 8000f00:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm7_en  |
 8000f02:	f3c1 1080 	ubfx	r0, r1, #6, #1
         fsm_enable.fsm_enable_a.fsm6_en  |
 8000f06:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm7_en  |
 8000f08:	ea43 13d1 	orr.w	r3, r3, r1, lsr #7
         fsm_enable.fsm_enable_b.fsm9_en  |
 8000f0c:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8000f10:	f001 0001 	and.w	r0, r1, #1
         fsm_enable.fsm_enable_a.fsm8_en  |
 8000f14:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm10_en |
 8000f16:	f3c1 0040 	ubfx	r0, r1, #1, #1
         fsm_enable.fsm_enable_b.fsm9_en  |
 8000f1a:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm11_en |
 8000f1c:	f3c1 0080 	ubfx	r0, r1, #2, #1
         fsm_enable.fsm_enable_b.fsm10_en |
 8000f20:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm12_en |
 8000f22:	f3c1 00c0 	ubfx	r0, r1, #3, #1
         fsm_enable.fsm_enable_b.fsm11_en |
 8000f26:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm13_en |
 8000f28:	f3c1 1000 	ubfx	r0, r1, #4, #1
         fsm_enable.fsm_enable_b.fsm12_en |
 8000f2c:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm14_en |
 8000f2e:	f3c1 1040 	ubfx	r0, r1, #5, #1
         fsm_enable.fsm_enable_b.fsm13_en |
 8000f32:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm15_en |
 8000f34:	f3c1 1080 	ubfx	r0, r1, #6, #1
         fsm_enable.fsm_enable_b.fsm14_en |
 8000f38:	4303      	orrs	r3, r0
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8000f3a:	ea53 13d1 	orrs.w	r3, r3, r1, lsr #7
 8000f3e:	d10c      	bne.n	8000f5a <lsm6dso_gy_data_rate_set+0x90>
  if (ret == 0)
 8000f40:	b942      	cbnz	r2, 8000f54 <lsm6dso_gy_data_rate_set+0x8a>
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8000f42:	2301      	movs	r3, #1
 8000f44:	466a      	mov	r2, sp
 8000f46:	2111      	movs	r1, #17
 8000f48:	4620      	mov	r0, r4
 8000f4a:	f000 f92d 	bl	80011a8 <lsm6dso_read_reg>
 8000f4e:	4602      	mov	r2, r0
  if (ret == 0)
 8000f50:	2a00      	cmp	r2, #0
 8000f52:	d031      	beq.n	8000fb8 <lsm6dso_gy_data_rate_set+0xee>
}
 8000f54:	4610      	mov	r0, r2
 8000f56:	b003      	add	sp, #12
 8000f58:	bd30      	pop	{r4, r5, pc}
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8000f5a:	f10d 0103 	add.w	r1, sp, #3
 8000f5e:	4620      	mov	r0, r4
 8000f60:	f7ff feff 	bl	8000d62 <lsm6dso_fsm_data_rate_get>
      if (ret == 0)
 8000f64:	4602      	mov	r2, r0
 8000f66:	2800      	cmp	r0, #0
 8000f68:	d1f4      	bne.n	8000f54 <lsm6dso_gy_data_rate_set+0x8a>
        switch (fsm_odr)
 8000f6a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000f6e:	2b03      	cmp	r3, #3
 8000f70:	d8e6      	bhi.n	8000f40 <lsm6dso_gy_data_rate_set+0x76>
 8000f72:	e8df f003 	tbb	[pc, r3]
 8000f76:	0602      	.short	0x0602
 8000f78:	130b      	.short	0x130b
            if (val == LSM6DSO_GY_ODR_OFF)
 8000f7a:	2d00      	cmp	r5, #0
 8000f7c:	d1e0      	bne.n	8000f40 <lsm6dso_gy_data_rate_set+0x76>
              odr_gy = LSM6DSO_GY_ODR_12Hz5;
 8000f7e:	2501      	movs	r5, #1
 8000f80:	e7de      	b.n	8000f40 <lsm6dso_gy_data_rate_set+0x76>
            if (val == LSM6DSO_GY_ODR_OFF)
 8000f82:	b18d      	cbz	r5, 8000fa8 <lsm6dso_gy_data_rate_set+0xde>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8000f84:	2d01      	cmp	r5, #1
 8000f86:	d1db      	bne.n	8000f40 <lsm6dso_gy_data_rate_set+0x76>
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8000f88:	2502      	movs	r5, #2
 8000f8a:	e7d9      	b.n	8000f40 <lsm6dso_gy_data_rate_set+0x76>
            if (val == LSM6DSO_GY_ODR_OFF)
 8000f8c:	2d01      	cmp	r5, #1
 8000f8e:	d00d      	beq.n	8000fac <lsm6dso_gy_data_rate_set+0xe2>
 8000f90:	2d02      	cmp	r5, #2
 8000f92:	d00d      	beq.n	8000fb0 <lsm6dso_gy_data_rate_set+0xe6>
 8000f94:	2d00      	cmp	r5, #0
 8000f96:	d1d3      	bne.n	8000f40 <lsm6dso_gy_data_rate_set+0x76>
        switch (fsm_odr)
 8000f98:	2503      	movs	r5, #3
 8000f9a:	e7d1      	b.n	8000f40 <lsm6dso_gy_data_rate_set+0x76>
            if (val == LSM6DSO_GY_ODR_OFF)
 8000f9c:	2d03      	cmp	r5, #3
 8000f9e:	d8cf      	bhi.n	8000f40 <lsm6dso_gy_data_rate_set+0x76>
 8000fa0:	e8df f005 	tbb	[pc, r5]
 8000fa4:	08080808 	.word	0x08080808
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8000fa8:	2502      	movs	r5, #2
 8000faa:	e7c9      	b.n	8000f40 <lsm6dso_gy_data_rate_set+0x76>
        switch (fsm_odr)
 8000fac:	2503      	movs	r5, #3
 8000fae:	e7c7      	b.n	8000f40 <lsm6dso_gy_data_rate_set+0x76>
 8000fb0:	2503      	movs	r5, #3
 8000fb2:	e7c5      	b.n	8000f40 <lsm6dso_gy_data_rate_set+0x76>
 8000fb4:	2504      	movs	r5, #4
 8000fb6:	e7c3      	b.n	8000f40 <lsm6dso_gy_data_rate_set+0x76>
    reg.odr_g = (uint8_t) odr_gy;
 8000fb8:	f89d 3000 	ldrb.w	r3, [sp]
 8000fbc:	f365 1307 	bfi	r3, r5, #4, #4
 8000fc0:	f88d 3000 	strb.w	r3, [sp]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	466a      	mov	r2, sp
 8000fc8:	2111      	movs	r1, #17
 8000fca:	4620      	mov	r0, r4
 8000fcc:	f000 f8cc 	bl	8001168 <lsm6dso_write_reg>
 8000fd0:	4602      	mov	r2, r0
  return ret;
 8000fd2:	e7bf      	b.n	8000f54 <lsm6dso_gy_data_rate_set+0x8a>

08000fd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fd8:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fda:	ad05      	add	r5, sp, #20
 8000fdc:	2400      	movs	r4, #0
 8000fde:	9405      	str	r4, [sp, #20]
 8000fe0:	9406      	str	r4, [sp, #24]
 8000fe2:	9407      	str	r4, [sp, #28]
 8000fe4:	9408      	str	r4, [sp, #32]
 8000fe6:	9409      	str	r4, [sp, #36]	@ 0x24
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe8:	9400      	str	r4, [sp, #0]
 8000fea:	4b4e      	ldr	r3, [pc, #312]	@ (8001124 <MX_GPIO_Init+0x150>)
 8000fec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000fee:	f042 0204 	orr.w	r2, r2, #4
 8000ff2:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ff4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ff6:	f002 0204 	and.w	r2, r2, #4
 8000ffa:	9200      	str	r2, [sp, #0]
 8000ffc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ffe:	9401      	str	r4, [sp, #4]
 8001000:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001002:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001006:	631a      	str	r2, [r3, #48]	@ 0x30
 8001008:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800100a:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800100e:	9201      	str	r2, [sp, #4]
 8001010:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001012:	9402      	str	r4, [sp, #8]
 8001014:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001016:	f042 0201 	orr.w	r2, r2, #1
 800101a:	631a      	str	r2, [r3, #48]	@ 0x30
 800101c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800101e:	f002 0201 	and.w	r2, r2, #1
 8001022:	9202      	str	r2, [sp, #8]
 8001024:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001026:	9403      	str	r4, [sp, #12]
 8001028:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800102a:	f042 0202 	orr.w	r2, r2, #2
 800102e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001030:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001032:	f002 0202 	and.w	r2, r2, #2
 8001036:	9203      	str	r2, [sp, #12]
 8001038:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800103a:	9404      	str	r4, [sp, #16]
 800103c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800103e:	f042 0208 	orr.w	r2, r2, #8
 8001042:	631a      	str	r2, [r3, #48]	@ 0x30
 8001044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001046:	f003 0308 	and.w	r3, r3, #8
 800104a:	9304      	str	r3, [sp, #16]
 800104c:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin, GPIO_PIN_RESET);
 800104e:	f8df 80e0 	ldr.w	r8, [pc, #224]	@ 8001130 <MX_GPIO_Init+0x15c>
 8001052:	4622      	mov	r2, r4
 8001054:	f240 1189 	movw	r1, #393	@ 0x189
 8001058:	4640      	mov	r0, r8
 800105a:	f001 f981 	bl	8002360 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FLASH_NSS_Pin|FLASH_WP_Pin, GPIO_PIN_SET);
 800105e:	2201      	movs	r2, #1
 8001060:	2130      	movs	r1, #48	@ 0x30
 8001062:	4640      	mov	r0, r8
 8001064:	f001 f97c 	bl	8002360 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LORA_DIO1_Pin|EEP_WP_Pin, GPIO_PIN_RESET);
 8001068:	4f2f      	ldr	r7, [pc, #188]	@ (8001128 <MX_GPIO_Init+0x154>)
 800106a:	4622      	mov	r2, r4
 800106c:	2121      	movs	r1, #33	@ 0x21
 800106e:	4638      	mov	r0, r7
 8001070:	f001 f976 	bl	8002360 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_NRST_GPIO_Port, LORA_NRST_Pin, GPIO_PIN_RESET);
 8001074:	4622      	mov	r2, r4
 8001076:	2104      	movs	r1, #4
 8001078:	482c      	ldr	r0, [pc, #176]	@ (800112c <MX_GPIO_Init+0x158>)
 800107a:	f001 f971 	bl	8002360 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CAM_CTRL_Pin BUZZER_Pin PYRO1_Pin PYRO2_Pin */
  GPIO_InitStruct.Pin = CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin;
 800107e:	f240 1389 	movw	r3, #393	@ 0x189
 8001082:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001084:	2601      	movs	r6, #1
 8001086:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800108c:	4629      	mov	r1, r5
 800108e:	4640      	mov	r0, r8
 8001090:	f001 f870 	bl	8002174 <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_NSS_Pin FLASH_WP_Pin */
  GPIO_InitStruct.Pin = FLASH_NSS_Pin|FLASH_WP_Pin;
 8001094:	2330      	movs	r3, #48	@ 0x30
 8001096:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001098:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109c:	f04f 0903 	mov.w	r9, #3
 80010a0:	f8cd 9020 	str.w	r9, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010a4:	4629      	mov	r1, r5
 80010a6:	4640      	mov	r0, r8
 80010a8:	f001 f864 	bl	8002174 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_DIO1_Pin */
  GPIO_InitStruct.Pin = LORA_DIO1_Pin;
 80010ac:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ae:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LORA_DIO1_GPIO_Port, &GPIO_InitStruct);
 80010b4:	4629      	mov	r1, r5
 80010b6:	4638      	mov	r0, r7
 80010b8:	f001 f85c 	bl	8002174 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IO0_Pin */
  GPIO_InitStruct.Pin = LORA_IO0_Pin;
 80010bc:	2302      	movs	r3, #2
 80010be:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c0:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(LORA_IO0_GPIO_Port, &GPIO_InitStruct);
 80010c4:	4629      	mov	r1, r5
 80010c6:	4638      	mov	r0, r7
 80010c8:	f001 f854 	bl	8002174 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMP_INT_Pin */
  GPIO_InitStruct.Pin = BMP_INT_Pin;
 80010cc:	f04f 0a04 	mov.w	sl, #4
 80010d0:	f8cd a014 	str.w	sl, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010d4:	f44f 1b88 	mov.w	fp, #1114112	@ 0x110000
 80010d8:	f8cd b018 	str.w	fp, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 80010de:	4629      	mov	r1, r5
 80010e0:	4638      	mov	r0, r7
 80010e2:	f001 f847 	bl	8002174 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT1_Pin */
  GPIO_InitStruct.Pin = IMU_INT1_Pin;
 80010e6:	2340      	movs	r3, #64	@ 0x40
 80010e8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010ea:	f8cd b018 	str.w	fp, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 80010f0:	4629      	mov	r1, r5
 80010f2:	4640      	mov	r0, r8
 80010f4:	f001 f83e 	bl	8002174 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_NRST_Pin */
  GPIO_InitStruct.Pin = LORA_NRST_Pin;
 80010f8:	f8cd a014 	str.w	sl, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fc:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LORA_NRST_GPIO_Port, &GPIO_InitStruct);
 8001102:	4629      	mov	r1, r5
 8001104:	4809      	ldr	r0, [pc, #36]	@ (800112c <MX_GPIO_Init+0x158>)
 8001106:	f001 f835 	bl	8002174 <HAL_GPIO_Init>

  /*Configure GPIO pin : EEP_WP_Pin */
  GPIO_InitStruct.Pin = EEP_WP_Pin;
 800110a:	2320      	movs	r3, #32
 800110c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110e:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001112:	f8cd 9020 	str.w	r9, [sp, #32]
  HAL_GPIO_Init(EEP_WP_GPIO_Port, &GPIO_InitStruct);
 8001116:	4629      	mov	r1, r5
 8001118:	4638      	mov	r0, r7
 800111a:	f001 f82b 	bl	8002174 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800111e:	b00b      	add	sp, #44	@ 0x2c
 8001120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001124:	40023800 	.word	0x40023800
 8001128:	40020400 	.word	0x40020400
 800112c:	40020c00 	.word	0x40020c00
 8001130:	40020800 	.word	0x40020800

08001134 <MX_DMA_Init>:
{
 8001134:	b500      	push	{lr}
 8001136:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001138:	2100      	movs	r1, #0
 800113a:	9101      	str	r1, [sp, #4]
 800113c:	4b09      	ldr	r3, [pc, #36]	@ (8001164 <MX_DMA_Init+0x30>)
 800113e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001140:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8001144:	631a      	str	r2, [r3, #48]	@ 0x30
 8001146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001148:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800114c:	9301      	str	r3, [sp, #4]
 800114e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001150:	460a      	mov	r2, r1
 8001152:	200f      	movs	r0, #15
 8001154:	f000 fe1c 	bl	8001d90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001158:	200f      	movs	r0, #15
 800115a:	f000 fe29 	bl	8001db0 <HAL_NVIC_EnableIRQ>
}
 800115e:	b003      	add	sp, #12
 8001160:	f85d fb04 	ldr.w	pc, [sp], #4
 8001164:	40023800 	.word	0x40023800

08001168 <lsm6dso_write_reg>:
}


int32_t lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len){
 8001168:	b598      	push	{r3, r4, r7, lr}
 800116a:	af00      	add	r7, sp, #0
 800116c:	4694      	mov	ip, r2
 800116e:	461a      	mov	r2, r3
  // reg &= 0x7F; // MSB=0 for write
  // HAL_SPI_Transmit(&hspi2, &reg, 1, HAL_MAX_DELAY);
  // HAL_SPI_Transmit(&hspi2, (uint8_t *)data, len, HAL_MAX_DELAY);
  // // HAL_GPIO_WritePin(IMU_NSS_GPIO_Port, IMU_NSS_Pin, GPIO_PIN_SET);

      uint8_t buf[len + 1];
 8001170:	1c5c      	adds	r4, r3, #1
 8001172:	3308      	adds	r3, #8
 8001174:	08db      	lsrs	r3, r3, #3
 8001176:	4668      	mov	r0, sp
 8001178:	eba0 03c3 	sub.w	r3, r0, r3, lsl #3
 800117c:	469d      	mov	sp, r3
    buf[0] = reg & 0x7F;  // write
 800117e:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
 8001182:	4668      	mov	r0, sp
 8001184:	f800 3b01 	strb.w	r3, [r0], #1
    memcpy(&buf[1], data, len);
 8001188:	4661      	mov	r1, ip
 800118a:	f007 fe79 	bl	8008e80 <memcpy>

    HAL_SPI_Transmit(&hspi2, buf, len + 1, HAL_MAX_DELAY);
 800118e:	f04f 33ff 	mov.w	r3, #4294967295
 8001192:	b2a2      	uxth	r2, r4
 8001194:	4669      	mov	r1, sp
 8001196:	4803      	ldr	r0, [pc, #12]	@ (80011a4 <lsm6dso_write_reg+0x3c>)
 8001198:	f003 fe59 	bl	8004e4e <HAL_SPI_Transmit>
  return 0;
}
 800119c:	2000      	movs	r0, #0
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd98      	pop	{r3, r4, r7, pc}
 80011a2:	bf00      	nop
 80011a4:	20000384 	.word	0x20000384

080011a8 <lsm6dso_read_reg>:

int32_t lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len){
 80011a8:	b570      	push	{r4, r5, r6, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	4614      	mov	r4, r2
 80011ae:	461d      	mov	r5, r3
 80011b0:	f88d 1007 	strb.w	r1, [sp, #7]
  // HAL_GPIO_WritePin(IMU_NSS_GPIO_Port, IMU_NSS_Pin, GPIO_PIN_RESET);
  reg |= 0x80; // MSB=1 for read
 80011b4:	b2cb      	uxtb	r3, r1
 80011b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011ba:	f88d 3007 	strb.w	r3, [sp, #7]
  HAL_SPI_Transmit(&hspi2, &reg, 1, HAL_MAX_DELAY);
 80011be:	4e09      	ldr	r6, [pc, #36]	@ (80011e4 <lsm6dso_read_reg+0x3c>)
 80011c0:	f04f 33ff 	mov.w	r3, #4294967295
 80011c4:	2201      	movs	r2, #1
 80011c6:	f10d 0107 	add.w	r1, sp, #7
 80011ca:	4630      	mov	r0, r6
 80011cc:	f003 fe3f 	bl	8004e4e <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi2, data, len, HAL_MAX_DELAY);
 80011d0:	f04f 33ff 	mov.w	r3, #4294967295
 80011d4:	462a      	mov	r2, r5
 80011d6:	4621      	mov	r1, r4
 80011d8:	4630      	mov	r0, r6
 80011da:	f004 f843 	bl	8005264 <HAL_SPI_Receive>
  // HAL_GPIO_WritePin(IMU_NSS_GPIO_Port, IMU_NSS_Pin, GPIO_PIN_SET);
  return 0;
}
 80011de:	2000      	movs	r0, #0
 80011e0:	b002      	add	sp, #8
 80011e2:	bd70      	pop	{r4, r5, r6, pc}
 80011e4:	20000384 	.word	0x20000384

080011e8 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011ea:	e7fe      	b.n	80011ea <Error_Handler+0x2>

080011ec <MX_ADC1_Init>:
{
 80011ec:	b500      	push	{lr}
 80011ee:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80011f0:	2300      	movs	r3, #0
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	9301      	str	r3, [sp, #4]
 80011f6:	9302      	str	r3, [sp, #8]
 80011f8:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 80011fa:	4813      	ldr	r0, [pc, #76]	@ (8001248 <MX_ADC1_Init+0x5c>)
 80011fc:	4a13      	ldr	r2, [pc, #76]	@ (800124c <MX_ADC1_Init+0x60>)
 80011fe:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001200:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001202:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001204:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001206:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001208:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800120c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800120e:	4a10      	ldr	r2, [pc, #64]	@ (8001250 <MX_ADC1_Init+0x64>)
 8001210:	6282      	str	r2, [r0, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001212:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001214:	2201      	movs	r2, #1
 8001216:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001218:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800121c:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800121e:	f000 fc6d 	bl	8001afc <HAL_ADC_Init>
 8001222:	b968      	cbnz	r0, 8001240 <MX_ADC1_Init+0x54>
  sConfig.Channel = ADC_CHANNEL_4;
 8001224:	2304      	movs	r3, #4
 8001226:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 8001228:	2301      	movs	r3, #1
 800122a:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800122c:	2300      	movs	r3, #0
 800122e:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001230:	4669      	mov	r1, sp
 8001232:	4805      	ldr	r0, [pc, #20]	@ (8001248 <MX_ADC1_Init+0x5c>)
 8001234:	f000 fc8e 	bl	8001b54 <HAL_ADC_ConfigChannel>
 8001238:	b920      	cbnz	r0, 8001244 <MX_ADC1_Init+0x58>
}
 800123a:	b005      	add	sp, #20
 800123c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001240:	f7ff ffd2 	bl	80011e8 <Error_Handler>
    Error_Handler();
 8001244:	f7ff ffd0 	bl	80011e8 <Error_Handler>
 8001248:	20000558 	.word	0x20000558
 800124c:	40012000 	.word	0x40012000
 8001250:	0f000001 	.word	0x0f000001

08001254 <MX_I2C1_Init>:
{
 8001254:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8001256:	480a      	ldr	r0, [pc, #40]	@ (8001280 <MX_I2C1_Init+0x2c>)
 8001258:	4b0a      	ldr	r3, [pc, #40]	@ (8001284 <MX_I2C1_Init+0x30>)
 800125a:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800125c:	4b0a      	ldr	r3, [pc, #40]	@ (8001288 <MX_I2C1_Init+0x34>)
 800125e:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001260:	2300      	movs	r3, #0
 8001262:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001264:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001266:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800126a:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800126c:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800126e:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001270:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001272:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001274:	f001 fb04 	bl	8002880 <HAL_I2C_Init>
 8001278:	b900      	cbnz	r0, 800127c <MX_I2C1_Init+0x28>
}
 800127a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800127c:	f7ff ffb4 	bl	80011e8 <Error_Handler>
 8001280:	200004fc 	.word	0x200004fc
 8001284:	40005400 	.word	0x40005400
 8001288:	00061a80 	.word	0x00061a80

0800128c <MX_I2C2_Init>:
{
 800128c:	b508      	push	{r3, lr}
  hi2c2.Instance = I2C2;
 800128e:	480a      	ldr	r0, [pc, #40]	@ (80012b8 <MX_I2C2_Init+0x2c>)
 8001290:	4b0a      	ldr	r3, [pc, #40]	@ (80012bc <MX_I2C2_Init+0x30>)
 8001292:	6003      	str	r3, [r0, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001294:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <MX_I2C2_Init+0x34>)
 8001296:	6043      	str	r3, [r0, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001298:	2300      	movs	r3, #0
 800129a:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800129c:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800129e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012a2:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a4:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80012a6:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012a8:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012aa:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80012ac:	f001 fae8 	bl	8002880 <HAL_I2C_Init>
 80012b0:	b900      	cbnz	r0, 80012b4 <MX_I2C2_Init+0x28>
}
 80012b2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80012b4:	f7ff ff98 	bl	80011e8 <Error_Handler>
 80012b8:	200004a8 	.word	0x200004a8
 80012bc:	40005800 	.word	0x40005800
 80012c0:	00061a80 	.word	0x00061a80

080012c4 <MX_I2C3_Init>:
{
 80012c4:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 80012c6:	480a      	ldr	r0, [pc, #40]	@ (80012f0 <MX_I2C3_Init+0x2c>)
 80012c8:	4b0a      	ldr	r3, [pc, #40]	@ (80012f4 <MX_I2C3_Init+0x30>)
 80012ca:	6003      	str	r3, [r0, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80012cc:	4b0a      	ldr	r3, [pc, #40]	@ (80012f8 <MX_I2C3_Init+0x34>)
 80012ce:	6043      	str	r3, [r0, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012d0:	2300      	movs	r3, #0
 80012d2:	6083      	str	r3, [r0, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80012d4:	60c3      	str	r3, [r0, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012da:	6102      	str	r2, [r0, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012dc:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80012de:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012e0:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012e2:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80012e4:	f001 facc 	bl	8002880 <HAL_I2C_Init>
 80012e8:	b900      	cbnz	r0, 80012ec <MX_I2C3_Init+0x28>
}
 80012ea:	bd08      	pop	{r3, pc}
    Error_Handler();
 80012ec:	f7ff ff7c 	bl	80011e8 <Error_Handler>
 80012f0:	20000454 	.word	0x20000454
 80012f4:	40005c00 	.word	0x40005c00
 80012f8:	000186a0 	.word	0x000186a0

080012fc <MX_RTC_Init>:
{
 80012fc:	b508      	push	{r3, lr}
  hrtc.Instance = RTC;
 80012fe:	4809      	ldr	r0, [pc, #36]	@ (8001324 <MX_RTC_Init+0x28>)
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <MX_RTC_Init+0x2c>)
 8001302:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001304:	2300      	movs	r3, #0
 8001306:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001308:	227f      	movs	r2, #127	@ 0x7f
 800130a:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 800130c:	22ff      	movs	r2, #255	@ 0xff
 800130e:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001310:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001312:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001314:	6183      	str	r3, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001316:	f003 fc01 	bl	8004b1c <HAL_RTC_Init>
 800131a:	b900      	cbnz	r0, 800131e <MX_RTC_Init+0x22>
}
 800131c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800131e:	f7ff ff63 	bl	80011e8 <Error_Handler>
 8001322:	bf00      	nop
 8001324:	20000434 	.word	0x20000434
 8001328:	40002800 	.word	0x40002800

0800132c <MX_SPI1_Init>:
{
 800132c:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 800132e:	480d      	ldr	r0, [pc, #52]	@ (8001364 <MX_SPI1_Init+0x38>)
 8001330:	4b0d      	ldr	r3, [pc, #52]	@ (8001368 <MX_SPI1_Init+0x3c>)
 8001332:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001334:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001338:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800133a:	2300      	movs	r3, #0
 800133c:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800133e:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001340:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001342:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001344:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001348:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800134a:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800134c:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800134e:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001350:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001352:	230a      	movs	r3, #10
 8001354:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001356:	f003 fd1b 	bl	8004d90 <HAL_SPI_Init>
 800135a:	b900      	cbnz	r0, 800135e <MX_SPI1_Init+0x32>
}
 800135c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800135e:	f7ff ff43 	bl	80011e8 <Error_Handler>
 8001362:	bf00      	nop
 8001364:	200003dc 	.word	0x200003dc
 8001368:	40013000 	.word	0x40013000

0800136c <MX_SPI2_Init>:
{
 800136c:	b508      	push	{r3, lr}
  hspi2.Instance = SPI2;
 800136e:	480d      	ldr	r0, [pc, #52]	@ (80013a4 <MX_SPI2_Init+0x38>)
 8001370:	4b0d      	ldr	r3, [pc, #52]	@ (80013a8 <MX_SPI2_Init+0x3c>)
 8001372:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001374:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001378:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800137a:	2300      	movs	r3, #0
 800137c:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800137e:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001380:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001382:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001384:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001388:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800138a:	2208      	movs	r2, #8
 800138c:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800138e:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001390:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001392:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001394:	230a      	movs	r3, #10
 8001396:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001398:	f003 fcfa 	bl	8004d90 <HAL_SPI_Init>
 800139c:	b900      	cbnz	r0, 80013a0 <MX_SPI2_Init+0x34>
}
 800139e:	bd08      	pop	{r3, pc}
    Error_Handler();
 80013a0:	f7ff ff22 	bl	80011e8 <Error_Handler>
 80013a4:	20000384 	.word	0x20000384
 80013a8:	40003800 	.word	0x40003800

080013ac <MX_SPI3_Init>:
{
 80013ac:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 80013ae:	480d      	ldr	r0, [pc, #52]	@ (80013e4 <MX_SPI3_Init+0x38>)
 80013b0:	4b0d      	ldr	r3, [pc, #52]	@ (80013e8 <MX_SPI3_Init+0x3c>)
 80013b2:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80013b4:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80013b8:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80013ba:	2300      	movs	r3, #0
 80013bc:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80013be:	60c3      	str	r3, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013c0:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013c2:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80013c4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80013c8:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013ca:	61c3      	str	r3, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013cc:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80013ce:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013d0:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80013d2:	230a      	movs	r3, #10
 80013d4:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80013d6:	f003 fcdb 	bl	8004d90 <HAL_SPI_Init>
 80013da:	b900      	cbnz	r0, 80013de <MX_SPI3_Init+0x32>
}
 80013dc:	bd08      	pop	{r3, pc}
    Error_Handler();
 80013de:	f7ff ff03 	bl	80011e8 <Error_Handler>
 80013e2:	bf00      	nop
 80013e4:	2000032c 	.word	0x2000032c
 80013e8:	40003c00 	.word	0x40003c00

080013ec <MX_TIM3_Init>:
{
 80013ec:	b500      	push	{lr}
 80013ee:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013f0:	2300      	movs	r3, #0
 80013f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80013f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80013f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80013f8:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013fa:	9308      	str	r3, [sp, #32]
 80013fc:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013fe:	9301      	str	r3, [sp, #4]
 8001400:	9302      	str	r3, [sp, #8]
 8001402:	9303      	str	r3, [sp, #12]
 8001404:	9304      	str	r3, [sp, #16]
 8001406:	9305      	str	r3, [sp, #20]
 8001408:	9306      	str	r3, [sp, #24]
 800140a:	9307      	str	r3, [sp, #28]
  htim3.Instance = TIM3;
 800140c:	481d      	ldr	r0, [pc, #116]	@ (8001484 <MX_TIM3_Init+0x98>)
 800140e:	4a1e      	ldr	r2, [pc, #120]	@ (8001488 <MX_TIM3_Init+0x9c>)
 8001410:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 0;
 8001412:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001414:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 90-1;
 8001416:	2259      	movs	r2, #89	@ 0x59
 8001418:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800141a:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800141c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800141e:	f004 f915 	bl	800564c <HAL_TIM_Base_Init>
 8001422:	bb20      	cbnz	r0, 800146e <MX_TIM3_Init+0x82>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001424:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001428:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800142a:	a90a      	add	r1, sp, #40	@ 0x28
 800142c:	4815      	ldr	r0, [pc, #84]	@ (8001484 <MX_TIM3_Init+0x98>)
 800142e:	f004 fa73 	bl	8005918 <HAL_TIM_ConfigClockSource>
 8001432:	b9f0      	cbnz	r0, 8001472 <MX_TIM3_Init+0x86>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001434:	4813      	ldr	r0, [pc, #76]	@ (8001484 <MX_TIM3_Init+0x98>)
 8001436:	f004 f961 	bl	80056fc <HAL_TIM_PWM_Init>
 800143a:	b9e0      	cbnz	r0, 8001476 <MX_TIM3_Init+0x8a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143c:	2300      	movs	r3, #0
 800143e:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001440:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001442:	a908      	add	r1, sp, #32
 8001444:	480f      	ldr	r0, [pc, #60]	@ (8001484 <MX_TIM3_Init+0x98>)
 8001446:	f004 fb73 	bl	8005b30 <HAL_TIMEx_MasterConfigSynchronization>
 800144a:	b9b0      	cbnz	r0, 800147a <MX_TIM3_Init+0x8e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800144c:	2360      	movs	r3, #96	@ 0x60
 800144e:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8001450:	2200      	movs	r2, #0
 8001452:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001454:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001456:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001458:	a901      	add	r1, sp, #4
 800145a:	480a      	ldr	r0, [pc, #40]	@ (8001484 <MX_TIM3_Init+0x98>)
 800145c:	f004 f9e1 	bl	8005822 <HAL_TIM_PWM_ConfigChannel>
 8001460:	b968      	cbnz	r0, 800147e <MX_TIM3_Init+0x92>
  HAL_TIM_MspPostInit(&htim3);
 8001462:	4808      	ldr	r0, [pc, #32]	@ (8001484 <MX_TIM3_Init+0x98>)
 8001464:	f002 f82a 	bl	80034bc <HAL_TIM_MspPostInit>
}
 8001468:	b00f      	add	sp, #60	@ 0x3c
 800146a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800146e:	f7ff febb 	bl	80011e8 <Error_Handler>
    Error_Handler();
 8001472:	f7ff feb9 	bl	80011e8 <Error_Handler>
    Error_Handler();
 8001476:	f7ff feb7 	bl	80011e8 <Error_Handler>
    Error_Handler();
 800147a:	f7ff feb5 	bl	80011e8 <Error_Handler>
    Error_Handler();
 800147e:	f7ff feb3 	bl	80011e8 <Error_Handler>
 8001482:	bf00      	nop
 8001484:	200002e4 	.word	0x200002e4
 8001488:	40000400 	.word	0x40000400

0800148c <MX_TIM4_Init>:
{
 800148c:	b500      	push	{lr}
 800148e:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001490:	2300      	movs	r3, #0
 8001492:	930a      	str	r3, [sp, #40]	@ 0x28
 8001494:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001496:	930c      	str	r3, [sp, #48]	@ 0x30
 8001498:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800149a:	9308      	str	r3, [sp, #32]
 800149c:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 800149e:	9301      	str	r3, [sp, #4]
 80014a0:	9302      	str	r3, [sp, #8]
 80014a2:	9303      	str	r3, [sp, #12]
 80014a4:	9304      	str	r3, [sp, #16]
 80014a6:	9305      	str	r3, [sp, #20]
 80014a8:	9306      	str	r3, [sp, #24]
 80014aa:	9307      	str	r3, [sp, #28]
  htim4.Instance = TIM4;
 80014ac:	4823      	ldr	r0, [pc, #140]	@ (800153c <MX_TIM4_Init+0xb0>)
 80014ae:	4a24      	ldr	r2, [pc, #144]	@ (8001540 <MX_TIM4_Init+0xb4>)
 80014b0:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 591;
 80014b2:	f240 224f 	movw	r2, #591	@ 0x24f
 80014b6:	6042      	str	r2, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b8:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 2430;
 80014ba:	f640 127e 	movw	r2, #2430	@ 0x97e
 80014be:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c0:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014c2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80014c4:	f004 f8c2 	bl	800564c <HAL_TIM_Base_Init>
 80014c8:	bb58      	cbnz	r0, 8001522 <MX_TIM4_Init+0x96>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ce:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80014d0:	a90a      	add	r1, sp, #40	@ 0x28
 80014d2:	481a      	ldr	r0, [pc, #104]	@ (800153c <MX_TIM4_Init+0xb0>)
 80014d4:	f004 fa20 	bl	8005918 <HAL_TIM_ConfigClockSource>
 80014d8:	bb28      	cbnz	r0, 8001526 <MX_TIM4_Init+0x9a>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80014da:	4818      	ldr	r0, [pc, #96]	@ (800153c <MX_TIM4_Init+0xb0>)
 80014dc:	f004 f90e 	bl	80056fc <HAL_TIM_PWM_Init>
 80014e0:	bb18      	cbnz	r0, 800152a <MX_TIM4_Init+0x9e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e2:	2300      	movs	r3, #0
 80014e4:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e6:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014e8:	a908      	add	r1, sp, #32
 80014ea:	4814      	ldr	r0, [pc, #80]	@ (800153c <MX_TIM4_Init+0xb0>)
 80014ec:	f004 fb20 	bl	8005b30 <HAL_TIMEx_MasterConfigSynchronization>
 80014f0:	b9e8      	cbnz	r0, 800152e <MX_TIM4_Init+0xa2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014f2:	2360      	movs	r3, #96	@ 0x60
 80014f4:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 80014f6:	2300      	movs	r3, #0
 80014f8:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014fa:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014fc:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014fe:	2208      	movs	r2, #8
 8001500:	a901      	add	r1, sp, #4
 8001502:	480e      	ldr	r0, [pc, #56]	@ (800153c <MX_TIM4_Init+0xb0>)
 8001504:	f004 f98d 	bl	8005822 <HAL_TIM_PWM_ConfigChannel>
 8001508:	b998      	cbnz	r0, 8001532 <MX_TIM4_Init+0xa6>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800150a:	220c      	movs	r2, #12
 800150c:	a901      	add	r1, sp, #4
 800150e:	480b      	ldr	r0, [pc, #44]	@ (800153c <MX_TIM4_Init+0xb0>)
 8001510:	f004 f987 	bl	8005822 <HAL_TIM_PWM_ConfigChannel>
 8001514:	b978      	cbnz	r0, 8001536 <MX_TIM4_Init+0xaa>
  HAL_TIM_MspPostInit(&htim4);
 8001516:	4809      	ldr	r0, [pc, #36]	@ (800153c <MX_TIM4_Init+0xb0>)
 8001518:	f001 ffd0 	bl	80034bc <HAL_TIM_MspPostInit>
}
 800151c:	b00f      	add	sp, #60	@ 0x3c
 800151e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001522:	f7ff fe61 	bl	80011e8 <Error_Handler>
    Error_Handler();
 8001526:	f7ff fe5f 	bl	80011e8 <Error_Handler>
    Error_Handler();
 800152a:	f7ff fe5d 	bl	80011e8 <Error_Handler>
    Error_Handler();
 800152e:	f7ff fe5b 	bl	80011e8 <Error_Handler>
    Error_Handler();
 8001532:	f7ff fe59 	bl	80011e8 <Error_Handler>
    Error_Handler();
 8001536:	f7ff fe57 	bl	80011e8 <Error_Handler>
 800153a:	bf00      	nop
 800153c:	2000029c 	.word	0x2000029c
 8001540:	40000800 	.word	0x40000800

08001544 <MX_TIM5_Init>:
{
 8001544:	b500      	push	{lr}
 8001546:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001548:	2300      	movs	r3, #0
 800154a:	930a      	str	r3, [sp, #40]	@ 0x28
 800154c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800154e:	930c      	str	r3, [sp, #48]	@ 0x30
 8001550:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001552:	9308      	str	r3, [sp, #32]
 8001554:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001556:	9301      	str	r3, [sp, #4]
 8001558:	9302      	str	r3, [sp, #8]
 800155a:	9303      	str	r3, [sp, #12]
 800155c:	9304      	str	r3, [sp, #16]
 800155e:	9305      	str	r3, [sp, #20]
 8001560:	9306      	str	r3, [sp, #24]
 8001562:	9307      	str	r3, [sp, #28]
  htim5.Instance = TIM5;
 8001564:	4831      	ldr	r0, [pc, #196]	@ (800162c <MX_TIM5_Init+0xe8>)
 8001566:	4a32      	ldr	r2, [pc, #200]	@ (8001630 <MX_TIM5_Init+0xec>)
 8001568:	6002      	str	r2, [r0, #0]
  htim5.Init.Prescaler = 591;
 800156a:	f240 224f 	movw	r2, #591	@ 0x24f
 800156e:	6042      	str	r2, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001570:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 2430;
 8001572:	f640 127e 	movw	r2, #2430	@ 0x97e
 8001576:	60c2      	str	r2, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001578:	6103      	str	r3, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800157a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800157c:	f004 f866 	bl	800564c <HAL_TIM_Base_Init>
 8001580:	2800      	cmp	r0, #0
 8001582:	d140      	bne.n	8001606 <MX_TIM5_Init+0xc2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001584:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001588:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800158a:	a90a      	add	r1, sp, #40	@ 0x28
 800158c:	4827      	ldr	r0, [pc, #156]	@ (800162c <MX_TIM5_Init+0xe8>)
 800158e:	f004 f9c3 	bl	8005918 <HAL_TIM_ConfigClockSource>
 8001592:	2800      	cmp	r0, #0
 8001594:	d139      	bne.n	800160a <MX_TIM5_Init+0xc6>
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001596:	4825      	ldr	r0, [pc, #148]	@ (800162c <MX_TIM5_Init+0xe8>)
 8001598:	f004 f8b0 	bl	80056fc <HAL_TIM_PWM_Init>
 800159c:	2800      	cmp	r0, #0
 800159e:	d136      	bne.n	800160e <MX_TIM5_Init+0xca>
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 80015a0:	4822      	ldr	r0, [pc, #136]	@ (800162c <MX_TIM5_Init+0xe8>)
 80015a2:	f004 f87f 	bl	80056a4 <HAL_TIM_OC_Init>
 80015a6:	2800      	cmp	r0, #0
 80015a8:	d133      	bne.n	8001612 <MX_TIM5_Init+0xce>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015aa:	2300      	movs	r3, #0
 80015ac:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ae:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80015b0:	a908      	add	r1, sp, #32
 80015b2:	481e      	ldr	r0, [pc, #120]	@ (800162c <MX_TIM5_Init+0xe8>)
 80015b4:	f004 fabc 	bl	8005b30 <HAL_TIMEx_MasterConfigSynchronization>
 80015b8:	bb68      	cbnz	r0, 8001616 <MX_TIM5_Init+0xd2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ba:	2360      	movs	r3, #96	@ 0x60
 80015bc:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 80015be:	2200      	movs	r2, #0
 80015c0:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015c2:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015c4:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015c6:	a901      	add	r1, sp, #4
 80015c8:	4818      	ldr	r0, [pc, #96]	@ (800162c <MX_TIM5_Init+0xe8>)
 80015ca:	f004 f92a 	bl	8005822 <HAL_TIM_PWM_ConfigChannel>
 80015ce:	bb20      	cbnz	r0, 800161a <MX_TIM5_Init+0xd6>
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015d0:	2204      	movs	r2, #4
 80015d2:	eb0d 0102 	add.w	r1, sp, r2
 80015d6:	4815      	ldr	r0, [pc, #84]	@ (800162c <MX_TIM5_Init+0xe8>)
 80015d8:	f004 f923 	bl	8005822 <HAL_TIM_PWM_ConfigChannel>
 80015dc:	b9f8      	cbnz	r0, 800161e <MX_TIM5_Init+0xda>
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80015de:	2208      	movs	r2, #8
 80015e0:	a901      	add	r1, sp, #4
 80015e2:	4812      	ldr	r0, [pc, #72]	@ (800162c <MX_TIM5_Init+0xe8>)
 80015e4:	f004 f91d 	bl	8005822 <HAL_TIM_PWM_ConfigChannel>
 80015e8:	b9d8      	cbnz	r0, 8001622 <MX_TIM5_Init+0xde>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80015ea:	2300      	movs	r3, #0
 80015ec:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015ee:	220c      	movs	r2, #12
 80015f0:	a901      	add	r1, sp, #4
 80015f2:	480e      	ldr	r0, [pc, #56]	@ (800162c <MX_TIM5_Init+0xe8>)
 80015f4:	f004 f8e6 	bl	80057c4 <HAL_TIM_OC_ConfigChannel>
 80015f8:	b9a8      	cbnz	r0, 8001626 <MX_TIM5_Init+0xe2>
  HAL_TIM_MspPostInit(&htim5);
 80015fa:	480c      	ldr	r0, [pc, #48]	@ (800162c <MX_TIM5_Init+0xe8>)
 80015fc:	f001 ff5e 	bl	80034bc <HAL_TIM_MspPostInit>
}
 8001600:	b00f      	add	sp, #60	@ 0x3c
 8001602:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001606:	f7ff fdef 	bl	80011e8 <Error_Handler>
    Error_Handler();
 800160a:	f7ff fded 	bl	80011e8 <Error_Handler>
    Error_Handler();
 800160e:	f7ff fdeb 	bl	80011e8 <Error_Handler>
    Error_Handler();
 8001612:	f7ff fde9 	bl	80011e8 <Error_Handler>
    Error_Handler();
 8001616:	f7ff fde7 	bl	80011e8 <Error_Handler>
    Error_Handler();
 800161a:	f7ff fde5 	bl	80011e8 <Error_Handler>
    Error_Handler();
 800161e:	f7ff fde3 	bl	80011e8 <Error_Handler>
    Error_Handler();
 8001622:	f7ff fde1 	bl	80011e8 <Error_Handler>
    Error_Handler();
 8001626:	f7ff fddf 	bl	80011e8 <Error_Handler>
 800162a:	bf00      	nop
 800162c:	20000254 	.word	0x20000254
 8001630:	40000c00 	.word	0x40000c00

08001634 <MX_USART1_UART_Init>:
{
 8001634:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8001636:	480a      	ldr	r0, [pc, #40]	@ (8001660 <MX_USART1_UART_Init+0x2c>)
 8001638:	4b0a      	ldr	r3, [pc, #40]	@ (8001664 <MX_USART1_UART_Init+0x30>)
 800163a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 800163c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001640:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001642:	2300      	movs	r3, #0
 8001644:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001646:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001648:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800164a:	220c      	movs	r2, #12
 800164c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800164e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001650:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001652:	f004 fb3b 	bl	8005ccc <HAL_UART_Init>
 8001656:	b900      	cbnz	r0, 800165a <MX_USART1_UART_Init+0x26>
}
 8001658:	bd08      	pop	{r3, pc}
    Error_Handler();
 800165a:	f7ff fdc5 	bl	80011e8 <Error_Handler>
 800165e:	bf00      	nop
 8001660:	200001ac 	.word	0x200001ac
 8001664:	40011000 	.word	0x40011000

08001668 <MX_CRC_Init>:
{
 8001668:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 800166a:	4804      	ldr	r0, [pc, #16]	@ (800167c <MX_CRC_Init+0x14>)
 800166c:	4b04      	ldr	r3, [pc, #16]	@ (8001680 <MX_CRC_Init+0x18>)
 800166e:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001670:	f000 fbb6 	bl	8001de0 <HAL_CRC_Init>
 8001674:	b900      	cbnz	r0, 8001678 <MX_CRC_Init+0x10>
}
 8001676:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001678:	f7ff fdb6 	bl	80011e8 <Error_Handler>
 800167c:	20000550 	.word	0x20000550
 8001680:	40023000 	.word	0x40023000

08001684 <SystemClock_Config>:
{
 8001684:	b510      	push	{r4, lr}
 8001686:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001688:	ac08      	add	r4, sp, #32
 800168a:	2230      	movs	r2, #48	@ 0x30
 800168c:	2100      	movs	r1, #0
 800168e:	4620      	mov	r0, r4
 8001690:	f007 fbc9 	bl	8008e26 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001694:	2300      	movs	r3, #0
 8001696:	9303      	str	r3, [sp, #12]
 8001698:	9304      	str	r3, [sp, #16]
 800169a:	9305      	str	r3, [sp, #20]
 800169c:	9306      	str	r3, [sp, #24]
 800169e:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a0:	9301      	str	r3, [sp, #4]
 80016a2:	4a21      	ldr	r2, [pc, #132]	@ (8001728 <SystemClock_Config+0xa4>)
 80016a4:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80016a6:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80016aa:	6411      	str	r1, [r2, #64]	@ 0x40
 80016ac:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80016ae:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 80016b2:	9201      	str	r2, [sp, #4]
 80016b4:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016b6:	9302      	str	r3, [sp, #8]
 80016b8:	4b1c      	ldr	r3, [pc, #112]	@ (800172c <SystemClock_Config+0xa8>)
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016c8:	9302      	str	r3, [sp, #8]
 80016ca:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80016cc:	2309      	movs	r3, #9
 80016ce:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016d4:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80016d6:	2301      	movs	r3, #1
 80016d8:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016da:	2302      	movs	r3, #2
 80016dc:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016de:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80016e2:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80016e4:	2204      	movs	r2, #4
 80016e6:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80016e8:	2290      	movs	r2, #144	@ 0x90
 80016ea:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016ec:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80016ee:	2306      	movs	r3, #6
 80016f0:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f2:	4620      	mov	r0, r4
 80016f4:	f002 fdd6 	bl	80042a4 <HAL_RCC_OscConfig>
 80016f8:	b990      	cbnz	r0, 8001720 <SystemClock_Config+0x9c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016fa:	230f      	movs	r3, #15
 80016fc:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016fe:	2302      	movs	r3, #2
 8001700:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001702:	2300      	movs	r3, #0
 8001704:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001706:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800170a:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800170c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001710:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001712:	2104      	movs	r1, #4
 8001714:	a803      	add	r0, sp, #12
 8001716:	f003 f82f 	bl	8004778 <HAL_RCC_ClockConfig>
 800171a:	b918      	cbnz	r0, 8001724 <SystemClock_Config+0xa0>
}
 800171c:	b014      	add	sp, #80	@ 0x50
 800171e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001720:	f7ff fd62 	bl	80011e8 <Error_Handler>
    Error_Handler();
 8001724:	f7ff fd60 	bl	80011e8 <Error_Handler>
 8001728:	40023800 	.word	0x40023800
 800172c:	40007000 	.word	0x40007000

08001730 <main>:
{
 8001730:	b500      	push	{lr}
 8001732:	b08d      	sub	sp, #52	@ 0x34
  HAL_Init();
 8001734:	f000 f908 	bl	8001948 <HAL_Init>
  SystemClock_Config();
 8001738:	f7ff ffa4 	bl	8001684 <SystemClock_Config>
  MX_GPIO_Init();
 800173c:	f7ff fc4a 	bl	8000fd4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001740:	f7ff fcf8 	bl	8001134 <MX_DMA_Init>
  MX_ADC1_Init();
 8001744:	f7ff fd52 	bl	80011ec <MX_ADC1_Init>
  MX_I2C1_Init();
 8001748:	f7ff fd84 	bl	8001254 <MX_I2C1_Init>
  MX_I2C2_Init();
 800174c:	f7ff fd9e 	bl	800128c <MX_I2C2_Init>
  MX_I2C3_Init();
 8001750:	f7ff fdb8 	bl	80012c4 <MX_I2C3_Init>
  MX_RTC_Init();
 8001754:	f7ff fdd2 	bl	80012fc <MX_RTC_Init>
  MX_SPI1_Init();
 8001758:	f7ff fde8 	bl	800132c <MX_SPI1_Init>
  MX_SPI2_Init();
 800175c:	f7ff fe06 	bl	800136c <MX_SPI2_Init>
  MX_SPI3_Init();
 8001760:	f7ff fe24 	bl	80013ac <MX_SPI3_Init>
  MX_TIM3_Init();
 8001764:	f7ff fe42 	bl	80013ec <MX_TIM3_Init>
  MX_TIM4_Init();
 8001768:	f7ff fe90 	bl	800148c <MX_TIM4_Init>
  MX_TIM5_Init();
 800176c:	f7ff feea 	bl	8001544 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 8001770:	f7ff ff60 	bl	8001634 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8001774:	f005 f8c2 	bl	80068fc <MX_USB_DEVICE_Init>
  MX_CRC_Init();
 8001778:	f7ff ff76 	bl	8001668 <MX_CRC_Init>
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 800177c:	2201      	movs	r2, #1
 800177e:	2108      	movs	r1, #8
 8001780:	4835      	ldr	r0, [pc, #212]	@ (8001858 <main+0x128>)
 8001782:	f000 fded 	bl	8002360 <HAL_GPIO_WritePin>
  hbmp388.hi2c = &hi2c2;
 8001786:	4835      	ldr	r0, [pc, #212]	@ (800185c <main+0x12c>)
 8001788:	4b35      	ldr	r3, [pc, #212]	@ (8001860 <main+0x130>)
 800178a:	6003      	str	r3, [r0, #0]
  if(BMP388_Init(&hbmp388) == HAL_OK){
 800178c:	f7ff f891 	bl	80008b2 <BMP388_Init>
 8001790:	2800      	cmp	r0, #0
 8001792:	d03b      	beq.n	800180c <main+0xdc>
  if(LSM6DSO_Init(&hlsm6dso1) == HAL_OK){
 8001794:	4833      	ldr	r0, [pc, #204]	@ (8001864 <main+0x134>)
 8001796:	f7ff f8f7 	bl	8000988 <LSM6DSO_Init>
 800179a:	2800      	cmp	r0, #0
 800179c:	d051      	beq.n	8001842 <main+0x112>
  if(EE24_Init(&h24lc64, &hi2c1, EE24_ADDRESS_DEFAULT, EEP_WP_GPIO_Port, EEP_WP_Pin) == 1){
 800179e:	2320      	movs	r3, #32
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	4b31      	ldr	r3, [pc, #196]	@ (8001868 <main+0x138>)
 80017a4:	22a0      	movs	r2, #160	@ 0xa0
 80017a6:	4931      	ldr	r1, [pc, #196]	@ (800186c <main+0x13c>)
 80017a8:	4831      	ldr	r0, [pc, #196]	@ (8001870 <main+0x140>)
 80017aa:	f7ff f8ae 	bl	800090a <EE24_Init>
 80017ae:	b128      	cbz	r0, 80017bc <main+0x8c>
    data[0] = 0xAA;
 80017b0:	23aa      	movs	r3, #170	@ 0xaa
 80017b2:	f88d 300c 	strb.w	r3, [sp, #12]
    data[1] = 0x55;
 80017b6:	2355      	movs	r3, #85	@ 0x55
 80017b8:	f88d 300d 	strb.w	r3, [sp, #13]
  Servo_Init(&hservo1, &htim5, TIM_CHANNEL_1);
 80017bc:	2200      	movs	r2, #0
 80017be:	492d      	ldr	r1, [pc, #180]	@ (8001874 <main+0x144>)
 80017c0:	482d      	ldr	r0, [pc, #180]	@ (8001878 <main+0x148>)
 80017c2:	f000 f85b 	bl	800187c <Servo_Init>
    HAL_Delay(100);  // wait for conversion
 80017c6:	2064      	movs	r0, #100	@ 0x64
 80017c8:	f000 f8ea 	bl	80019a0 <HAL_Delay>
    BMP388_ReadRawPressTempTime(&hbmp388, &rprs, &rtemp, &time);
 80017cc:	4c23      	ldr	r4, [pc, #140]	@ (800185c <main+0x12c>)
 80017ce:	ab09      	add	r3, sp, #36	@ 0x24
 80017d0:	aa0a      	add	r2, sp, #40	@ 0x28
 80017d2:	a90b      	add	r1, sp, #44	@ 0x2c
 80017d4:	4620      	mov	r0, r4
 80017d6:	f7fe ffe5 	bl	80007a4 <BMP388_ReadRawPressTempTime>
    BMP388_CompensateRawPressTemp(&hbmp388, rprs, rtemp, &prs, &temp);
 80017da:	ab07      	add	r3, sp, #28
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	ab08      	add	r3, sp, #32
 80017e0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80017e2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80017e4:	4620      	mov	r0, r4
 80017e6:	f7fe feb1 	bl	800054c <BMP388_CompensateRawPressTemp>
    LSM6DSO_ACC_GetAxes(&hlsm6dso1, &acc);
 80017ea:	a904      	add	r1, sp, #16
 80017ec:	481d      	ldr	r0, [pc, #116]	@ (8001864 <main+0x134>)
 80017ee:	f7ff f94f 	bl	8000a90 <LSM6DSO_ACC_GetAxes>
    EE24_Read(&h24lc64, 0, data, 2, 100);
 80017f2:	2364      	movs	r3, #100	@ 0x64
 80017f4:	9300      	str	r3, [sp, #0]
 80017f6:	2302      	movs	r3, #2
 80017f8:	aa03      	add	r2, sp, #12
 80017fa:	2100      	movs	r1, #0
 80017fc:	481c      	ldr	r0, [pc, #112]	@ (8001870 <main+0x140>)
 80017fe:	f7ff f8a6 	bl	800094e <EE24_Read>
    Servo_SetAngle(&hservo1, 120);
 8001802:	2178      	movs	r1, #120	@ 0x78
 8001804:	481c      	ldr	r0, [pc, #112]	@ (8001878 <main+0x148>)
 8001806:	f000 f84e 	bl	80018a6 <Servo_SetAngle>
  while (1)
 800180a:	e7dc      	b.n	80017c6 <main+0x96>
    HAL_Delay(5);
 800180c:	2005      	movs	r0, #5
 800180e:	f000 f8c7 	bl	80019a0 <HAL_Delay>
    BMP388_SetTempOS(&hbmp388, BMP388_OVERSAMPLING_8X);
 8001812:	4c12      	ldr	r4, [pc, #72]	@ (800185c <main+0x12c>)
 8001814:	2103      	movs	r1, #3
 8001816:	4620      	mov	r0, r4
 8001818:	f7fe fe0e 	bl	8000438 <BMP388_SetTempOS>
    BMP388_SetPressOS(&hbmp388, BMP388_OVERSAMPLING_8X);
 800181c:	2103      	movs	r1, #3
 800181e:	4620      	mov	r0, r4
 8001820:	f7fe fe16 	bl	8000450 <BMP388_SetPressOS>
    BMP388_SetIIRFilterCoeff(&hbmp388, BMP3_IIR_FILTER_COEFF_3);
 8001824:	2102      	movs	r1, #2
 8001826:	4620      	mov	r0, r4
 8001828:	f7fe fe1d 	bl	8000466 <BMP388_SetIIRFilterCoeff>
    BMP388_SetOutputDataRate(&hbmp388, BMP3_ODR_50_HZ);
 800182c:	2102      	movs	r1, #2
 800182e:	4620      	mov	r0, r4
 8001830:	f7fe fe21 	bl	8000476 <BMP388_SetOutputDataRate>
    BMP388_ReadRawPressTempTime(&hbmp388, &rprs, &rtemp, &time);  // DUMMY
 8001834:	ab09      	add	r3, sp, #36	@ 0x24
 8001836:	aa0a      	add	r2, sp, #40	@ 0x28
 8001838:	a90b      	add	r1, sp, #44	@ 0x2c
 800183a:	4620      	mov	r0, r4
 800183c:	f7fe ffb2 	bl	80007a4 <BMP388_ReadRawPressTempTime>
 8001840:	e7a8      	b.n	8001794 <main+0x64>
    LSM6DSO_ACC_GetAxes(&hlsm6dso1, &acc);
 8001842:	4c08      	ldr	r4, [pc, #32]	@ (8001864 <main+0x134>)
 8001844:	a904      	add	r1, sp, #16
 8001846:	4620      	mov	r0, r4
 8001848:	f7ff f922 	bl	8000a90 <LSM6DSO_ACC_GetAxes>
    LSM6DSO_ReadID(&hlsm6dso1, &ID);
 800184c:	f10d 010f 	add.w	r1, sp, #15
 8001850:	4620      	mov	r0, r4
 8001852:	f7ff f8e7 	bl	8000a24 <LSM6DSO_ReadID>
 8001856:	e7a2      	b.n	800179e <main+0x6e>
 8001858:	40020800 	.word	0x40020800
 800185c:	20000134 	.word	0x20000134
 8001860:	200004a8 	.word	0x200004a8
 8001864:	20000174 	.word	0x20000174
 8001868:	40020400 	.word	0x40020400
 800186c:	200004fc 	.word	0x200004fc
 8001870:	20000124 	.word	0x20000124
 8001874:	20000254 	.word	0x20000254
 8001878:	2000011c 	.word	0x2000011c

0800187c <Servo_Init>:

//
//	Servo innitialization
//
void Servo_Init(servo_t *servo, TIM_HandleTypeDef *_htim, uint32_t _channel)
{
 800187c:	b508      	push	{r3, lr}
 800187e:	4603      	mov	r3, r0
 8001880:	4608      	mov	r0, r1
 8001882:	4611      	mov	r1, r2
	servo->htim = _htim;
 8001884:	6018      	str	r0, [r3, #0]
	servo->channel = _channel;
 8001886:	605a      	str	r2, [r3, #4]

	HAL_TIM_PWM_Start(servo->htim, servo->channel);
 8001888:	f004 f8d4 	bl	8005a34 <HAL_TIM_PWM_Start>
}
 800188c:	bd08      	pop	{r3, pc}

0800188e <map>:
//
//	map help function
//
long map(long x, long in_min, long in_max, long out_min, long out_max)
{
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800188e:	eba0 0c01 	sub.w	ip, r0, r1
 8001892:	9800      	ldr	r0, [sp, #0]
 8001894:	1ac0      	subs	r0, r0, r3
 8001896:	fb00 fc0c 	mul.w	ip, r0, ip
 800189a:	1a52      	subs	r2, r2, r1
 800189c:	fb9c fcf2 	sdiv	ip, ip, r2
}
 80018a0:	eb0c 0003 	add.w	r0, ip, r3
 80018a4:	4770      	bx	lr

080018a6 <Servo_SetAngle>:

//
//	Servo set angle function
//
void Servo_SetAngle(servo_t *servo, uint16_t angle)
{
 80018a6:	b510      	push	{r4, lr}
 80018a8:	b082      	sub	sp, #8
 80018aa:	4604      	mov	r4, r0
 80018ac:	4608      	mov	r0, r1
	if(angle < 0) angle = 0;
	if(angle > 180) angle = 180;
 80018ae:	29b4      	cmp	r1, #180	@ 0xb4
 80018b0:	d900      	bls.n	80018b4 <Servo_SetAngle+0xe>
 80018b2:	20b4      	movs	r0, #180	@ 0xb4

	  uint16_t tmp = map(angle, ANGLE_MIN, ANGLE_MAX, SERVO_MIN, SERVO_MAX);
 80018b4:	f640 137e 	movw	r3, #2430	@ 0x97e
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	f240 2326 	movw	r3, #550	@ 0x226
 80018be:	22b4      	movs	r2, #180	@ 0xb4
 80018c0:	2100      	movs	r1, #0
 80018c2:	f7ff ffe4 	bl	800188e <map>
	  __HAL_TIM_SET_COMPARE(servo->htim, servo->channel, tmp);
 80018c6:	6863      	ldr	r3, [r4, #4]
 80018c8:	b92b      	cbnz	r3, 80018d6 <Servo_SetAngle+0x30>
 80018ca:	6823      	ldr	r3, [r4, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	b280      	uxth	r0, r0
 80018d0:	6358      	str	r0, [r3, #52]	@ 0x34
}
 80018d2:	b002      	add	sp, #8
 80018d4:	bd10      	pop	{r4, pc}
	  __HAL_TIM_SET_COMPARE(servo->htim, servo->channel, tmp);
 80018d6:	2b04      	cmp	r3, #4
 80018d8:	d006      	beq.n	80018e8 <Servo_SetAngle+0x42>
 80018da:	2b08      	cmp	r3, #8
 80018dc:	d009      	beq.n	80018f2 <Servo_SetAngle+0x4c>
 80018de:	6823      	ldr	r3, [r4, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	b280      	uxth	r0, r0
 80018e4:	6418      	str	r0, [r3, #64]	@ 0x40
}
 80018e6:	e7f4      	b.n	80018d2 <Servo_SetAngle+0x2c>
	  __HAL_TIM_SET_COMPARE(servo->htim, servo->channel, tmp);
 80018e8:	6823      	ldr	r3, [r4, #0]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	b280      	uxth	r0, r0
 80018ee:	6398      	str	r0, [r3, #56]	@ 0x38
 80018f0:	e7ef      	b.n	80018d2 <Servo_SetAngle+0x2c>
 80018f2:	6823      	ldr	r3, [r4, #0]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	b280      	uxth	r0, r0
 80018f8:	63d8      	str	r0, [r3, #60]	@ 0x3c
 80018fa:	e7ea      	b.n	80018d2 <Servo_SetAngle+0x2c>

080018fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018fc:	b510      	push	{r4, lr}
 80018fe:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001900:	4b0e      	ldr	r3, [pc, #56]	@ (800193c <HAL_InitTick+0x40>)
 8001902:	781a      	ldrb	r2, [r3, #0]
 8001904:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001908:	fbb3 f3f2 	udiv	r3, r3, r2
 800190c:	4a0c      	ldr	r2, [pc, #48]	@ (8001940 <HAL_InitTick+0x44>)
 800190e:	6810      	ldr	r0, [r2, #0]
 8001910:	fbb0 f0f3 	udiv	r0, r0, r3
 8001914:	f000 fa50 	bl	8001db8 <HAL_SYSTICK_Config>
 8001918:	b968      	cbnz	r0, 8001936 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800191a:	2c0f      	cmp	r4, #15
 800191c:	d901      	bls.n	8001922 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800191e:	2001      	movs	r0, #1
 8001920:	e00a      	b.n	8001938 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001922:	2200      	movs	r2, #0
 8001924:	4621      	mov	r1, r4
 8001926:	f04f 30ff 	mov.w	r0, #4294967295
 800192a:	f000 fa31 	bl	8001d90 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800192e:	4b05      	ldr	r3, [pc, #20]	@ (8001944 <HAL_InitTick+0x48>)
 8001930:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001932:	2000      	movs	r0, #0
 8001934:	e000      	b.n	8001938 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001936:	2001      	movs	r0, #1
}
 8001938:	bd10      	pop	{r4, pc}
 800193a:	bf00      	nop
 800193c:	20000000 	.word	0x20000000
 8001940:	20000008 	.word	0x20000008
 8001944:	20000004 	.word	0x20000004

08001948 <HAL_Init>:
{
 8001948:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800194a:	4b0b      	ldr	r3, [pc, #44]	@ (8001978 <HAL_Init+0x30>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001952:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800195a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001962:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001964:	2003      	movs	r0, #3
 8001966:	f000 fa01 	bl	8001d6c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800196a:	200f      	movs	r0, #15
 800196c:	f7ff ffc6 	bl	80018fc <HAL_InitTick>
  HAL_MspInit();
 8001970:	f001 fb56 	bl	8003020 <HAL_MspInit>
}
 8001974:	2000      	movs	r0, #0
 8001976:	bd08      	pop	{r3, pc}
 8001978:	40023c00 	.word	0x40023c00

0800197c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800197c:	4a03      	ldr	r2, [pc, #12]	@ (800198c <HAL_IncTick+0x10>)
 800197e:	6811      	ldr	r1, [r2, #0]
 8001980:	4b03      	ldr	r3, [pc, #12]	@ (8001990 <HAL_IncTick+0x14>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	440b      	add	r3, r1
 8001986:	6013      	str	r3, [r2, #0]
}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	200005a0 	.word	0x200005a0
 8001990:	20000000 	.word	0x20000000

08001994 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001994:	4b01      	ldr	r3, [pc, #4]	@ (800199c <HAL_GetTick+0x8>)
 8001996:	6818      	ldr	r0, [r3, #0]
}
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	200005a0 	.word	0x200005a0

080019a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019a0:	b538      	push	{r3, r4, r5, lr}
 80019a2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80019a4:	f7ff fff6 	bl	8001994 <HAL_GetTick>
 80019a8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019aa:	f1b4 3fff 	cmp.w	r4, #4294967295
 80019ae:	d002      	beq.n	80019b6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80019b0:	4b04      	ldr	r3, [pc, #16]	@ (80019c4 <HAL_Delay+0x24>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019b6:	f7ff ffed 	bl	8001994 <HAL_GetTick>
 80019ba:	1b40      	subs	r0, r0, r5
 80019bc:	42a0      	cmp	r0, r4
 80019be:	d3fa      	bcc.n	80019b6 <HAL_Delay+0x16>
  {
  }
}
 80019c0:	bd38      	pop	{r3, r4, r5, pc}
 80019c2:	bf00      	nop
 80019c4:	20000000 	.word	0x20000000

080019c8 <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80019c8:	4b4a      	ldr	r3, [pc, #296]	@ (8001af4 <ADC_Init+0x12c>)
 80019ca:	685a      	ldr	r2, [r3, #4]
 80019cc:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 80019d0:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	6841      	ldr	r1, [r0, #4]
 80019d6:	430a      	orrs	r2, r1
 80019d8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80019da:	6802      	ldr	r2, [r0, #0]
 80019dc:	6853      	ldr	r3, [r2, #4]
 80019de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019e2:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80019e4:	6802      	ldr	r2, [r0, #0]
 80019e6:	6853      	ldr	r3, [r2, #4]
 80019e8:	6901      	ldr	r1, [r0, #16]
 80019ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80019ee:	6053      	str	r3, [r2, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80019f0:	6802      	ldr	r2, [r0, #0]
 80019f2:	6853      	ldr	r3, [r2, #4]
 80019f4:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80019f8:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80019fa:	6802      	ldr	r2, [r0, #0]
 80019fc:	6853      	ldr	r3, [r2, #4]
 80019fe:	6881      	ldr	r1, [r0, #8]
 8001a00:	430b      	orrs	r3, r1
 8001a02:	6053      	str	r3, [r2, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a04:	6802      	ldr	r2, [r0, #0]
 8001a06:	6893      	ldr	r3, [r2, #8]
 8001a08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001a0c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a0e:	6802      	ldr	r2, [r0, #0]
 8001a10:	6893      	ldr	r3, [r2, #8]
 8001a12:	68c1      	ldr	r1, [r0, #12]
 8001a14:	430b      	orrs	r3, r1
 8001a16:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a18:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8001a1a:	4b37      	ldr	r3, [pc, #220]	@ (8001af8 <ADC_Init+0x130>)
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d057      	beq.n	8001ad0 <ADC_Init+0x108>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a20:	6802      	ldr	r2, [r0, #0]
 8001a22:	6893      	ldr	r3, [r2, #8]
 8001a24:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001a28:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a2a:	6802      	ldr	r2, [r0, #0]
 8001a2c:	6893      	ldr	r3, [r2, #8]
 8001a2e:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8001a30:	430b      	orrs	r3, r1
 8001a32:	6093      	str	r3, [r2, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a34:	6802      	ldr	r2, [r0, #0]
 8001a36:	6893      	ldr	r3, [r2, #8]
 8001a38:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8001a3c:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a3e:	6802      	ldr	r2, [r0, #0]
 8001a40:	6893      	ldr	r3, [r2, #8]
 8001a42:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8001a44:	430b      	orrs	r3, r1
 8001a46:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001a48:	6802      	ldr	r2, [r0, #0]
 8001a4a:	6893      	ldr	r3, [r2, #8]
 8001a4c:	f023 0302 	bic.w	r3, r3, #2
 8001a50:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001a52:	6802      	ldr	r2, [r0, #0]
 8001a54:	6893      	ldr	r3, [r2, #8]
 8001a56:	7e01      	ldrb	r1, [r0, #24]
 8001a58:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8001a5c:	6093      	str	r3, [r2, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001a5e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d03f      	beq.n	8001ae6 <ADC_Init+0x11e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001a66:	6802      	ldr	r2, [r0, #0]
 8001a68:	6853      	ldr	r3, [r2, #4]
 8001a6a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a6e:	6053      	str	r3, [r2, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001a70:	6802      	ldr	r2, [r0, #0]
 8001a72:	6853      	ldr	r3, [r2, #4]
 8001a74:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001a78:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a7a:	6801      	ldr	r1, [r0, #0]
 8001a7c:	684b      	ldr	r3, [r1, #4]
 8001a7e:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8001a80:	3a01      	subs	r2, #1
 8001a82:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8001a86:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a88:	6802      	ldr	r2, [r0, #0]
 8001a8a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8001a8c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8001a90:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a92:	6801      	ldr	r1, [r0, #0]
 8001a94:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8001a96:	69c2      	ldr	r2, [r0, #28]
 8001a98:	3a01      	subs	r2, #1
 8001a9a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001a9e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001aa0:	6802      	ldr	r2, [r0, #0]
 8001aa2:	6893      	ldr	r3, [r2, #8]
 8001aa4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001aa8:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001aaa:	6802      	ldr	r2, [r0, #0]
 8001aac:	6893      	ldr	r3, [r2, #8]
 8001aae:	f890 1030 	ldrb.w	r1, [r0, #48]	@ 0x30
 8001ab2:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8001ab6:	6093      	str	r3, [r2, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ab8:	6802      	ldr	r2, [r0, #0]
 8001aba:	6893      	ldr	r3, [r2, #8]
 8001abc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001ac0:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ac2:	6802      	ldr	r2, [r0, #0]
 8001ac4:	6893      	ldr	r3, [r2, #8]
 8001ac6:	6941      	ldr	r1, [r0, #20]
 8001ac8:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8001acc:	6093      	str	r3, [r2, #8]
}
 8001ace:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ad0:	6802      	ldr	r2, [r0, #0]
 8001ad2:	6893      	ldr	r3, [r2, #8]
 8001ad4:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001ad8:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ada:	6802      	ldr	r2, [r0, #0]
 8001adc:	6893      	ldr	r3, [r2, #8]
 8001ade:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8001ae2:	6093      	str	r3, [r2, #8]
 8001ae4:	e7b0      	b.n	8001a48 <ADC_Init+0x80>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ae6:	6802      	ldr	r2, [r0, #0]
 8001ae8:	6853      	ldr	r3, [r2, #4]
 8001aea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001aee:	6053      	str	r3, [r2, #4]
 8001af0:	e7ca      	b.n	8001a88 <ADC_Init+0xc0>
 8001af2:	bf00      	nop
 8001af4:	40012300 	.word	0x40012300
 8001af8:	0f000001 	.word	0x0f000001

08001afc <HAL_ADC_Init>:
  if (hadc == NULL)
 8001afc:	b338      	cbz	r0, 8001b4e <HAL_ADC_Init+0x52>
{
 8001afe:	b510      	push	{r4, lr}
 8001b00:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b02:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001b04:	b143      	cbz	r3, 8001b18 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b06:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001b08:	f013 0f10 	tst.w	r3, #16
 8001b0c:	d00b      	beq.n	8001b26 <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 8001b0e:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001b10:	2300      	movs	r3, #0
 8001b12:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001b16:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8001b18:	f001 fa9e 	bl	8003058 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	6463      	str	r3, [r4, #68]	@ 0x44
    hadc->Lock = HAL_UNLOCKED;
 8001b20:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 8001b24:	e7ef      	b.n	8001b06 <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 8001b26:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001b28:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b2c:	f023 0302 	bic.w	r3, r3, #2
 8001b30:	f043 0302 	orr.w	r3, r3, #2
 8001b34:	6423      	str	r3, [r4, #64]	@ 0x40
    ADC_Init(hadc);
 8001b36:	4620      	mov	r0, r4
 8001b38:	f7ff ff46 	bl	80019c8 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8001b3c:	2000      	movs	r0, #0
 8001b3e:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001b40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001b42:	f023 0303 	bic.w	r3, r3, #3
 8001b46:	f043 0301 	orr.w	r3, r3, #1
 8001b4a:	6423      	str	r3, [r4, #64]	@ 0x40
 8001b4c:	e7e0      	b.n	8001b10 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 8001b4e:	2001      	movs	r0, #1
}
 8001b50:	4770      	bx	lr
	...

08001b54 <HAL_ADC_ConfigChannel>:
{
 8001b54:	b430      	push	{r4, r5}
 8001b56:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8001b58:	2200      	movs	r2, #0
 8001b5a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001b5c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001b60:	2a01      	cmp	r2, #1
 8001b62:	f000 80b6 	beq.w	8001cd2 <HAL_ADC_ConfigChannel+0x17e>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2201      	movs	r2, #1
 8001b6a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001b6e:	680a      	ldr	r2, [r1, #0]
 8001b70:	2a09      	cmp	r2, #9
 8001b72:	d940      	bls.n	8001bf6 <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001b74:	6804      	ldr	r4, [r0, #0]
 8001b76:	68e0      	ldr	r0, [r4, #12]
 8001b78:	b292      	uxth	r2, r2
 8001b7a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001b7e:	3a1e      	subs	r2, #30
 8001b80:	f04f 0c07 	mov.w	ip, #7
 8001b84:	fa0c f202 	lsl.w	r2, ip, r2
 8001b88:	ea20 0202 	bic.w	r2, r0, r2
 8001b8c:	60e2      	str	r2, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b8e:	681c      	ldr	r4, [r3, #0]
 8001b90:	68e0      	ldr	r0, [r4, #12]
 8001b92:	880a      	ldrh	r2, [r1, #0]
 8001b94:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001b98:	3a1e      	subs	r2, #30
 8001b9a:	688d      	ldr	r5, [r1, #8]
 8001b9c:	fa05 f202 	lsl.w	r2, r5, r2
 8001ba0:	4302      	orrs	r2, r0
 8001ba2:	60e2      	str	r2, [r4, #12]
  if (sConfig->Rank < 7U)
 8001ba4:	684a      	ldr	r2, [r1, #4]
 8001ba6:	2a06      	cmp	r2, #6
 8001ba8:	d83c      	bhi.n	8001c24 <HAL_ADC_ConfigChannel+0xd0>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001baa:	681c      	ldr	r4, [r3, #0]
 8001bac:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001bae:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001bb2:	3a05      	subs	r2, #5
 8001bb4:	f04f 0c1f 	mov.w	ip, #31
 8001bb8:	fa0c f202 	lsl.w	r2, ip, r2
 8001bbc:	ea20 0202 	bic.w	r2, r0, r2
 8001bc0:	6362      	str	r2, [r4, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001bc2:	681c      	ldr	r4, [r3, #0]
 8001bc4:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001bc6:	684a      	ldr	r2, [r1, #4]
 8001bc8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001bcc:	3a05      	subs	r2, #5
 8001bce:	f8b1 c000 	ldrh.w	ip, [r1]
 8001bd2:	fa0c f202 	lsl.w	r2, ip, r2
 8001bd6:	4302      	orrs	r2, r0
 8001bd8:	6362      	str	r2, [r4, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001bda:	6818      	ldr	r0, [r3, #0]
 8001bdc:	4a3e      	ldr	r2, [pc, #248]	@ (8001cd8 <HAL_ADC_ConfigChannel+0x184>)
 8001bde:	4290      	cmp	r0, r2
 8001be0:	d050      	beq.n	8001c84 <HAL_ADC_ConfigChannel+0x130>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001be2:	6818      	ldr	r0, [r3, #0]
 8001be4:	4a3c      	ldr	r2, [pc, #240]	@ (8001cd8 <HAL_ADC_ConfigChannel+0x184>)
 8001be6:	4290      	cmp	r0, r2
 8001be8:	d055      	beq.n	8001c96 <HAL_ADC_ConfigChannel+0x142>
  __HAL_UNLOCK(hadc);
 8001bea:	2000      	movs	r0, #0
 8001bec:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 8001bf0:	b002      	add	sp, #8
 8001bf2:	bc30      	pop	{r4, r5}
 8001bf4:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001bf6:	6804      	ldr	r4, [r0, #0]
 8001bf8:	6920      	ldr	r0, [r4, #16]
 8001bfa:	b292      	uxth	r2, r2
 8001bfc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001c00:	f04f 0c07 	mov.w	ip, #7
 8001c04:	fa0c f202 	lsl.w	r2, ip, r2
 8001c08:	ea20 0202 	bic.w	r2, r0, r2
 8001c0c:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001c0e:	681c      	ldr	r4, [r3, #0]
 8001c10:	6920      	ldr	r0, [r4, #16]
 8001c12:	880a      	ldrh	r2, [r1, #0]
 8001c14:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001c18:	688d      	ldr	r5, [r1, #8]
 8001c1a:	fa05 f202 	lsl.w	r2, r5, r2
 8001c1e:	4302      	orrs	r2, r0
 8001c20:	6122      	str	r2, [r4, #16]
 8001c22:	e7bf      	b.n	8001ba4 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8001c24:	2a0c      	cmp	r2, #12
 8001c26:	d816      	bhi.n	8001c56 <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001c28:	681d      	ldr	r5, [r3, #0]
 8001c2a:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001c2c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001c30:	3a23      	subs	r2, #35	@ 0x23
 8001c32:	241f      	movs	r4, #31
 8001c34:	fa04 f202 	lsl.w	r2, r4, r2
 8001c38:	ea20 0202 	bic.w	r2, r0, r2
 8001c3c:	632a      	str	r2, [r5, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001c3e:	681d      	ldr	r5, [r3, #0]
 8001c40:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001c42:	684a      	ldr	r2, [r1, #4]
 8001c44:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001c48:	3a23      	subs	r2, #35	@ 0x23
 8001c4a:	880c      	ldrh	r4, [r1, #0]
 8001c4c:	fa04 f202 	lsl.w	r2, r4, r2
 8001c50:	4302      	orrs	r2, r0
 8001c52:	632a      	str	r2, [r5, #48]	@ 0x30
 8001c54:	e7c1      	b.n	8001bda <HAL_ADC_ConfigChannel+0x86>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001c56:	681d      	ldr	r5, [r3, #0]
 8001c58:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001c5a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001c5e:	3a41      	subs	r2, #65	@ 0x41
 8001c60:	241f      	movs	r4, #31
 8001c62:	fa04 f202 	lsl.w	r2, r4, r2
 8001c66:	ea20 0202 	bic.w	r2, r0, r2
 8001c6a:	62ea      	str	r2, [r5, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c6c:	681d      	ldr	r5, [r3, #0]
 8001c6e:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001c70:	684a      	ldr	r2, [r1, #4]
 8001c72:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001c76:	3a41      	subs	r2, #65	@ 0x41
 8001c78:	880c      	ldrh	r4, [r1, #0]
 8001c7a:	fa04 f202 	lsl.w	r2, r4, r2
 8001c7e:	4302      	orrs	r2, r0
 8001c80:	62ea      	str	r2, [r5, #44]	@ 0x2c
 8001c82:	e7aa      	b.n	8001bda <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c84:	680a      	ldr	r2, [r1, #0]
 8001c86:	2a12      	cmp	r2, #18
 8001c88:	d1ab      	bne.n	8001be2 <HAL_ADC_ConfigChannel+0x8e>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001c8a:	4814      	ldr	r0, [pc, #80]	@ (8001cdc <HAL_ADC_ConfigChannel+0x188>)
 8001c8c:	6842      	ldr	r2, [r0, #4]
 8001c8e:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001c92:	6042      	str	r2, [r0, #4]
 8001c94:	e7a5      	b.n	8001be2 <HAL_ADC_ConfigChannel+0x8e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c96:	680a      	ldr	r2, [r1, #0]
 8001c98:	3a10      	subs	r2, #16
 8001c9a:	2a01      	cmp	r2, #1
 8001c9c:	d8a5      	bhi.n	8001bea <HAL_ADC_ConfigChannel+0x96>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001c9e:	480f      	ldr	r0, [pc, #60]	@ (8001cdc <HAL_ADC_ConfigChannel+0x188>)
 8001ca0:	6842      	ldr	r2, [r0, #4]
 8001ca2:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001ca6:	6042      	str	r2, [r0, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ca8:	680a      	ldr	r2, [r1, #0]
 8001caa:	2a10      	cmp	r2, #16
 8001cac:	d19d      	bne.n	8001bea <HAL_ADC_ConfigChannel+0x96>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001cae:	4a0c      	ldr	r2, [pc, #48]	@ (8001ce0 <HAL_ADC_ConfigChannel+0x18c>)
 8001cb0:	6812      	ldr	r2, [r2, #0]
 8001cb2:	490c      	ldr	r1, [pc, #48]	@ (8001ce4 <HAL_ADC_ConfigChannel+0x190>)
 8001cb4:	fba1 1202 	umull	r1, r2, r1, r2
 8001cb8:	0c92      	lsrs	r2, r2, #18
 8001cba:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001cbe:	0052      	lsls	r2, r2, #1
 8001cc0:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8001cc2:	e002      	b.n	8001cca <HAL_ADC_ConfigChannel+0x176>
        counter--;
 8001cc4:	9a01      	ldr	r2, [sp, #4]
 8001cc6:	3a01      	subs	r2, #1
 8001cc8:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8001cca:	9a01      	ldr	r2, [sp, #4]
 8001ccc:	2a00      	cmp	r2, #0
 8001cce:	d1f9      	bne.n	8001cc4 <HAL_ADC_ConfigChannel+0x170>
 8001cd0:	e78b      	b.n	8001bea <HAL_ADC_ConfigChannel+0x96>
  __HAL_LOCK(hadc);
 8001cd2:	2002      	movs	r0, #2
 8001cd4:	e78c      	b.n	8001bf0 <HAL_ADC_ConfigChannel+0x9c>
 8001cd6:	bf00      	nop
 8001cd8:	40012000 	.word	0x40012000
 8001cdc:	40012300 	.word	0x40012300
 8001ce0:	20000008 	.word	0x20000008
 8001ce4:	431bde83 	.word	0x431bde83

08001ce8 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8001ce8:	2800      	cmp	r0, #0
 8001cea:	db07      	blt.n	8001cfc <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cec:	f000 021f 	and.w	r2, r0, #31
 8001cf0:	0940      	lsrs	r0, r0, #5
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	4093      	lsls	r3, r2
 8001cf6:	4a02      	ldr	r2, [pc, #8]	@ (8001d00 <__NVIC_EnableIRQ+0x18>)
 8001cf8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	e000e100 	.word	0xe000e100

08001d04 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001d04:	2800      	cmp	r0, #0
 8001d06:	db08      	blt.n	8001d1a <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d08:	0109      	lsls	r1, r1, #4
 8001d0a:	b2c9      	uxtb	r1, r1
 8001d0c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001d10:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001d14:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001d18:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d1a:	f000 000f 	and.w	r0, r0, #15
 8001d1e:	0109      	lsls	r1, r1, #4
 8001d20:	b2c9      	uxtb	r1, r1
 8001d22:	4b01      	ldr	r3, [pc, #4]	@ (8001d28 <__NVIC_SetPriority+0x24>)
 8001d24:	5419      	strb	r1, [r3, r0]
  }
}
 8001d26:	4770      	bx	lr
 8001d28:	e000ed14 	.word	0xe000ed14

08001d2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d2c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d2e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d32:	f1c0 0c07 	rsb	ip, r0, #7
 8001d36:	f1bc 0f04 	cmp.w	ip, #4
 8001d3a:	bf28      	it	cs
 8001d3c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d40:	1d03      	adds	r3, r0, #4
 8001d42:	2b06      	cmp	r3, #6
 8001d44:	d90f      	bls.n	8001d66 <NVIC_EncodePriority+0x3a>
 8001d46:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d48:	f04f 3eff 	mov.w	lr, #4294967295
 8001d4c:	fa0e f00c 	lsl.w	r0, lr, ip
 8001d50:	ea21 0100 	bic.w	r1, r1, r0
 8001d54:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d56:	fa0e fe03 	lsl.w	lr, lr, r3
 8001d5a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001d5e:	ea41 0002 	orr.w	r0, r1, r2
 8001d62:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d66:	2300      	movs	r3, #0
 8001d68:	e7ee      	b.n	8001d48 <NVIC_EncodePriority+0x1c>
	...

08001d6c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d6c:	4a07      	ldr	r2, [pc, #28]	@ (8001d8c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001d6e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d70:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001d74:	041b      	lsls	r3, r3, #16
 8001d76:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d78:	0200      	lsls	r0, r0, #8
 8001d7a:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d7e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001d80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001d88:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001d8a:	4770      	bx	lr
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d90:	b510      	push	{r4, lr}
 8001d92:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d94:	4b05      	ldr	r3, [pc, #20]	@ (8001dac <HAL_NVIC_SetPriority+0x1c>)
 8001d96:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d98:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001d9c:	f7ff ffc6 	bl	8001d2c <NVIC_EncodePriority>
 8001da0:	4601      	mov	r1, r0
 8001da2:	4620      	mov	r0, r4
 8001da4:	f7ff ffae 	bl	8001d04 <__NVIC_SetPriority>
}
 8001da8:	bd10      	pop	{r4, pc}
 8001daa:	bf00      	nop
 8001dac:	e000ed00 	.word	0xe000ed00

08001db0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001db2:	f7ff ff99 	bl	8001ce8 <__NVIC_EnableIRQ>
}
 8001db6:	bd08      	pop	{r3, pc}

08001db8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001db8:	3801      	subs	r0, #1
 8001dba:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001dbe:	d20b      	bcs.n	8001dd8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dc0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001dc4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc6:	4a05      	ldr	r2, [pc, #20]	@ (8001ddc <HAL_SYSTICK_Config+0x24>)
 8001dc8:	21f0      	movs	r1, #240	@ 0xf0
 8001dca:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dce:	2000      	movs	r0, #0
 8001dd0:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dd2:	2207      	movs	r2, #7
 8001dd4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001dd8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001dda:	4770      	bx	lr
 8001ddc:	e000ed00 	.word	0xe000ed00

08001de0 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001de0:	b158      	cbz	r0, 8001dfa <HAL_CRC_Init+0x1a>
{
 8001de2:	b510      	push	{r4, lr}
 8001de4:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001de6:	7943      	ldrb	r3, [r0, #5]
 8001de8:	b11b      	cbz	r3, 8001df2 <HAL_CRC_Init+0x12>
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001dea:	2301      	movs	r3, #1
 8001dec:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 8001dee:	2000      	movs	r0, #0
}
 8001df0:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8001df2:	7103      	strb	r3, [r0, #4]
    HAL_CRC_MspInit(hcrc);
 8001df4:	f001 f964 	bl	80030c0 <HAL_CRC_MspInit>
 8001df8:	e7f7      	b.n	8001dea <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 8001dfa:	2001      	movs	r0, #1
}
 8001dfc:	4770      	bx	lr
	...

08001e00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e00:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001e02:	6803      	ldr	r3, [r0, #0]
 8001e04:	b2d9      	uxtb	r1, r3
 8001e06:	3910      	subs	r1, #16
 8001e08:	4a0a      	ldr	r2, [pc, #40]	@ (8001e34 <DMA_CalcBaseAndBitshift+0x34>)
 8001e0a:	fba2 4201 	umull	r4, r2, r2, r1
 8001e0e:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e10:	4c09      	ldr	r4, [pc, #36]	@ (8001e38 <DMA_CalcBaseAndBitshift+0x38>)
 8001e12:	5ca2      	ldrb	r2, [r4, r2]
 8001e14:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001e16:	295f      	cmp	r1, #95	@ 0x5f
 8001e18:	d907      	bls.n	8001e2a <DMA_CalcBaseAndBitshift+0x2a>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001e1a:	f36f 0309 	bfc	r3, #0, #10
 8001e1e:	3304      	adds	r3, #4
 8001e20:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001e22:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8001e24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001e28:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e2a:	f36f 0309 	bfc	r3, #0, #10
 8001e2e:	6583      	str	r3, [r0, #88]	@ 0x58
 8001e30:	e7f7      	b.n	8001e22 <DMA_CalcBaseAndBitshift+0x22>
 8001e32:	bf00      	nop
 8001e34:	aaaaaaab 	.word	0xaaaaaaab
 8001e38:	080091ac 	.word	0x080091ac

08001e3c <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e3c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e3e:	6982      	ldr	r2, [r0, #24]
 8001e40:	b992      	cbnz	r2, 8001e68 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d00a      	beq.n	8001e5c <DMA_CheckFifoParam+0x20>
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d002      	beq.n	8001e50 <DMA_CheckFifoParam+0x14>
 8001e4a:	b10b      	cbz	r3, 8001e50 <DMA_CheckFifoParam+0x14>
 8001e4c:	2000      	movs	r0, #0
 8001e4e:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e50:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001e52:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001e56:	d128      	bne.n	8001eaa <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8001e58:	2000      	movs	r0, #0
 8001e5a:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e5c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001e5e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e62:	d024      	beq.n	8001eae <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8001e64:	2000      	movs	r0, #0
 8001e66:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e68:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8001e6c:	d009      	beq.n	8001e82 <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d925      	bls.n	8001ebe <DMA_CheckFifoParam+0x82>
 8001e72:	2b03      	cmp	r3, #3
 8001e74:	d125      	bne.n	8001ec2 <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e76:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001e78:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001e7c:	d123      	bne.n	8001ec6 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8001e7e:	2000      	movs	r0, #0
 8001e80:	4770      	bx	lr
    switch (tmp)
 8001e82:	2b03      	cmp	r3, #3
 8001e84:	d803      	bhi.n	8001e8e <DMA_CheckFifoParam+0x52>
 8001e86:	e8df f003 	tbb	[pc, r3]
 8001e8a:	0414      	.short	0x0414
 8001e8c:	0a14      	.short	0x0a14
 8001e8e:	2000      	movs	r0, #0
 8001e90:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e92:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001e94:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001e98:	d10d      	bne.n	8001eb6 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8001e9a:	2000      	movs	r0, #0
 8001e9c:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e9e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001ea0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ea4:	d009      	beq.n	8001eba <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	4770      	bx	lr
        status = HAL_ERROR;
 8001eaa:	2001      	movs	r0, #1
 8001eac:	4770      	bx	lr
        status = HAL_ERROR;
 8001eae:	2001      	movs	r0, #1
 8001eb0:	4770      	bx	lr
      status = HAL_ERROR;
 8001eb2:	2001      	movs	r0, #1
 8001eb4:	4770      	bx	lr
        status = HAL_ERROR;
 8001eb6:	2001      	movs	r0, #1
 8001eb8:	4770      	bx	lr
        status = HAL_ERROR;
 8001eba:	2001      	movs	r0, #1
 8001ebc:	4770      	bx	lr
      status = HAL_ERROR;
 8001ebe:	2001      	movs	r0, #1
 8001ec0:	4770      	bx	lr
    switch (tmp)
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8001ec6:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001ec8:	4770      	bx	lr
	...

08001ecc <HAL_DMA_Init>:
{
 8001ecc:	b570      	push	{r4, r5, r6, lr}
 8001ece:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001ed0:	f7ff fd60 	bl	8001994 <HAL_GetTick>
  if(hdma == NULL)
 8001ed4:	2c00      	cmp	r4, #0
 8001ed6:	d05b      	beq.n	8001f90 <HAL_DMA_Init+0xc4>
 8001ed8:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001eda:	2302      	movs	r3, #2
 8001edc:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8001ee6:	6822      	ldr	r2, [r4, #0]
 8001ee8:	6813      	ldr	r3, [r2, #0]
 8001eea:	f023 0301 	bic.w	r3, r3, #1
 8001eee:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ef0:	6823      	ldr	r3, [r4, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	f012 0f01 	tst.w	r2, #1
 8001ef8:	d00a      	beq.n	8001f10 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001efa:	f7ff fd4b 	bl	8001994 <HAL_GetTick>
 8001efe:	1b43      	subs	r3, r0, r5
 8001f00:	2b05      	cmp	r3, #5
 8001f02:	d9f5      	bls.n	8001ef0 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f04:	2320      	movs	r3, #32
 8001f06:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f08:	2003      	movs	r0, #3
 8001f0a:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 8001f0e:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8001f10:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f12:	4920      	ldr	r1, [pc, #128]	@ (8001f94 <HAL_DMA_Init+0xc8>)
 8001f14:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f16:	6862      	ldr	r2, [r4, #4]
 8001f18:	68a0      	ldr	r0, [r4, #8]
 8001f1a:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f1c:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f1e:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f20:	6920      	ldr	r0, [r4, #16]
 8001f22:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f24:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f26:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f28:	69a0      	ldr	r0, [r4, #24]
 8001f2a:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f2c:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f2e:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f30:	6a20      	ldr	r0, [r4, #32]
 8001f32:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f34:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f36:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001f38:	2904      	cmp	r1, #4
 8001f3a:	d01e      	beq.n	8001f7a <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8001f3c:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001f3e:	6826      	ldr	r6, [r4, #0]
 8001f40:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f42:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8001f46:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001f48:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f4a:	2b04      	cmp	r3, #4
 8001f4c:	d107      	bne.n	8001f5e <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8001f4e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001f50:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f52:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001f54:	b11b      	cbz	r3, 8001f5e <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f56:	4620      	mov	r0, r4
 8001f58:	f7ff ff70 	bl	8001e3c <DMA_CheckFifoParam>
 8001f5c:	b990      	cbnz	r0, 8001f84 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8001f5e:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f60:	4620      	mov	r0, r4
 8001f62:	f7ff ff4d 	bl	8001e00 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f66:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001f68:	233f      	movs	r3, #63	@ 0x3f
 8001f6a:	4093      	lsls	r3, r2
 8001f6c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f6e:	2000      	movs	r0, #0
 8001f70:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001f72:	2301      	movs	r3, #1
 8001f74:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8001f78:	e7c9      	b.n	8001f0e <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f7a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001f7c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001f7e:	4301      	orrs	r1, r0
 8001f80:	430a      	orrs	r2, r1
 8001f82:	e7db      	b.n	8001f3c <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f84:	2340      	movs	r3, #64	@ 0x40
 8001f86:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001f88:	2001      	movs	r0, #1
 8001f8a:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 8001f8e:	e7be      	b.n	8001f0e <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8001f90:	2001      	movs	r0, #1
 8001f92:	e7bc      	b.n	8001f0e <HAL_DMA_Init+0x42>
 8001f94:	f010803f 	.word	0xf010803f

08001f98 <HAL_DMA_IRQHandler>:
{
 8001f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001fa2:	4b72      	ldr	r3, [pc, #456]	@ (800216c <HAL_DMA_IRQHandler+0x1d4>)
 8001fa4:	681d      	ldr	r5, [r3, #0]
 8001fa6:	4b72      	ldr	r3, [pc, #456]	@ (8002170 <HAL_DMA_IRQHandler+0x1d8>)
 8001fa8:	fba3 3505 	umull	r3, r5, r3, r5
 8001fac:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fae:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 8001fb0:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fb2:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001fb4:	2308      	movs	r3, #8
 8001fb6:	4093      	lsls	r3, r2
 8001fb8:	4233      	tst	r3, r6
 8001fba:	d010      	beq.n	8001fde <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001fbc:	6803      	ldr	r3, [r0, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	f012 0f04 	tst.w	r2, #4
 8001fc4:	d00b      	beq.n	8001fde <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	f022 0204 	bic.w	r2, r2, #4
 8001fcc:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001fce:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001fd0:	2308      	movs	r3, #8
 8001fd2:	4093      	lsls	r3, r2
 8001fd4:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001fd6:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fde:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	4093      	lsls	r3, r2
 8001fe4:	4233      	tst	r3, r6
 8001fe6:	d009      	beq.n	8001ffc <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001fe8:	6822      	ldr	r2, [r4, #0]
 8001fea:	6952      	ldr	r2, [r2, #20]
 8001fec:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8001ff0:	d004      	beq.n	8001ffc <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ff2:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ff4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001ff6:	f043 0302 	orr.w	r3, r3, #2
 8001ffa:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ffc:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001ffe:	2304      	movs	r3, #4
 8002000:	4093      	lsls	r3, r2
 8002002:	4233      	tst	r3, r6
 8002004:	d009      	beq.n	800201a <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002006:	6822      	ldr	r2, [r4, #0]
 8002008:	6812      	ldr	r2, [r2, #0]
 800200a:	f012 0f02 	tst.w	r2, #2
 800200e:	d004      	beq.n	800201a <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002010:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002012:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002014:	f043 0304 	orr.w	r3, r3, #4
 8002018:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800201a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800201c:	2310      	movs	r3, #16
 800201e:	4093      	lsls	r3, r2
 8002020:	4233      	tst	r3, r6
 8002022:	d024      	beq.n	800206e <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002024:	6822      	ldr	r2, [r4, #0]
 8002026:	6812      	ldr	r2, [r2, #0]
 8002028:	f012 0f08 	tst.w	r2, #8
 800202c:	d01f      	beq.n	800206e <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800202e:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002030:	6823      	ldr	r3, [r4, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8002038:	d00d      	beq.n	8002056 <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8002040:	d104      	bne.n	800204c <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8002042:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002044:	b19b      	cbz	r3, 800206e <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8002046:	4620      	mov	r0, r4
 8002048:	4798      	blx	r3
 800204a:	e010      	b.n	800206e <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800204c:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800204e:	b173      	cbz	r3, 800206e <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8002050:	4620      	mov	r0, r4
 8002052:	4798      	blx	r3
 8002054:	e00b      	b.n	800206e <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800205c:	d103      	bne.n	8002066 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	f022 0208 	bic.w	r2, r2, #8
 8002064:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002066:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002068:	b10b      	cbz	r3, 800206e <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 800206a:	4620      	mov	r0, r4
 800206c:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800206e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002070:	2320      	movs	r3, #32
 8002072:	4093      	lsls	r3, r2
 8002074:	4233      	tst	r3, r6
 8002076:	d054      	beq.n	8002122 <HAL_DMA_IRQHandler+0x18a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002078:	6822      	ldr	r2, [r4, #0]
 800207a:	6812      	ldr	r2, [r2, #0]
 800207c:	f012 0f10 	tst.w	r2, #16
 8002080:	d04f      	beq.n	8002122 <HAL_DMA_IRQHandler+0x18a>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002082:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002084:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8002088:	2b05      	cmp	r3, #5
 800208a:	d00e      	beq.n	80020aa <HAL_DMA_IRQHandler+0x112>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800208c:	6823      	ldr	r3, [r4, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8002094:	d033      	beq.n	80020fe <HAL_DMA_IRQHandler+0x166>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 800209c:	d12a      	bne.n	80020f4 <HAL_DMA_IRQHandler+0x15c>
          if(hdma->XferM1CpltCallback != NULL)
 800209e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d03e      	beq.n	8002122 <HAL_DMA_IRQHandler+0x18a>
            hdma->XferM1CpltCallback(hdma);
 80020a4:	4620      	mov	r0, r4
 80020a6:	4798      	blx	r3
 80020a8:	e03b      	b.n	8002122 <HAL_DMA_IRQHandler+0x18a>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020aa:	6822      	ldr	r2, [r4, #0]
 80020ac:	6813      	ldr	r3, [r2, #0]
 80020ae:	f023 0316 	bic.w	r3, r3, #22
 80020b2:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020b4:	6822      	ldr	r2, [r4, #0]
 80020b6:	6953      	ldr	r3, [r2, #20]
 80020b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80020bc:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020be:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80020c0:	b1a3      	cbz	r3, 80020ec <HAL_DMA_IRQHandler+0x154>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020c2:	6822      	ldr	r2, [r4, #0]
 80020c4:	6813      	ldr	r3, [r2, #0]
 80020c6:	f023 0308 	bic.w	r3, r3, #8
 80020ca:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020cc:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80020ce:	233f      	movs	r3, #63	@ 0x3f
 80020d0:	4093      	lsls	r3, r2
 80020d2:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 80020d4:	2301      	movs	r3, #1
 80020d6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80020da:	2300      	movs	r3, #0
 80020dc:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 80020e0:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d03f      	beq.n	8002166 <HAL_DMA_IRQHandler+0x1ce>
          hdma->XferAbortCallback(hdma);
 80020e6:	4620      	mov	r0, r4
 80020e8:	4798      	blx	r3
        return;
 80020ea:	e03c      	b.n	8002166 <HAL_DMA_IRQHandler+0x1ce>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020ec:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d1e7      	bne.n	80020c2 <HAL_DMA_IRQHandler+0x12a>
 80020f2:	e7eb      	b.n	80020cc <HAL_DMA_IRQHandler+0x134>
          if(hdma->XferCpltCallback != NULL)
 80020f4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80020f6:	b1a3      	cbz	r3, 8002122 <HAL_DMA_IRQHandler+0x18a>
            hdma->XferCpltCallback(hdma);
 80020f8:	4620      	mov	r0, r4
 80020fa:	4798      	blx	r3
 80020fc:	e011      	b.n	8002122 <HAL_DMA_IRQHandler+0x18a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8002104:	d109      	bne.n	800211a <HAL_DMA_IRQHandler+0x182>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	f022 0210 	bic.w	r2, r2, #16
 800210c:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800210e:	2301      	movs	r3, #1
 8002110:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8002114:	2300      	movs	r3, #0
 8002116:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 800211a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800211c:	b10b      	cbz	r3, 8002122 <HAL_DMA_IRQHandler+0x18a>
          hdma->XferCpltCallback(hdma);
 800211e:	4620      	mov	r0, r4
 8002120:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002122:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002124:	b1fb      	cbz	r3, 8002166 <HAL_DMA_IRQHandler+0x1ce>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002126:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002128:	f013 0f01 	tst.w	r3, #1
 800212c:	d017      	beq.n	800215e <HAL_DMA_IRQHandler+0x1c6>
      hdma->State = HAL_DMA_STATE_ABORT;
 800212e:	2305      	movs	r3, #5
 8002130:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8002134:	6822      	ldr	r2, [r4, #0]
 8002136:	6813      	ldr	r3, [r2, #0]
 8002138:	f023 0301 	bic.w	r3, r3, #1
 800213c:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 800213e:	9b01      	ldr	r3, [sp, #4]
 8002140:	3301      	adds	r3, #1
 8002142:	9301      	str	r3, [sp, #4]
 8002144:	42ab      	cmp	r3, r5
 8002146:	d804      	bhi.n	8002152 <HAL_DMA_IRQHandler+0x1ba>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002148:	6823      	ldr	r3, [r4, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f013 0f01 	tst.w	r3, #1
 8002150:	d1f5      	bne.n	800213e <HAL_DMA_IRQHandler+0x1a6>
      hdma->State = HAL_DMA_STATE_READY;
 8002152:	2301      	movs	r3, #1
 8002154:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8002158:	2300      	movs	r3, #0
 800215a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 800215e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002160:	b10b      	cbz	r3, 8002166 <HAL_DMA_IRQHandler+0x1ce>
      hdma->XferErrorCallback(hdma);
 8002162:	4620      	mov	r0, r4
 8002164:	4798      	blx	r3
}
 8002166:	b003      	add	sp, #12
 8002168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800216a:	bf00      	nop
 800216c:	20000008 	.word	0x20000008
 8002170:	1b4e81b5 	.word	0x1b4e81b5

08002174 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002174:	2300      	movs	r3, #0
 8002176:	2b0f      	cmp	r3, #15
 8002178:	f200 80e9 	bhi.w	800234e <HAL_GPIO_Init+0x1da>
{
 800217c:	b570      	push	{r4, r5, r6, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	e065      	b.n	800224e <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002182:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002184:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002188:	2403      	movs	r4, #3
 800218a:	fa04 f40e 	lsl.w	r4, r4, lr
 800218e:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002192:	68cc      	ldr	r4, [r1, #12]
 8002194:	fa04 f40e 	lsl.w	r4, r4, lr
 8002198:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800219a:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800219c:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800219e:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021a2:	684a      	ldr	r2, [r1, #4]
 80021a4:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80021a8:	409a      	lsls	r2, r3
 80021aa:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80021ac:	6042      	str	r2, [r0, #4]
 80021ae:	e05c      	b.n	800226a <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021b0:	08dc      	lsrs	r4, r3, #3
 80021b2:	3408      	adds	r4, #8
 80021b4:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021b8:	f003 0507 	and.w	r5, r3, #7
 80021bc:	00ad      	lsls	r5, r5, #2
 80021be:	f04f 0e0f 	mov.w	lr, #15
 80021c2:	fa0e fe05 	lsl.w	lr, lr, r5
 80021c6:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021ca:	690a      	ldr	r2, [r1, #16]
 80021cc:	40aa      	lsls	r2, r5
 80021ce:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 80021d2:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80021d6:	e05c      	b.n	8002292 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021d8:	2207      	movs	r2, #7
 80021da:	e000      	b.n	80021de <HAL_GPIO_Init+0x6a>
 80021dc:	2200      	movs	r2, #0
 80021de:	fa02 f20e 	lsl.w	r2, r2, lr
 80021e2:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021e4:	3402      	adds	r4, #2
 80021e6:	4d5a      	ldr	r5, [pc, #360]	@ (8002350 <HAL_GPIO_Init+0x1dc>)
 80021e8:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021ec:	4a59      	ldr	r2, [pc, #356]	@ (8002354 <HAL_GPIO_Init+0x1e0>)
 80021ee:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 80021f0:	ea6f 020c 	mvn.w	r2, ip
 80021f4:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021f8:	684e      	ldr	r6, [r1, #4]
 80021fa:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 80021fe:	d001      	beq.n	8002204 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8002200:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8002204:	4c53      	ldr	r4, [pc, #332]	@ (8002354 <HAL_GPIO_Init+0x1e0>)
 8002206:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8002208:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 800220a:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800220e:	684e      	ldr	r6, [r1, #4]
 8002210:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8002214:	d001      	beq.n	800221a <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8002216:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 800221a:	4c4e      	ldr	r4, [pc, #312]	@ (8002354 <HAL_GPIO_Init+0x1e0>)
 800221c:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 800221e:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8002220:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002224:	684e      	ldr	r6, [r1, #4]
 8002226:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 800222a:	d001      	beq.n	8002230 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 800222c:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8002230:	4c48      	ldr	r4, [pc, #288]	@ (8002354 <HAL_GPIO_Init+0x1e0>)
 8002232:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002234:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8002236:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002238:	684d      	ldr	r5, [r1, #4]
 800223a:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 800223e:	d001      	beq.n	8002244 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8002240:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8002244:	4c43      	ldr	r4, [pc, #268]	@ (8002354 <HAL_GPIO_Init+0x1e0>)
 8002246:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002248:	3301      	adds	r3, #1
 800224a:	2b0f      	cmp	r3, #15
 800224c:	d87d      	bhi.n	800234a <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 800224e:	2201      	movs	r2, #1
 8002250:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002252:	680c      	ldr	r4, [r1, #0]
 8002254:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8002258:	ea32 0404 	bics.w	r4, r2, r4
 800225c:	d1f4      	bne.n	8002248 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800225e:	684c      	ldr	r4, [r1, #4]
 8002260:	f004 0403 	and.w	r4, r4, #3
 8002264:	3c01      	subs	r4, #1
 8002266:	2c01      	cmp	r4, #1
 8002268:	d98b      	bls.n	8002182 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800226a:	684a      	ldr	r2, [r1, #4]
 800226c:	f002 0203 	and.w	r2, r2, #3
 8002270:	2a03      	cmp	r2, #3
 8002272:	d009      	beq.n	8002288 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8002274:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002276:	005d      	lsls	r5, r3, #1
 8002278:	2203      	movs	r2, #3
 800227a:	40aa      	lsls	r2, r5
 800227c:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002280:	688a      	ldr	r2, [r1, #8]
 8002282:	40aa      	lsls	r2, r5
 8002284:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8002286:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002288:	684a      	ldr	r2, [r1, #4]
 800228a:	f002 0203 	and.w	r2, r2, #3
 800228e:	2a02      	cmp	r2, #2
 8002290:	d08e      	beq.n	80021b0 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8002292:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002294:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002298:	2203      	movs	r2, #3
 800229a:	fa02 f20e 	lsl.w	r2, r2, lr
 800229e:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022a2:	684a      	ldr	r2, [r1, #4]
 80022a4:	f002 0203 	and.w	r2, r2, #3
 80022a8:	fa02 f20e 	lsl.w	r2, r2, lr
 80022ac:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 80022ae:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022b0:	684a      	ldr	r2, [r1, #4]
 80022b2:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 80022b6:	d0c7      	beq.n	8002248 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b8:	2200      	movs	r2, #0
 80022ba:	9201      	str	r2, [sp, #4]
 80022bc:	4a26      	ldr	r2, [pc, #152]	@ (8002358 <HAL_GPIO_Init+0x1e4>)
 80022be:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 80022c0:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 80022c4:	6454      	str	r4, [r2, #68]	@ 0x44
 80022c6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80022c8:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80022cc:	9201      	str	r2, [sp, #4]
 80022ce:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80022d0:	089c      	lsrs	r4, r3, #2
 80022d2:	1ca5      	adds	r5, r4, #2
 80022d4:	4a1e      	ldr	r2, [pc, #120]	@ (8002350 <HAL_GPIO_Init+0x1dc>)
 80022d6:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022da:	f003 0e03 	and.w	lr, r3, #3
 80022de:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80022e2:	220f      	movs	r2, #15
 80022e4:	fa02 f20e 	lsl.w	r2, r2, lr
 80022e8:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022ec:	4a1b      	ldr	r2, [pc, #108]	@ (800235c <HAL_GPIO_Init+0x1e8>)
 80022ee:	4290      	cmp	r0, r2
 80022f0:	f43f af74 	beq.w	80021dc <HAL_GPIO_Init+0x68>
 80022f4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80022f8:	4290      	cmp	r0, r2
 80022fa:	d01a      	beq.n	8002332 <HAL_GPIO_Init+0x1be>
 80022fc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002300:	4290      	cmp	r0, r2
 8002302:	d018      	beq.n	8002336 <HAL_GPIO_Init+0x1c2>
 8002304:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002308:	4290      	cmp	r0, r2
 800230a:	d016      	beq.n	800233a <HAL_GPIO_Init+0x1c6>
 800230c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002310:	4290      	cmp	r0, r2
 8002312:	d014      	beq.n	800233e <HAL_GPIO_Init+0x1ca>
 8002314:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002318:	4290      	cmp	r0, r2
 800231a:	d012      	beq.n	8002342 <HAL_GPIO_Init+0x1ce>
 800231c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002320:	4290      	cmp	r0, r2
 8002322:	d010      	beq.n	8002346 <HAL_GPIO_Init+0x1d2>
 8002324:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002328:	4290      	cmp	r0, r2
 800232a:	f43f af55 	beq.w	80021d8 <HAL_GPIO_Init+0x64>
 800232e:	2208      	movs	r2, #8
 8002330:	e755      	b.n	80021de <HAL_GPIO_Init+0x6a>
 8002332:	2201      	movs	r2, #1
 8002334:	e753      	b.n	80021de <HAL_GPIO_Init+0x6a>
 8002336:	2202      	movs	r2, #2
 8002338:	e751      	b.n	80021de <HAL_GPIO_Init+0x6a>
 800233a:	2203      	movs	r2, #3
 800233c:	e74f      	b.n	80021de <HAL_GPIO_Init+0x6a>
 800233e:	2204      	movs	r2, #4
 8002340:	e74d      	b.n	80021de <HAL_GPIO_Init+0x6a>
 8002342:	2205      	movs	r2, #5
 8002344:	e74b      	b.n	80021de <HAL_GPIO_Init+0x6a>
 8002346:	2206      	movs	r2, #6
 8002348:	e749      	b.n	80021de <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 800234a:	b002      	add	sp, #8
 800234c:	bd70      	pop	{r4, r5, r6, pc}
 800234e:	4770      	bx	lr
 8002350:	40013800 	.word	0x40013800
 8002354:	40013c00 	.word	0x40013c00
 8002358:	40023800 	.word	0x40023800
 800235c:	40020000 	.word	0x40020000

08002360 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002360:	b10a      	cbz	r2, 8002366 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002362:	6181      	str	r1, [r0, #24]
 8002364:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002366:	0409      	lsls	r1, r1, #16
 8002368:	6181      	str	r1, [r0, #24]
  }
}
 800236a:	4770      	bx	lr

0800236c <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800236c:	6803      	ldr	r3, [r0, #0]
 800236e:	695a      	ldr	r2, [r3, #20]
 8002370:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8002374:	d101      	bne.n	800237a <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 8002376:	2000      	movs	r0, #0
}
 8002378:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800237a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800237e:	615a      	str	r2, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8002380:	2300      	movs	r3, #0
 8002382:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002384:	2220      	movs	r2, #32
 8002386:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800238a:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800238e:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8002390:	f042 0204 	orr.w	r2, r2, #4
 8002394:	6402      	str	r2, [r0, #64]	@ 0x40
    __HAL_UNLOCK(hi2c);
 8002396:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    return HAL_ERROR;
 800239a:	2001      	movs	r0, #1
 800239c:	4770      	bx	lr

0800239e <I2C_WaitOnFlagUntilTimeout>:
{
 800239e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023a2:	4606      	mov	r6, r0
 80023a4:	460c      	mov	r4, r1
 80023a6:	4617      	mov	r7, r2
 80023a8:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023aa:	e03b      	b.n	8002424 <I2C_WaitOnFlagUntilTimeout+0x86>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023ac:	f7ff faf2 	bl	8001994 <HAL_GetTick>
 80023b0:	9b06      	ldr	r3, [sp, #24]
 80023b2:	1ac0      	subs	r0, r0, r3
 80023b4:	4540      	cmp	r0, r8
 80023b6:	d802      	bhi.n	80023be <I2C_WaitOnFlagUntilTimeout+0x20>
 80023b8:	f1b8 0f00 	cmp.w	r8, #0
 80023bc:	d132      	bne.n	8002424 <I2C_WaitOnFlagUntilTimeout+0x86>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80023be:	2d01      	cmp	r5, #1
 80023c0:	d018      	beq.n	80023f4 <I2C_WaitOnFlagUntilTimeout+0x56>
 80023c2:	6833      	ldr	r3, [r6, #0]
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	ea24 0303 	bic.w	r3, r4, r3
 80023ca:	b29b      	uxth	r3, r3
 80023cc:	fab3 f383 	clz	r3, r3
 80023d0:	095b      	lsrs	r3, r3, #5
 80023d2:	429f      	cmp	r7, r3
 80023d4:	d126      	bne.n	8002424 <I2C_WaitOnFlagUntilTimeout+0x86>
          hi2c->PreviousState     = I2C_STATE_NONE;
 80023d6:	2300      	movs	r3, #0
 80023d8:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80023da:	2220      	movs	r2, #32
 80023dc:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80023e0:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80023e4:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 80023e6:	f042 0220 	orr.w	r2, r2, #32
 80023ea:	6432      	str	r2, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80023ec:	f886 303c 	strb.w	r3, [r6, #60]	@ 0x3c
          return HAL_ERROR;
 80023f0:	2001      	movs	r0, #1
 80023f2:	e027      	b.n	8002444 <I2C_WaitOnFlagUntilTimeout+0xa6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80023f4:	6833      	ldr	r3, [r6, #0]
 80023f6:	695b      	ldr	r3, [r3, #20]
 80023f8:	ea24 0303 	bic.w	r3, r4, r3
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	fab3 f383 	clz	r3, r3
 8002402:	095b      	lsrs	r3, r3, #5
 8002404:	e7e5      	b.n	80023d2 <I2C_WaitOnFlagUntilTimeout+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002406:	6833      	ldr	r3, [r6, #0]
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	ea24 0c03 	bic.w	ip, r4, r3
 800240e:	fa1f fc8c 	uxth.w	ip, ip
 8002412:	fabc fc8c 	clz	ip, ip
 8002416:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800241a:	4567      	cmp	r7, ip
 800241c:	d111      	bne.n	8002442 <I2C_WaitOnFlagUntilTimeout+0xa4>
    if (Timeout != HAL_MAX_DELAY)
 800241e:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002422:	d1c3      	bne.n	80023ac <I2C_WaitOnFlagUntilTimeout+0xe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002424:	f3c4 4507 	ubfx	r5, r4, #16, #8
 8002428:	2d01      	cmp	r5, #1
 800242a:	d0ec      	beq.n	8002406 <I2C_WaitOnFlagUntilTimeout+0x68>
 800242c:	6833      	ldr	r3, [r6, #0]
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	ea24 0c03 	bic.w	ip, r4, r3
 8002434:	fa1f fc8c 	uxth.w	ip, ip
 8002438:	fabc fc8c 	clz	ip, ip
 800243c:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8002440:	e7eb      	b.n	800241a <I2C_WaitOnFlagUntilTimeout+0x7c>
  return HAL_OK;
 8002442:	2000      	movs	r0, #0
}
 8002444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002448 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8002448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800244c:	4605      	mov	r5, r0
 800244e:	460e      	mov	r6, r1
 8002450:	4690      	mov	r8, r2
 8002452:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002454:	e053      	b.n	80024fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800245c:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800245e:	682b      	ldr	r3, [r5, #0]
 8002460:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002464:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002466:	2300      	movs	r3, #0
 8002468:	632b      	str	r3, [r5, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800246a:	2220      	movs	r2, #32
 800246c:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002470:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002474:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8002476:	f042 0204 	orr.w	r2, r2, #4
 800247a:	642a      	str	r2, [r5, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 800247c:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
      return HAL_ERROR;
 8002480:	2001      	movs	r0, #1
 8002482:	e04a      	b.n	800251a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002484:	f7ff fa86 	bl	8001994 <HAL_GetTick>
 8002488:	eba0 0009 	sub.w	r0, r0, r9
 800248c:	4540      	cmp	r0, r8
 800248e:	d802      	bhi.n	8002496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4e>
 8002490:	f1b8 0f00 	cmp.w	r8, #0
 8002494:	d133      	bne.n	80024fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002496:	2f01      	cmp	r7, #1
 8002498:	d017      	beq.n	80024ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x82>
 800249a:	682b      	ldr	r3, [r5, #0]
 800249c:	699b      	ldr	r3, [r3, #24]
 800249e:	ea26 0303 	bic.w	r3, r6, r3
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	3b00      	subs	r3, #0
 80024a6:	bf18      	it	ne
 80024a8:	2301      	movne	r3, #1
 80024aa:	b343      	cbz	r3, 80024fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
          hi2c->PreviousState       = I2C_STATE_NONE;
 80024ac:	2300      	movs	r3, #0
 80024ae:	632b      	str	r3, [r5, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80024b0:	2220      	movs	r2, #32
 80024b2:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024b6:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024ba:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 80024bc:	f042 0220 	orr.w	r2, r2, #32
 80024c0:	642a      	str	r2, [r5, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80024c2:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
          return HAL_ERROR;
 80024c6:	2001      	movs	r0, #1
 80024c8:	e027      	b.n	800251a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80024ca:	682b      	ldr	r3, [r5, #0]
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	ea26 0303 	bic.w	r3, r6, r3
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	3b00      	subs	r3, #0
 80024d6:	bf18      	it	ne
 80024d8:	2301      	movne	r3, #1
 80024da:	e7e6      	b.n	80024aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x62>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80024dc:	682b      	ldr	r3, [r5, #0]
 80024de:	699c      	ldr	r4, [r3, #24]
 80024e0:	ea26 0404 	bic.w	r4, r6, r4
 80024e4:	b2a4      	uxth	r4, r4
 80024e6:	3c00      	subs	r4, #0
 80024e8:	bf18      	it	ne
 80024ea:	2401      	movne	r4, #1
 80024ec:	b1a4      	cbz	r4, 8002518 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80024ee:	682b      	ldr	r3, [r5, #0]
 80024f0:	695a      	ldr	r2, [r3, #20]
 80024f2:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80024f6:	d1ae      	bne.n	8002456 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 80024f8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80024fc:	d1c2      	bne.n	8002484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80024fe:	f3c6 4707 	ubfx	r7, r6, #16, #8
 8002502:	2f01      	cmp	r7, #1
 8002504:	d1ea      	bne.n	80024dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x94>
 8002506:	682b      	ldr	r3, [r5, #0]
 8002508:	695c      	ldr	r4, [r3, #20]
 800250a:	ea26 0404 	bic.w	r4, r6, r4
 800250e:	b2a4      	uxth	r4, r4
 8002510:	3c00      	subs	r4, #0
 8002512:	bf18      	it	ne
 8002514:	2401      	movne	r4, #1
 8002516:	e7e9      	b.n	80024ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa4>
  return HAL_OK;
 8002518:	2000      	movs	r0, #0
}
 800251a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800251e <I2C_WaitOnTXEFlagUntilTimeout>:
{
 800251e:	b570      	push	{r4, r5, r6, lr}
 8002520:	4604      	mov	r4, r0
 8002522:	460d      	mov	r5, r1
 8002524:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002526:	6823      	ldr	r3, [r4, #0]
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800252e:	d121      	bne.n	8002574 <I2C_WaitOnTXEFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002530:	4620      	mov	r0, r4
 8002532:	f7ff ff1b 	bl	800236c <I2C_IsAcknowledgeFailed>
 8002536:	b9f8      	cbnz	r0, 8002578 <I2C_WaitOnTXEFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 8002538:	f1b5 3fff 	cmp.w	r5, #4294967295
 800253c:	d0f3      	beq.n	8002526 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800253e:	f7ff fa29 	bl	8001994 <HAL_GetTick>
 8002542:	1b80      	subs	r0, r0, r6
 8002544:	42a8      	cmp	r0, r5
 8002546:	d801      	bhi.n	800254c <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8002548:	2d00      	cmp	r5, #0
 800254a:	d1ec      	bne.n	8002526 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800254c:	6823      	ldr	r3, [r4, #0]
 800254e:	695b      	ldr	r3, [r3, #20]
 8002550:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002554:	d1e7      	bne.n	8002526 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002556:	2300      	movs	r3, #0
 8002558:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800255a:	2220      	movs	r2, #32
 800255c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002560:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002564:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002566:	f042 0220 	orr.w	r2, r2, #32
 800256a:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 800256c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8002570:	2001      	movs	r0, #1
 8002572:	e000      	b.n	8002576 <I2C_WaitOnTXEFlagUntilTimeout+0x58>
  return HAL_OK;
 8002574:	2000      	movs	r0, #0
}
 8002576:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002578:	2001      	movs	r0, #1
 800257a:	e7fc      	b.n	8002576 <I2C_WaitOnTXEFlagUntilTimeout+0x58>

0800257c <I2C_RequestMemoryWrite>:
{
 800257c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002580:	b085      	sub	sp, #20
 8002582:	4604      	mov	r4, r0
 8002584:	460d      	mov	r5, r1
 8002586:	4691      	mov	r9, r2
 8002588:	461f      	mov	r7, r3
 800258a:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 800258e:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002590:	6803      	ldr	r3, [r0, #0]
 8002592:	6819      	ldr	r1, [r3, #0]
 8002594:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8002598:	6019      	str	r1, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800259a:	9600      	str	r6, [sp, #0]
 800259c:	4643      	mov	r3, r8
 800259e:	2200      	movs	r2, #0
 80025a0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80025a4:	f7ff fefb 	bl	800239e <I2C_WaitOnFlagUntilTimeout>
 80025a8:	b960      	cbnz	r0, 80025c4 <I2C_RequestMemoryWrite+0x48>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80025aa:	6823      	ldr	r3, [r4, #0]
 80025ac:	f005 05fe 	and.w	r5, r5, #254	@ 0xfe
 80025b0:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025b2:	4633      	mov	r3, r6
 80025b4:	4642      	mov	r2, r8
 80025b6:	4926      	ldr	r1, [pc, #152]	@ (8002650 <I2C_RequestMemoryWrite+0xd4>)
 80025b8:	4620      	mov	r0, r4
 80025ba:	f7ff ff45 	bl	8002448 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025be:	b168      	cbz	r0, 80025dc <I2C_RequestMemoryWrite+0x60>
    return HAL_ERROR;
 80025c0:	2001      	movs	r0, #1
 80025c2:	e008      	b.n	80025d6 <I2C_RequestMemoryWrite+0x5a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80025c4:	6823      	ldr	r3, [r4, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80025cc:	d002      	beq.n	80025d4 <I2C_RequestMemoryWrite+0x58>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80025d2:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 80025d4:	2003      	movs	r0, #3
}
 80025d6:	b005      	add	sp, #20
 80025d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025dc:	2300      	movs	r3, #0
 80025de:	9303      	str	r3, [sp, #12]
 80025e0:	6823      	ldr	r3, [r4, #0]
 80025e2:	695a      	ldr	r2, [r3, #20]
 80025e4:	9203      	str	r2, [sp, #12]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	9303      	str	r3, [sp, #12]
 80025ea:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025ec:	4632      	mov	r2, r6
 80025ee:	4641      	mov	r1, r8
 80025f0:	4620      	mov	r0, r4
 80025f2:	f7ff ff94 	bl	800251e <I2C_WaitOnTXEFlagUntilTimeout>
 80025f6:	b930      	cbnz	r0, 8002606 <I2C_RequestMemoryWrite+0x8a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80025f8:	2f01      	cmp	r7, #1
 80025fa:	d10f      	bne.n	800261c <I2C_RequestMemoryWrite+0xa0>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80025fc:	6823      	ldr	r3, [r4, #0]
 80025fe:	fa5f f689 	uxtb.w	r6, r9
 8002602:	611e      	str	r6, [r3, #16]
 8002604:	e7e7      	b.n	80025d6 <I2C_RequestMemoryWrite+0x5a>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002606:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002608:	2b04      	cmp	r3, #4
 800260a:	d001      	beq.n	8002610 <I2C_RequestMemoryWrite+0x94>
    return HAL_ERROR;
 800260c:	2001      	movs	r0, #1
 800260e:	e7e2      	b.n	80025d6 <I2C_RequestMemoryWrite+0x5a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002610:	6822      	ldr	r2, [r4, #0]
 8002612:	6813      	ldr	r3, [r2, #0]
 8002614:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002618:	6013      	str	r3, [r2, #0]
 800261a:	e7f7      	b.n	800260c <I2C_RequestMemoryWrite+0x90>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800261c:	6823      	ldr	r3, [r4, #0]
 800261e:	ea4f 2219 	mov.w	r2, r9, lsr #8
 8002622:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002624:	4632      	mov	r2, r6
 8002626:	4641      	mov	r1, r8
 8002628:	4620      	mov	r0, r4
 800262a:	f7ff ff78 	bl	800251e <I2C_WaitOnTXEFlagUntilTimeout>
 800262e:	b920      	cbnz	r0, 800263a <I2C_RequestMemoryWrite+0xbe>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002630:	6823      	ldr	r3, [r4, #0]
 8002632:	fa5f f689 	uxtb.w	r6, r9
 8002636:	611e      	str	r6, [r3, #16]
 8002638:	e7cd      	b.n	80025d6 <I2C_RequestMemoryWrite+0x5a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800263a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800263c:	2b04      	cmp	r3, #4
 800263e:	d001      	beq.n	8002644 <I2C_RequestMemoryWrite+0xc8>
      return HAL_ERROR;
 8002640:	2001      	movs	r0, #1
 8002642:	e7c8      	b.n	80025d6 <I2C_RequestMemoryWrite+0x5a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002644:	6822      	ldr	r2, [r4, #0]
 8002646:	6813      	ldr	r3, [r2, #0]
 8002648:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	e7f7      	b.n	8002640 <I2C_RequestMemoryWrite+0xc4>
 8002650:	00010002 	.word	0x00010002

08002654 <I2C_RequestMemoryRead>:
{
 8002654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002658:	b084      	sub	sp, #16
 800265a:	4604      	mov	r4, r0
 800265c:	460d      	mov	r5, r1
 800265e:	4616      	mov	r6, r2
 8002660:	4699      	mov	r9, r3
 8002662:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8002664:	f8dd 8034 	ldr.w	r8, [sp, #52]	@ 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002668:	6802      	ldr	r2, [r0, #0]
 800266a:	6813      	ldr	r3, [r2, #0]
 800266c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002670:	6013      	str	r3, [r2, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002672:	6803      	ldr	r3, [r0, #0]
 8002674:	6819      	ldr	r1, [r3, #0]
 8002676:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800267a:	6019      	str	r1, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800267c:	f8cd 8000 	str.w	r8, [sp]
 8002680:	463b      	mov	r3, r7
 8002682:	2200      	movs	r2, #0
 8002684:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002688:	f7ff fe89 	bl	800239e <I2C_WaitOnFlagUntilTimeout>
 800268c:	b970      	cbnz	r0, 80026ac <I2C_RequestMemoryRead+0x58>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800268e:	fa5f fa85 	uxtb.w	sl, r5
 8002692:	6823      	ldr	r3, [r4, #0]
 8002694:	f005 05fe 	and.w	r5, r5, #254	@ 0xfe
 8002698:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800269a:	4643      	mov	r3, r8
 800269c:	463a      	mov	r2, r7
 800269e:	4941      	ldr	r1, [pc, #260]	@ (80027a4 <I2C_RequestMemoryRead+0x150>)
 80026a0:	4620      	mov	r0, r4
 80026a2:	f7ff fed1 	bl	8002448 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026a6:	b168      	cbz	r0, 80026c4 <I2C_RequestMemoryRead+0x70>
    return HAL_ERROR;
 80026a8:	2001      	movs	r0, #1
 80026aa:	e008      	b.n	80026be <I2C_RequestMemoryRead+0x6a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80026ac:	6823      	ldr	r3, [r4, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80026b4:	d002      	beq.n	80026bc <I2C_RequestMemoryRead+0x68>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80026b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026ba:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 80026bc:	2003      	movs	r0, #3
}
 80026be:	b004      	add	sp, #16
 80026c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026c4:	2300      	movs	r3, #0
 80026c6:	9303      	str	r3, [sp, #12]
 80026c8:	6823      	ldr	r3, [r4, #0]
 80026ca:	695a      	ldr	r2, [r3, #20]
 80026cc:	9203      	str	r2, [sp, #12]
 80026ce:	699b      	ldr	r3, [r3, #24]
 80026d0:	9303      	str	r3, [sp, #12]
 80026d2:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026d4:	4642      	mov	r2, r8
 80026d6:	4639      	mov	r1, r7
 80026d8:	4620      	mov	r0, r4
 80026da:	f7ff ff20 	bl	800251e <I2C_WaitOnTXEFlagUntilTimeout>
 80026de:	b980      	cbnz	r0, 8002702 <I2C_RequestMemoryRead+0xae>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80026e0:	f1b9 0f01 	cmp.w	r9, #1
 80026e4:	d118      	bne.n	8002718 <I2C_RequestMemoryRead+0xc4>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80026e6:	6823      	ldr	r3, [r4, #0]
 80026e8:	b2f6      	uxtb	r6, r6
 80026ea:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026ec:	4642      	mov	r2, r8
 80026ee:	4639      	mov	r1, r7
 80026f0:	4620      	mov	r0, r4
 80026f2:	f7ff ff14 	bl	800251e <I2C_WaitOnTXEFlagUntilTimeout>
 80026f6:	b368      	cbz	r0, 8002754 <I2C_RequestMemoryRead+0x100>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	d024      	beq.n	8002748 <I2C_RequestMemoryRead+0xf4>
    return HAL_ERROR;
 80026fe:	2001      	movs	r0, #1
 8002700:	e7dd      	b.n	80026be <I2C_RequestMemoryRead+0x6a>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002702:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002704:	2b04      	cmp	r3, #4
 8002706:	d001      	beq.n	800270c <I2C_RequestMemoryRead+0xb8>
    return HAL_ERROR;
 8002708:	2001      	movs	r0, #1
 800270a:	e7d8      	b.n	80026be <I2C_RequestMemoryRead+0x6a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800270c:	6822      	ldr	r2, [r4, #0]
 800270e:	6813      	ldr	r3, [r2, #0]
 8002710:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002714:	6013      	str	r3, [r2, #0]
 8002716:	e7f7      	b.n	8002708 <I2C_RequestMemoryRead+0xb4>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002718:	6823      	ldr	r3, [r4, #0]
 800271a:	0a32      	lsrs	r2, r6, #8
 800271c:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800271e:	4642      	mov	r2, r8
 8002720:	4639      	mov	r1, r7
 8002722:	4620      	mov	r0, r4
 8002724:	f7ff fefb 	bl	800251e <I2C_WaitOnTXEFlagUntilTimeout>
 8002728:	b918      	cbnz	r0, 8002732 <I2C_RequestMemoryRead+0xde>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800272a:	6823      	ldr	r3, [r4, #0]
 800272c:	b2f6      	uxtb	r6, r6
 800272e:	611e      	str	r6, [r3, #16]
 8002730:	e7dc      	b.n	80026ec <I2C_RequestMemoryRead+0x98>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002732:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002734:	2b04      	cmp	r3, #4
 8002736:	d001      	beq.n	800273c <I2C_RequestMemoryRead+0xe8>
      return HAL_ERROR;
 8002738:	2001      	movs	r0, #1
 800273a:	e7c0      	b.n	80026be <I2C_RequestMemoryRead+0x6a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800273c:	6822      	ldr	r2, [r4, #0]
 800273e:	6813      	ldr	r3, [r2, #0]
 8002740:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002744:	6013      	str	r3, [r2, #0]
 8002746:	e7f7      	b.n	8002738 <I2C_RequestMemoryRead+0xe4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002748:	6822      	ldr	r2, [r4, #0]
 800274a:	6813      	ldr	r3, [r2, #0]
 800274c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002750:	6013      	str	r3, [r2, #0]
 8002752:	e7d4      	b.n	80026fe <I2C_RequestMemoryRead+0xaa>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002754:	6822      	ldr	r2, [r4, #0]
 8002756:	6813      	ldr	r3, [r2, #0]
 8002758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800275c:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800275e:	f8cd 8000 	str.w	r8, [sp]
 8002762:	463b      	mov	r3, r7
 8002764:	2200      	movs	r2, #0
 8002766:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800276a:	4620      	mov	r0, r4
 800276c:	f7ff fe17 	bl	800239e <I2C_WaitOnFlagUntilTimeout>
 8002770:	b968      	cbnz	r0, 800278e <I2C_RequestMemoryRead+0x13a>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002772:	6822      	ldr	r2, [r4, #0]
 8002774:	f04a 0301 	orr.w	r3, sl, #1
 8002778:	6113      	str	r3, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800277a:	4643      	mov	r3, r8
 800277c:	463a      	mov	r2, r7
 800277e:	4909      	ldr	r1, [pc, #36]	@ (80027a4 <I2C_RequestMemoryRead+0x150>)
 8002780:	4620      	mov	r0, r4
 8002782:	f7ff fe61 	bl	8002448 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002786:	2800      	cmp	r0, #0
 8002788:	d099      	beq.n	80026be <I2C_RequestMemoryRead+0x6a>
    return HAL_ERROR;
 800278a:	2001      	movs	r0, #1
 800278c:	e797      	b.n	80026be <I2C_RequestMemoryRead+0x6a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800278e:	6823      	ldr	r3, [r4, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002796:	d002      	beq.n	800279e <I2C_RequestMemoryRead+0x14a>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002798:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800279c:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 800279e:	2003      	movs	r0, #3
 80027a0:	e78d      	b.n	80026be <I2C_RequestMemoryRead+0x6a>
 80027a2:	bf00      	nop
 80027a4:	00010002 	.word	0x00010002

080027a8 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 80027a8:	b570      	push	{r4, r5, r6, lr}
 80027aa:	4604      	mov	r4, r0
 80027ac:	460d      	mov	r5, r1
 80027ae:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80027b0:	6823      	ldr	r3, [r4, #0]
 80027b2:	695b      	ldr	r3, [r3, #20]
 80027b4:	f013 0f04 	tst.w	r3, #4
 80027b8:	d121      	bne.n	80027fe <I2C_WaitOnBTFFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80027ba:	4620      	mov	r0, r4
 80027bc:	f7ff fdd6 	bl	800236c <I2C_IsAcknowledgeFailed>
 80027c0:	b9f8      	cbnz	r0, 8002802 <I2C_WaitOnBTFFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 80027c2:	f1b5 3fff 	cmp.w	r5, #4294967295
 80027c6:	d0f3      	beq.n	80027b0 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c8:	f7ff f8e4 	bl	8001994 <HAL_GetTick>
 80027cc:	1b80      	subs	r0, r0, r6
 80027ce:	42a8      	cmp	r0, r5
 80027d0:	d801      	bhi.n	80027d6 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 80027d2:	2d00      	cmp	r5, #0
 80027d4:	d1ec      	bne.n	80027b0 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80027d6:	6823      	ldr	r3, [r4, #0]
 80027d8:	695b      	ldr	r3, [r3, #20]
 80027da:	f013 0f04 	tst.w	r3, #4
 80027de:	d1e7      	bne.n	80027b0 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 80027e0:	2300      	movs	r3, #0
 80027e2:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027e4:	2220      	movs	r2, #32
 80027e6:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027ea:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027ee:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80027f0:	f042 0220 	orr.w	r2, r2, #32
 80027f4:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80027f6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 80027fa:	2001      	movs	r0, #1
 80027fc:	e000      	b.n	8002800 <I2C_WaitOnBTFFlagUntilTimeout+0x58>
  return HAL_OK;
 80027fe:	2000      	movs	r0, #0
}
 8002800:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002802:	2001      	movs	r0, #1
 8002804:	e7fc      	b.n	8002800 <I2C_WaitOnBTFFlagUntilTimeout+0x58>

08002806 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8002806:	b570      	push	{r4, r5, r6, lr}
 8002808:	4604      	mov	r4, r0
 800280a:	460d      	mov	r5, r1
 800280c:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800280e:	e014      	b.n	800283a <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002810:	f06f 0210 	mvn.w	r2, #16
 8002814:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002816:	2300      	movs	r3, #0
 8002818:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800281a:	2220      	movs	r2, #32
 800281c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002820:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002824:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002826:	6422      	str	r2, [r4, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 8002828:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 800282c:	2001      	movs	r0, #1
 800282e:	e025      	b.n	800287c <I2C_WaitOnRXNEFlagUntilTimeout+0x76>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002830:	6823      	ldr	r3, [r4, #0]
 8002832:	695b      	ldr	r3, [r3, #20]
 8002834:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002838:	d010      	beq.n	800285c <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800283a:	6823      	ldr	r3, [r4, #0]
 800283c:	6958      	ldr	r0, [r3, #20]
 800283e:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8002842:	d11a      	bne.n	800287a <I2C_WaitOnRXNEFlagUntilTimeout+0x74>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002844:	6958      	ldr	r0, [r3, #20]
 8002846:	f010 0f10 	tst.w	r0, #16
 800284a:	d1e1      	bne.n	8002810 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800284c:	f7ff f8a2 	bl	8001994 <HAL_GetTick>
 8002850:	1b80      	subs	r0, r0, r6
 8002852:	42a8      	cmp	r0, r5
 8002854:	d8ec      	bhi.n	8002830 <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
 8002856:	2d00      	cmp	r5, #0
 8002858:	d1ef      	bne.n	800283a <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
 800285a:	e7e9      	b.n	8002830 <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
        hi2c->PreviousState       = I2C_STATE_NONE;
 800285c:	2300      	movs	r3, #0
 800285e:	6323      	str	r3, [r4, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002860:	2220      	movs	r2, #32
 8002862:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002866:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800286a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800286c:	f042 0220 	orr.w	r2, r2, #32
 8002870:	6422      	str	r2, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002872:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
        return HAL_ERROR;
 8002876:	2001      	movs	r0, #1
 8002878:	e000      	b.n	800287c <I2C_WaitOnRXNEFlagUntilTimeout+0x76>
  return HAL_OK;
 800287a:	2000      	movs	r0, #0
}
 800287c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002880 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8002880:	2800      	cmp	r0, #0
 8002882:	f000 80cc 	beq.w	8002a1e <HAL_I2C_Init+0x19e>
{
 8002886:	b570      	push	{r4, r5, r6, lr}
 8002888:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800288a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800288e:	2b00      	cmp	r3, #0
 8002890:	d077      	beq.n	8002982 <HAL_I2C_Init+0x102>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002892:	2324      	movs	r3, #36	@ 0x24
 8002894:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002898:	6822      	ldr	r2, [r4, #0]
 800289a:	6813      	ldr	r3, [r2, #0]
 800289c:	f023 0301 	bic.w	r3, r3, #1
 80028a0:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80028a2:	6822      	ldr	r2, [r4, #0]
 80028a4:	6813      	ldr	r3, [r2, #0]
 80028a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028aa:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80028ac:	6822      	ldr	r2, [r4, #0]
 80028ae:	6813      	ldr	r3, [r2, #0]
 80028b0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80028b4:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028b6:	f002 f815 	bl	80048e4 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028ba:	6862      	ldr	r2, [r4, #4]
 80028bc:	4b5a      	ldr	r3, [pc, #360]	@ (8002a28 <HAL_I2C_Init+0x1a8>)
 80028be:	429a      	cmp	r2, r3
 80028c0:	d864      	bhi.n	800298c <HAL_I2C_Init+0x10c>
 80028c2:	4b5a      	ldr	r3, [pc, #360]	@ (8002a2c <HAL_I2C_Init+0x1ac>)
 80028c4:	4298      	cmp	r0, r3
 80028c6:	bf8c      	ite	hi
 80028c8:	2300      	movhi	r3, #0
 80028ca:	2301      	movls	r3, #1
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	f040 80a8 	bne.w	8002a22 <HAL_I2C_Init+0x1a2>
  freqrange = I2C_FREQRANGE(pclk1);
 80028d2:	4957      	ldr	r1, [pc, #348]	@ (8002a30 <HAL_I2C_Init+0x1b0>)
 80028d4:	fba1 3100 	umull	r3, r1, r1, r0
 80028d8:	0c8b      	lsrs	r3, r1, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028da:	6825      	ldr	r5, [r4, #0]
 80028dc:	686a      	ldr	r2, [r5, #4]
 80028de:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80028e2:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 80028e6:	606a      	str	r2, [r5, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028e8:	6821      	ldr	r1, [r4, #0]
 80028ea:	6a0a      	ldr	r2, [r1, #32]
 80028ec:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80028f0:	6866      	ldr	r6, [r4, #4]
 80028f2:	4d4d      	ldr	r5, [pc, #308]	@ (8002a28 <HAL_I2C_Init+0x1a8>)
 80028f4:	42ae      	cmp	r6, r5
 80028f6:	d84f      	bhi.n	8002998 <HAL_I2C_Init+0x118>
 80028f8:	3301      	adds	r3, #1
 80028fa:	4313      	orrs	r3, r2
 80028fc:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80028fe:	6821      	ldr	r1, [r4, #0]
 8002900:	69ca      	ldr	r2, [r1, #28]
 8002902:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 8002906:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800290a:	6865      	ldr	r5, [r4, #4]
 800290c:	4b46      	ldr	r3, [pc, #280]	@ (8002a28 <HAL_I2C_Init+0x1a8>)
 800290e:	429d      	cmp	r5, r3
 8002910:	d84c      	bhi.n	80029ac <HAL_I2C_Init+0x12c>
 8002912:	1e43      	subs	r3, r0, #1
 8002914:	006d      	lsls	r5, r5, #1
 8002916:	fbb3 f3f5 	udiv	r3, r3, r5
 800291a:	3301      	adds	r3, #1
 800291c:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8002920:	4203      	tst	r3, r0
 8002922:	d078      	beq.n	8002a16 <HAL_I2C_Init+0x196>
 8002924:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002928:	431a      	orrs	r2, r3
 800292a:	61ca      	str	r2, [r1, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800292c:	6821      	ldr	r1, [r4, #0]
 800292e:	680b      	ldr	r3, [r1, #0]
 8002930:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002934:	69e2      	ldr	r2, [r4, #28]
 8002936:	6a20      	ldr	r0, [r4, #32]
 8002938:	4302      	orrs	r2, r0
 800293a:	4313      	orrs	r3, r2
 800293c:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800293e:	6821      	ldr	r1, [r4, #0]
 8002940:	688b      	ldr	r3, [r1, #8]
 8002942:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002946:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800294a:	6922      	ldr	r2, [r4, #16]
 800294c:	68e0      	ldr	r0, [r4, #12]
 800294e:	4302      	orrs	r2, r0
 8002950:	4313      	orrs	r3, r2
 8002952:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002954:	6821      	ldr	r1, [r4, #0]
 8002956:	68cb      	ldr	r3, [r1, #12]
 8002958:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800295c:	6962      	ldr	r2, [r4, #20]
 800295e:	69a0      	ldr	r0, [r4, #24]
 8002960:	4302      	orrs	r2, r0
 8002962:	4313      	orrs	r3, r2
 8002964:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002966:	6822      	ldr	r2, [r4, #0]
 8002968:	6813      	ldr	r3, [r2, #0]
 800296a:	f043 0301 	orr.w	r3, r3, #1
 800296e:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002970:	2000      	movs	r0, #0
 8002972:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002974:	2320      	movs	r3, #32
 8002976:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800297a:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800297c:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
}
 8002980:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002982:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8002986:	f000 fbb3 	bl	80030f0 <HAL_I2C_MspInit>
 800298a:	e782      	b.n	8002892 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800298c:	4b29      	ldr	r3, [pc, #164]	@ (8002a34 <HAL_I2C_Init+0x1b4>)
 800298e:	4298      	cmp	r0, r3
 8002990:	bf8c      	ite	hi
 8002992:	2300      	movhi	r3, #0
 8002994:	2301      	movls	r3, #1
 8002996:	e799      	b.n	80028cc <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002998:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 800299c:	fb05 f303 	mul.w	r3, r5, r3
 80029a0:	4d25      	ldr	r5, [pc, #148]	@ (8002a38 <HAL_I2C_Init+0x1b8>)
 80029a2:	fba5 5303 	umull	r5, r3, r5, r3
 80029a6:	099b      	lsrs	r3, r3, #6
 80029a8:	3301      	adds	r3, #1
 80029aa:	e7a6      	b.n	80028fa <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80029ac:	68a6      	ldr	r6, [r4, #8]
 80029ae:	b9be      	cbnz	r6, 80029e0 <HAL_I2C_Init+0x160>
 80029b0:	1e43      	subs	r3, r0, #1
 80029b2:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 80029b6:	fbb3 f3fc 	udiv	r3, r3, ip
 80029ba:	3301      	adds	r3, #1
 80029bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029c0:	fab3 f383 	clz	r3, r3
 80029c4:	095b      	lsrs	r3, r3, #5
 80029c6:	bb43      	cbnz	r3, 8002a1a <HAL_I2C_Init+0x19a>
 80029c8:	b9c6      	cbnz	r6, 80029fc <HAL_I2C_Init+0x17c>
 80029ca:	1e43      	subs	r3, r0, #1
 80029cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80029d0:	fbb3 f3f5 	udiv	r3, r3, r5
 80029d4:	3301      	adds	r3, #1
 80029d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80029de:	e7a3      	b.n	8002928 <HAL_I2C_Init+0xa8>
 80029e0:	1e43      	subs	r3, r0, #1
 80029e2:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
 80029e6:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 80029ea:	fbb3 f3fc 	udiv	r3, r3, ip
 80029ee:	3301      	adds	r3, #1
 80029f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029f4:	fab3 f383 	clz	r3, r3
 80029f8:	095b      	lsrs	r3, r3, #5
 80029fa:	e7e4      	b.n	80029c6 <HAL_I2C_Init+0x146>
 80029fc:	1e43      	subs	r3, r0, #1
 80029fe:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8002a02:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8002a06:	fbb3 f3f5 	udiv	r3, r3, r5
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a14:	e788      	b.n	8002928 <HAL_I2C_Init+0xa8>
 8002a16:	2304      	movs	r3, #4
 8002a18:	e786      	b.n	8002928 <HAL_I2C_Init+0xa8>
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e784      	b.n	8002928 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 8002a1e:	2001      	movs	r0, #1
}
 8002a20:	4770      	bx	lr
    return HAL_ERROR;
 8002a22:	2001      	movs	r0, #1
 8002a24:	e7ac      	b.n	8002980 <HAL_I2C_Init+0x100>
 8002a26:	bf00      	nop
 8002a28:	000186a0 	.word	0x000186a0
 8002a2c:	001e847f 	.word	0x001e847f
 8002a30:	431bde83 	.word	0x431bde83
 8002a34:	003d08ff 	.word	0x003d08ff
 8002a38:	10624dd3 	.word	0x10624dd3

08002a3c <HAL_I2C_Mem_Write>:
{
 8002a3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002a40:	b083      	sub	sp, #12
 8002a42:	4604      	mov	r4, r0
 8002a44:	460f      	mov	r7, r1
 8002a46:	4690      	mov	r8, r2
 8002a48:	4699      	mov	r9, r3
 8002a4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
  uint32_t tickstart = HAL_GetTick();
 8002a4c:	f7fe ffa2 	bl	8001994 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a50:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8002a54:	2a20      	cmp	r2, #32
 8002a56:	d003      	beq.n	8002a60 <HAL_I2C_Mem_Write+0x24>
    return HAL_BUSY;
 8002a58:	2002      	movs	r0, #2
}
 8002a5a:	b003      	add	sp, #12
 8002a5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002a60:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a62:	9000      	str	r0, [sp, #0]
 8002a64:	2319      	movs	r3, #25
 8002a66:	2201      	movs	r2, #1
 8002a68:	494a      	ldr	r1, [pc, #296]	@ (8002b94 <HAL_I2C_Mem_Write+0x158>)
 8002a6a:	4620      	mov	r0, r4
 8002a6c:	f7ff fc97 	bl	800239e <I2C_WaitOnFlagUntilTimeout>
 8002a70:	2800      	cmp	r0, #0
 8002a72:	f040 8089 	bne.w	8002b88 <HAL_I2C_Mem_Write+0x14c>
    __HAL_LOCK(hi2c);
 8002a76:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	f000 8086 	beq.w	8002b8c <HAL_I2C_Mem_Write+0x150>
 8002a80:	2301      	movs	r3, #1
 8002a82:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a86:	6823      	ldr	r3, [r4, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	f012 0f01 	tst.w	r2, #1
 8002a8e:	d103      	bne.n	8002a98 <HAL_I2C_Mem_Write+0x5c>
      __HAL_I2C_ENABLE(hi2c);
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	f042 0201 	orr.w	r2, r2, #1
 8002a96:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a98:	6822      	ldr	r2, [r4, #0]
 8002a9a:	6813      	ldr	r3, [r2, #0]
 8002a9c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002aa0:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002aa2:	2321      	movs	r3, #33	@ 0x21
 8002aa4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002aa8:	2340      	movs	r3, #64	@ 0x40
 8002aaa:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 8002ab2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002ab4:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ab6:	f8bd 302c 	ldrh.w	r3, [sp, #44]	@ 0x2c
 8002aba:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002abc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002abe:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ac0:	4b35      	ldr	r3, [pc, #212]	@ (8002b98 <HAL_I2C_Mem_Write+0x15c>)
 8002ac2:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ac4:	9501      	str	r5, [sp, #4]
 8002ac6:	9600      	str	r6, [sp, #0]
 8002ac8:	464b      	mov	r3, r9
 8002aca:	4642      	mov	r2, r8
 8002acc:	4639      	mov	r1, r7
 8002ace:	4620      	mov	r0, r4
 8002ad0:	f7ff fd54 	bl	800257c <I2C_RequestMemoryWrite>
 8002ad4:	2800      	cmp	r0, #0
 8002ad6:	d15b      	bne.n	8002b90 <HAL_I2C_Mem_Write+0x154>
    while (hi2c->XferSize > 0U)
 8002ad8:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d035      	beq.n	8002b4a <HAL_I2C_Mem_Write+0x10e>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ade:	462a      	mov	r2, r5
 8002ae0:	4631      	mov	r1, r6
 8002ae2:	4620      	mov	r0, r4
 8002ae4:	f7ff fd1b 	bl	800251e <I2C_WaitOnTXEFlagUntilTimeout>
 8002ae8:	bb20      	cbnz	r0, 8002b34 <HAL_I2C_Mem_Write+0xf8>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002aea:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002aec:	6823      	ldr	r3, [r4, #0]
 8002aee:	7812      	ldrb	r2, [r2, #0]
 8002af0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002af2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002af4:	1c53      	adds	r3, r2, #1
 8002af6:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8002af8:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
 8002afa:	3901      	subs	r1, #1
 8002afc:	b289      	uxth	r1, r1
 8002afe:	8521      	strh	r1, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8002b00:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	3b01      	subs	r3, #1
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b0a:	6823      	ldr	r3, [r4, #0]
 8002b0c:	6958      	ldr	r0, [r3, #20]
 8002b0e:	f010 0f04 	tst.w	r0, #4
 8002b12:	d0e1      	beq.n	8002ad8 <HAL_I2C_Mem_Write+0x9c>
 8002b14:	2900      	cmp	r1, #0
 8002b16:	d0df      	beq.n	8002ad8 <HAL_I2C_Mem_Write+0x9c>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b18:	7852      	ldrb	r2, [r2, #1]
 8002b1a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002b1c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002b1e:	3301      	adds	r3, #1
 8002b20:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferSize--;
 8002b22:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002b24:	3b01      	subs	r3, #1
 8002b26:	8523      	strh	r3, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 8002b28:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	3b01      	subs	r3, #1
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8002b32:	e7d1      	b.n	8002ad8 <HAL_I2C_Mem_Write+0x9c>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002b36:	2b04      	cmp	r3, #4
 8002b38:	d001      	beq.n	8002b3e <HAL_I2C_Mem_Write+0x102>
        return HAL_ERROR;
 8002b3a:	2001      	movs	r0, #1
 8002b3c:	e78d      	b.n	8002a5a <HAL_I2C_Mem_Write+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b3e:	6822      	ldr	r2, [r4, #0]
 8002b40:	6813      	ldr	r3, [r2, #0]
 8002b42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b46:	6013      	str	r3, [r2, #0]
 8002b48:	e7f7      	b.n	8002b3a <HAL_I2C_Mem_Write+0xfe>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b4a:	462a      	mov	r2, r5
 8002b4c:	4631      	mov	r1, r6
 8002b4e:	4620      	mov	r0, r4
 8002b50:	f7ff fe2a 	bl	80027a8 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b54:	b150      	cbz	r0, 8002b6c <HAL_I2C_Mem_Write+0x130>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b56:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002b58:	2b04      	cmp	r3, #4
 8002b5a:	d001      	beq.n	8002b60 <HAL_I2C_Mem_Write+0x124>
      return HAL_ERROR;
 8002b5c:	2001      	movs	r0, #1
 8002b5e:	e77c      	b.n	8002a5a <HAL_I2C_Mem_Write+0x1e>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b60:	6822      	ldr	r2, [r4, #0]
 8002b62:	6813      	ldr	r3, [r2, #0]
 8002b64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b68:	6013      	str	r3, [r2, #0]
 8002b6a:	e7f7      	b.n	8002b5c <HAL_I2C_Mem_Write+0x120>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b6c:	6822      	ldr	r2, [r4, #0]
 8002b6e:	6813      	ldr	r3, [r2, #0]
 8002b70:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b74:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002b76:	2320      	movs	r3, #32
 8002b78:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    __HAL_UNLOCK(hi2c);
 8002b82:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_OK;
 8002b86:	e768      	b.n	8002a5a <HAL_I2C_Mem_Write+0x1e>
      return HAL_BUSY;
 8002b88:	2002      	movs	r0, #2
 8002b8a:	e766      	b.n	8002a5a <HAL_I2C_Mem_Write+0x1e>
    __HAL_LOCK(hi2c);
 8002b8c:	2002      	movs	r0, #2
 8002b8e:	e764      	b.n	8002a5a <HAL_I2C_Mem_Write+0x1e>
      return HAL_ERROR;
 8002b90:	2001      	movs	r0, #1
 8002b92:	e762      	b.n	8002a5a <HAL_I2C_Mem_Write+0x1e>
 8002b94:	00100002 	.word	0x00100002
 8002b98:	ffff0000 	.word	0xffff0000

08002b9c <HAL_I2C_Mem_Read>:
{
 8002b9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ba0:	b087      	sub	sp, #28
 8002ba2:	4604      	mov	r4, r0
 8002ba4:	460f      	mov	r7, r1
 8002ba6:	4690      	mov	r8, r2
 8002ba8:	4699      	mov	r9, r3
 8002baa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
  uint32_t tickstart = HAL_GetTick();
 8002bac:	f7fe fef2 	bl	8001994 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bb0:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8002bb4:	2a20      	cmp	r2, #32
 8002bb6:	d004      	beq.n	8002bc2 <HAL_I2C_Mem_Read+0x26>
    return HAL_BUSY;
 8002bb8:	2702      	movs	r7, #2
}
 8002bba:	4638      	mov	r0, r7
 8002bbc:	b007      	add	sp, #28
 8002bbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002bc2:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bc4:	9000      	str	r0, [sp, #0]
 8002bc6:	2319      	movs	r3, #25
 8002bc8:	2201      	movs	r2, #1
 8002bca:	4989      	ldr	r1, [pc, #548]	@ (8002df0 <HAL_I2C_Mem_Read+0x254>)
 8002bcc:	4620      	mov	r0, r4
 8002bce:	f7ff fbe6 	bl	800239e <I2C_WaitOnFlagUntilTimeout>
 8002bd2:	2800      	cmp	r0, #0
 8002bd4:	f040 814e 	bne.w	8002e74 <HAL_I2C_Mem_Read+0x2d8>
    __HAL_LOCK(hi2c);
 8002bd8:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	f000 814b 	beq.w	8002e78 <HAL_I2C_Mem_Read+0x2dc>
 8002be2:	2301      	movs	r3, #1
 8002be4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002be8:	6823      	ldr	r3, [r4, #0]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	f012 0f01 	tst.w	r2, #1
 8002bf0:	d103      	bne.n	8002bfa <HAL_I2C_Mem_Read+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	f042 0201 	orr.w	r2, r2, #1
 8002bf8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bfa:	6822      	ldr	r2, [r4, #0]
 8002bfc:	6813      	ldr	r3, [r2, #0]
 8002bfe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c02:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c04:	2322      	movs	r3, #34	@ 0x22
 8002c06:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c0a:	2340      	movs	r3, #64	@ 0x40
 8002c0c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c10:	2300      	movs	r3, #0
 8002c12:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 8002c14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002c16:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c18:	f8bd 303c 	ldrh.w	r3, [sp, #60]	@ 0x3c
 8002c1c:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c1e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002c20:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c22:	4b74      	ldr	r3, [pc, #464]	@ (8002df4 <HAL_I2C_Mem_Read+0x258>)
 8002c24:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c26:	9501      	str	r5, [sp, #4]
 8002c28:	9600      	str	r6, [sp, #0]
 8002c2a:	464b      	mov	r3, r9
 8002c2c:	4642      	mov	r2, r8
 8002c2e:	4639      	mov	r1, r7
 8002c30:	4620      	mov	r0, r4
 8002c32:	f7ff fd0f 	bl	8002654 <I2C_RequestMemoryRead>
 8002c36:	4607      	mov	r7, r0
 8002c38:	2800      	cmp	r0, #0
 8002c3a:	f040 811f 	bne.w	8002e7c <HAL_I2C_Mem_Read+0x2e0>
    if (hi2c->XferSize == 0U)
 8002c3e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002c40:	b95b      	cbnz	r3, 8002c5a <HAL_I2C_Mem_Read+0xbe>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c42:	9302      	str	r3, [sp, #8]
 8002c44:	6823      	ldr	r3, [r4, #0]
 8002c46:	695a      	ldr	r2, [r3, #20]
 8002c48:	9202      	str	r2, [sp, #8]
 8002c4a:	699a      	ldr	r2, [r3, #24]
 8002c4c:	9202      	str	r2, [sp, #8]
 8002c4e:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	e075      	b.n	8002d46 <HAL_I2C_Mem_Read+0x1aa>
    else if (hi2c->XferSize == 1U)
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d00a      	beq.n	8002c74 <HAL_I2C_Mem_Read+0xd8>
    else if (hi2c->XferSize == 2U)
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d01a      	beq.n	8002c98 <HAL_I2C_Mem_Read+0xfc>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c62:	2300      	movs	r3, #0
 8002c64:	9305      	str	r3, [sp, #20]
 8002c66:	6823      	ldr	r3, [r4, #0]
 8002c68:	695a      	ldr	r2, [r3, #20]
 8002c6a:	9205      	str	r2, [sp, #20]
 8002c6c:	699b      	ldr	r3, [r3, #24]
 8002c6e:	9305      	str	r3, [sp, #20]
 8002c70:	9b05      	ldr	r3, [sp, #20]
 8002c72:	e068      	b.n	8002d46 <HAL_I2C_Mem_Read+0x1aa>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c74:	6822      	ldr	r2, [r4, #0]
 8002c76:	6813      	ldr	r3, [r2, #0]
 8002c78:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002c7c:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c7e:	2300      	movs	r3, #0
 8002c80:	9303      	str	r3, [sp, #12]
 8002c82:	6823      	ldr	r3, [r4, #0]
 8002c84:	695a      	ldr	r2, [r3, #20]
 8002c86:	9203      	str	r2, [sp, #12]
 8002c88:	699a      	ldr	r2, [r3, #24]
 8002c8a:	9203      	str	r2, [sp, #12]
 8002c8c:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	e056      	b.n	8002d46 <HAL_I2C_Mem_Read+0x1aa>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c98:	6822      	ldr	r2, [r4, #0]
 8002c9a:	6813      	ldr	r3, [r2, #0]
 8002c9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002ca0:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ca2:	6822      	ldr	r2, [r4, #0]
 8002ca4:	6813      	ldr	r3, [r2, #0]
 8002ca6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002caa:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cac:	2300      	movs	r3, #0
 8002cae:	9304      	str	r3, [sp, #16]
 8002cb0:	6823      	ldr	r3, [r4, #0]
 8002cb2:	695a      	ldr	r2, [r3, #20]
 8002cb4:	9204      	str	r2, [sp, #16]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	9304      	str	r3, [sp, #16]
 8002cba:	9b04      	ldr	r3, [sp, #16]
 8002cbc:	e043      	b.n	8002d46 <HAL_I2C_Mem_Read+0x1aa>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cbe:	462a      	mov	r2, r5
 8002cc0:	4631      	mov	r1, r6
 8002cc2:	4620      	mov	r0, r4
 8002cc4:	f7ff fd9f 	bl	8002806 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002cc8:	2800      	cmp	r0, #0
 8002cca:	f040 80d9 	bne.w	8002e80 <HAL_I2C_Mem_Read+0x2e4>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cce:	6823      	ldr	r3, [r4, #0]
 8002cd0:	691a      	ldr	r2, [r3, #16]
 8002cd2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002cd4:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002cd6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002cd8:	3301      	adds	r3, #1
 8002cda:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8002cdc:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002ce2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8002cec:	e02b      	b.n	8002d46 <HAL_I2C_Mem_Read+0x1aa>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002cee:	9500      	str	r5, [sp, #0]
 8002cf0:	4633      	mov	r3, r6
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	4940      	ldr	r1, [pc, #256]	@ (8002df8 <HAL_I2C_Mem_Read+0x25c>)
 8002cf6:	4620      	mov	r0, r4
 8002cf8:	f7ff fb51 	bl	800239e <I2C_WaitOnFlagUntilTimeout>
 8002cfc:	2800      	cmp	r0, #0
 8002cfe:	f040 80c1 	bne.w	8002e84 <HAL_I2C_Mem_Read+0x2e8>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d02:	6822      	ldr	r2, [r4, #0]
 8002d04:	6813      	ldr	r3, [r2, #0]
 8002d06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d0a:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d0c:	6823      	ldr	r3, [r4, #0]
 8002d0e:	691a      	ldr	r2, [r3, #16]
 8002d10:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002d12:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002d14:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002d16:	1c53      	adds	r3, r2, #1
 8002d18:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8002d1a:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002d20:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	3b01      	subs	r3, #1
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	8563      	strh	r3, [r4, #42]	@ 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d2a:	6823      	ldr	r3, [r4, #0]
 8002d2c:	691b      	ldr	r3, [r3, #16]
 8002d2e:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8002d30:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002d32:	3301      	adds	r3, #1
 8002d34:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8002d36:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002d3c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	3b01      	subs	r3, #1
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	8563      	strh	r3, [r4, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002d46:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f000 808a 	beq.w	8002e62 <HAL_I2C_Mem_Read+0x2c6>
      if (hi2c->XferSize <= 3U)
 8002d4e:	2b03      	cmp	r3, #3
 8002d50:	d854      	bhi.n	8002dfc <HAL_I2C_Mem_Read+0x260>
        if (hi2c->XferSize == 1U)
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d0b3      	beq.n	8002cbe <HAL_I2C_Mem_Read+0x122>
        else if (hi2c->XferSize == 2U)
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d0c9      	beq.n	8002cee <HAL_I2C_Mem_Read+0x152>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d5a:	9500      	str	r5, [sp, #0]
 8002d5c:	4633      	mov	r3, r6
 8002d5e:	2200      	movs	r2, #0
 8002d60:	4925      	ldr	r1, [pc, #148]	@ (8002df8 <HAL_I2C_Mem_Read+0x25c>)
 8002d62:	4620      	mov	r0, r4
 8002d64:	f7ff fb1b 	bl	800239e <I2C_WaitOnFlagUntilTimeout>
 8002d68:	2800      	cmp	r0, #0
 8002d6a:	f040 808d 	bne.w	8002e88 <HAL_I2C_Mem_Read+0x2ec>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d6e:	6822      	ldr	r2, [r4, #0]
 8002d70:	6813      	ldr	r3, [r2, #0]
 8002d72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002d76:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d78:	6823      	ldr	r3, [r4, #0]
 8002d7a:	691a      	ldr	r2, [r3, #16]
 8002d7c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002d7e:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002d80:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002d82:	3301      	adds	r3, #1
 8002d84:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8002d86:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002d8c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	3b01      	subs	r3, #1
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	8563      	strh	r3, [r4, #42]	@ 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d96:	9500      	str	r5, [sp, #0]
 8002d98:	4633      	mov	r3, r6
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	4916      	ldr	r1, [pc, #88]	@ (8002df8 <HAL_I2C_Mem_Read+0x25c>)
 8002d9e:	4620      	mov	r0, r4
 8002da0:	f7ff fafd 	bl	800239e <I2C_WaitOnFlagUntilTimeout>
 8002da4:	2800      	cmp	r0, #0
 8002da6:	d171      	bne.n	8002e8c <HAL_I2C_Mem_Read+0x2f0>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002da8:	6822      	ldr	r2, [r4, #0]
 8002daa:	6813      	ldr	r3, [r2, #0]
 8002dac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002db0:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002db2:	6823      	ldr	r3, [r4, #0]
 8002db4:	691a      	ldr	r2, [r3, #16]
 8002db6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002db8:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002dba:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002dbc:	1c53      	adds	r3, r2, #1
 8002dbe:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8002dc0:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002dc6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	8563      	strh	r3, [r4, #42]	@ 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dd0:	6823      	ldr	r3, [r4, #0]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8002dd6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002dd8:	3301      	adds	r3, #1
 8002dda:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8002ddc:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002dde:	3b01      	subs	r3, #1
 8002de0:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002de2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	3b01      	subs	r3, #1
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8002dec:	e7ab      	b.n	8002d46 <HAL_I2C_Mem_Read+0x1aa>
 8002dee:	bf00      	nop
 8002df0:	00100002 	.word	0x00100002
 8002df4:	ffff0000 	.word	0xffff0000
 8002df8:	00010004 	.word	0x00010004
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dfc:	462a      	mov	r2, r5
 8002dfe:	4631      	mov	r1, r6
 8002e00:	4620      	mov	r0, r4
 8002e02:	f7ff fd00 	bl	8002806 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e06:	2800      	cmp	r0, #0
 8002e08:	d142      	bne.n	8002e90 <HAL_I2C_Mem_Read+0x2f4>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e0a:	6823      	ldr	r3, [r4, #0]
 8002e0c:	691a      	ldr	r2, [r3, #16]
 8002e0e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002e10:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002e12:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002e14:	3301      	adds	r3, #1
 8002e16:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferSize--;
 8002e18:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8002e1a:	3a01      	subs	r2, #1
 8002e1c:	b292      	uxth	r2, r2
 8002e1e:	8522      	strh	r2, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 8002e20:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	3b01      	subs	r3, #1
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	8563      	strh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002e2a:	6823      	ldr	r3, [r4, #0]
 8002e2c:	6959      	ldr	r1, [r3, #20]
 8002e2e:	f011 0f04 	tst.w	r1, #4
 8002e32:	d088      	beq.n	8002d46 <HAL_I2C_Mem_Read+0x1aa>
          if (hi2c->XferSize == 3U)
 8002e34:	2a03      	cmp	r2, #3
 8002e36:	d00f      	beq.n	8002e58 <HAL_I2C_Mem_Read+0x2bc>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e38:	6823      	ldr	r3, [r4, #0]
 8002e3a:	691a      	ldr	r2, [r3, #16]
 8002e3c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002e3e:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002e40:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002e42:	3301      	adds	r3, #1
 8002e44:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8002e46:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002e4c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	3b01      	subs	r3, #1
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8002e56:	e776      	b.n	8002d46 <HAL_I2C_Mem_Read+0x1aa>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e5e:	601a      	str	r2, [r3, #0]
 8002e60:	e7ea      	b.n	8002e38 <HAL_I2C_Mem_Read+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8002e62:	2320      	movs	r3, #32
 8002e64:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    __HAL_UNLOCK(hi2c);
 8002e6e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_OK;
 8002e72:	e6a2      	b.n	8002bba <HAL_I2C_Mem_Read+0x1e>
      return HAL_BUSY;
 8002e74:	2702      	movs	r7, #2
 8002e76:	e6a0      	b.n	8002bba <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 8002e78:	2702      	movs	r7, #2
 8002e7a:	e69e      	b.n	8002bba <HAL_I2C_Mem_Read+0x1e>
      return HAL_ERROR;
 8002e7c:	2701      	movs	r7, #1
 8002e7e:	e69c      	b.n	8002bba <HAL_I2C_Mem_Read+0x1e>
            return HAL_ERROR;
 8002e80:	2701      	movs	r7, #1
 8002e82:	e69a      	b.n	8002bba <HAL_I2C_Mem_Read+0x1e>
            return HAL_ERROR;
 8002e84:	2701      	movs	r7, #1
 8002e86:	e698      	b.n	8002bba <HAL_I2C_Mem_Read+0x1e>
            return HAL_ERROR;
 8002e88:	2701      	movs	r7, #1
 8002e8a:	e696      	b.n	8002bba <HAL_I2C_Mem_Read+0x1e>
            return HAL_ERROR;
 8002e8c:	2701      	movs	r7, #1
 8002e8e:	e694      	b.n	8002bba <HAL_I2C_Mem_Read+0x1e>
          return HAL_ERROR;
 8002e90:	2701      	movs	r7, #1
 8002e92:	e692      	b.n	8002bba <HAL_I2C_Mem_Read+0x1e>

08002e94 <HAL_I2C_IsDeviceReady>:
{
 8002e94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e98:	b085      	sub	sp, #20
 8002e9a:	4604      	mov	r4, r0
 8002e9c:	4688      	mov	r8, r1
 8002e9e:	4691      	mov	r9, r2
 8002ea0:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8002ea2:	f7fe fd77 	bl	8001994 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ea6:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8002eaa:	2b20      	cmp	r3, #32
 8002eac:	d003      	beq.n	8002eb6 <HAL_I2C_IsDeviceReady+0x22>
    return HAL_BUSY;
 8002eae:	2002      	movs	r0, #2
}
 8002eb0:	b005      	add	sp, #20
 8002eb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002eb6:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002eb8:	9000      	str	r0, [sp, #0]
 8002eba:	2319      	movs	r3, #25
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	4956      	ldr	r1, [pc, #344]	@ (8003018 <HAL_I2C_IsDeviceReady+0x184>)
 8002ec0:	4620      	mov	r0, r4
 8002ec2:	f7ff fa6c 	bl	800239e <I2C_WaitOnFlagUntilTimeout>
 8002ec6:	2800      	cmp	r0, #0
 8002ec8:	f040 809d 	bne.w	8003006 <HAL_I2C_IsDeviceReady+0x172>
    __HAL_LOCK(hi2c);
 8002ecc:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	f000 809a 	beq.w	800300a <HAL_I2C_IsDeviceReady+0x176>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002edc:	6823      	ldr	r3, [r4, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	f012 0f01 	tst.w	r2, #1
 8002ee4:	d103      	bne.n	8002eee <HAL_I2C_IsDeviceReady+0x5a>
      __HAL_I2C_ENABLE(hi2c);
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	f042 0201 	orr.w	r2, r2, #1
 8002eec:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002eee:	6822      	ldr	r2, [r4, #0]
 8002ef0:	6813      	ldr	r3, [r2, #0]
 8002ef2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002ef6:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ef8:	2324      	movs	r3, #36	@ 0x24
 8002efa:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002efe:	2700      	movs	r7, #0
 8002f00:	6427      	str	r7, [r4, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f02:	4b46      	ldr	r3, [pc, #280]	@ (800301c <HAL_I2C_IsDeviceReady+0x188>)
 8002f04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002f06:	e03d      	b.n	8002f84 <HAL_I2C_IsDeviceReady+0xf0>
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f08:	6823      	ldr	r3, [r4, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002f10:	d002      	beq.n	8002f18 <HAL_I2C_IsDeviceReady+0x84>
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f16:	6423      	str	r3, [r4, #64]	@ 0x40
        return HAL_TIMEOUT;
 8002f18:	2003      	movs	r0, #3
 8002f1a:	e7c9      	b.n	8002eb0 <HAL_I2C_IsDeviceReady+0x1c>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002f1c:	23a0      	movs	r3, #160	@ 0xa0
 8002f1e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f22:	6822      	ldr	r2, [r4, #0]
 8002f24:	6953      	ldr	r3, [r2, #20]
 8002f26:	f3c3 0340 	ubfx	r3, r3, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f2a:	6952      	ldr	r2, [r2, #20]
 8002f2c:	f3c2 2280 	ubfx	r2, r2, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002f30:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
 8002f34:	29a0      	cmp	r1, #160	@ 0xa0
 8002f36:	d009      	beq.n	8002f4c <HAL_I2C_IsDeviceReady+0xb8>
 8002f38:	b943      	cbnz	r3, 8002f4c <HAL_I2C_IsDeviceReady+0xb8>
 8002f3a:	b93a      	cbnz	r2, 8002f4c <HAL_I2C_IsDeviceReady+0xb8>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f3c:	f7fe fd2a 	bl	8001994 <HAL_GetTick>
 8002f40:	1b80      	subs	r0, r0, r6
 8002f42:	42a8      	cmp	r0, r5
 8002f44:	d8ea      	bhi.n	8002f1c <HAL_I2C_IsDeviceReady+0x88>
 8002f46:	2d00      	cmp	r5, #0
 8002f48:	d1eb      	bne.n	8002f22 <HAL_I2C_IsDeviceReady+0x8e>
 8002f4a:	e7e7      	b.n	8002f1c <HAL_I2C_IsDeviceReady+0x88>
      hi2c->State = HAL_I2C_STATE_READY;
 8002f4c:	2320      	movs	r3, #32
 8002f4e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002f52:	6823      	ldr	r3, [r4, #0]
 8002f54:	695a      	ldr	r2, [r3, #20]
 8002f56:	f012 0f02 	tst.w	r2, #2
 8002f5a:	d131      	bne.n	8002fc0 <HAL_I2C_IsDeviceReady+0x12c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f62:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f64:	6823      	ldr	r3, [r4, #0]
 8002f66:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f6a:	615a      	str	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f6c:	9600      	str	r6, [sp, #0]
 8002f6e:	2319      	movs	r3, #25
 8002f70:	2201      	movs	r2, #1
 8002f72:	4929      	ldr	r1, [pc, #164]	@ (8003018 <HAL_I2C_IsDeviceReady+0x184>)
 8002f74:	4620      	mov	r0, r4
 8002f76:	f7ff fa12 	bl	800239e <I2C_WaitOnFlagUntilTimeout>
 8002f7a:	2800      	cmp	r0, #0
 8002f7c:	d149      	bne.n	8003012 <HAL_I2C_IsDeviceReady+0x17e>
      I2C_Trials++;
 8002f7e:	3701      	adds	r7, #1
    while (I2C_Trials < Trials);
 8002f80:	454f      	cmp	r7, r9
 8002f82:	d238      	bcs.n	8002ff6 <HAL_I2C_IsDeviceReady+0x162>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f84:	6822      	ldr	r2, [r4, #0]
 8002f86:	6813      	ldr	r3, [r2, #0]
 8002f88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f8c:	6013      	str	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002f8e:	9600      	str	r6, [sp, #0]
 8002f90:	462b      	mov	r3, r5
 8002f92:	2200      	movs	r2, #0
 8002f94:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f98:	4620      	mov	r0, r4
 8002f9a:	f7ff fa00 	bl	800239e <I2C_WaitOnFlagUntilTimeout>
 8002f9e:	2800      	cmp	r0, #0
 8002fa0:	d1b2      	bne.n	8002f08 <HAL_I2C_IsDeviceReady+0x74>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002fa2:	6823      	ldr	r3, [r4, #0]
 8002fa4:	f008 02fe 	and.w	r2, r8, #254	@ 0xfe
 8002fa8:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 8002faa:	f7fe fcf3 	bl	8001994 <HAL_GetTick>
 8002fae:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002fb0:	6822      	ldr	r2, [r4, #0]
 8002fb2:	6953      	ldr	r3, [r2, #20]
 8002fb4:	f3c3 0340 	ubfx	r3, r3, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002fb8:	6952      	ldr	r2, [r2, #20]
 8002fba:	f3c2 2280 	ubfx	r2, r2, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002fbe:	e7b7      	b.n	8002f30 <HAL_I2C_IsDeviceReady+0x9c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fc6:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fc8:	2300      	movs	r3, #0
 8002fca:	9303      	str	r3, [sp, #12]
 8002fcc:	6823      	ldr	r3, [r4, #0]
 8002fce:	695a      	ldr	r2, [r3, #20]
 8002fd0:	9203      	str	r2, [sp, #12]
 8002fd2:	699b      	ldr	r3, [r3, #24]
 8002fd4:	9303      	str	r3, [sp, #12]
 8002fd6:	9b03      	ldr	r3, [sp, #12]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fd8:	9600      	str	r6, [sp, #0]
 8002fda:	2319      	movs	r3, #25
 8002fdc:	2201      	movs	r2, #1
 8002fde:	490e      	ldr	r1, [pc, #56]	@ (8003018 <HAL_I2C_IsDeviceReady+0x184>)
 8002fe0:	4620      	mov	r0, r4
 8002fe2:	f7ff f9dc 	bl	800239e <I2C_WaitOnFlagUntilTimeout>
 8002fe6:	b990      	cbnz	r0, 800300e <HAL_I2C_IsDeviceReady+0x17a>
        hi2c->State = HAL_I2C_STATE_READY;
 8002fe8:	2320      	movs	r3, #32
 8002fea:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        __HAL_UNLOCK(hi2c);
 8002fee:	2300      	movs	r3, #0
 8002ff0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
        return HAL_OK;
 8002ff4:	e75c      	b.n	8002eb0 <HAL_I2C_IsDeviceReady+0x1c>
    hi2c->State = HAL_I2C_STATE_READY;
 8002ff6:	2320      	movs	r3, #32
 8002ff8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(hi2c);
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 8003002:	2001      	movs	r0, #1
 8003004:	e754      	b.n	8002eb0 <HAL_I2C_IsDeviceReady+0x1c>
      return HAL_BUSY;
 8003006:	2002      	movs	r0, #2
 8003008:	e752      	b.n	8002eb0 <HAL_I2C_IsDeviceReady+0x1c>
    __HAL_LOCK(hi2c);
 800300a:	2002      	movs	r0, #2
 800300c:	e750      	b.n	8002eb0 <HAL_I2C_IsDeviceReady+0x1c>
          return HAL_ERROR;
 800300e:	2001      	movs	r0, #1
 8003010:	e74e      	b.n	8002eb0 <HAL_I2C_IsDeviceReady+0x1c>
          return HAL_ERROR;
 8003012:	2001      	movs	r0, #1
 8003014:	e74c      	b.n	8002eb0 <HAL_I2C_IsDeviceReady+0x1c>
 8003016:	bf00      	nop
 8003018:	00100002 	.word	0x00100002
 800301c:	ffff0000 	.word	0xffff0000

08003020 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003020:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003022:	2100      	movs	r1, #0
 8003024:	9100      	str	r1, [sp, #0]
 8003026:	4b0b      	ldr	r3, [pc, #44]	@ (8003054 <HAL_MspInit+0x34>)
 8003028:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800302a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800302e:	645a      	str	r2, [r3, #68]	@ 0x44
 8003030:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003032:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003036:	9200      	str	r2, [sp, #0]
 8003038:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800303a:	9101      	str	r1, [sp, #4]
 800303c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800303e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003042:	641a      	str	r2, [r3, #64]	@ 0x40
 8003044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800304a:	9301      	str	r3, [sp, #4]
 800304c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800304e:	b002      	add	sp, #8
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	40023800 	.word	0x40023800

08003058 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003058:	b500      	push	{lr}
 800305a:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800305c:	2300      	movs	r3, #0
 800305e:	9303      	str	r3, [sp, #12]
 8003060:	9304      	str	r3, [sp, #16]
 8003062:	9305      	str	r3, [sp, #20]
 8003064:	9306      	str	r3, [sp, #24]
 8003066:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8003068:	6802      	ldr	r2, [r0, #0]
 800306a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800306e:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 8003072:	429a      	cmp	r2, r3
 8003074:	d002      	beq.n	800307c <HAL_ADC_MspInit+0x24>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003076:	b009      	add	sp, #36	@ 0x24
 8003078:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 800307c:	2100      	movs	r1, #0
 800307e:	9101      	str	r1, [sp, #4]
 8003080:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 8003084:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003086:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800308a:	645a      	str	r2, [r3, #68]	@ 0x44
 800308c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800308e:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8003092:	9201      	str	r2, [sp, #4]
 8003094:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003096:	9102      	str	r1, [sp, #8]
 8003098:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800309a:	f042 0201 	orr.w	r2, r2, #1
 800309e:	631a      	str	r2, [r3, #48]	@ 0x30
 80030a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	9302      	str	r3, [sp, #8]
 80030a8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = BAT_VSENCE_Pin;
 80030aa:	2310      	movs	r3, #16
 80030ac:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80030ae:	2303      	movs	r3, #3
 80030b0:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BAT_VSENCE_GPIO_Port, &GPIO_InitStruct);
 80030b2:	a903      	add	r1, sp, #12
 80030b4:	4801      	ldr	r0, [pc, #4]	@ (80030bc <HAL_ADC_MspInit+0x64>)
 80030b6:	f7ff f85d 	bl	8002174 <HAL_GPIO_Init>
}
 80030ba:	e7dc      	b.n	8003076 <HAL_ADC_MspInit+0x1e>
 80030bc:	40020000 	.word	0x40020000

080030c0 <HAL_CRC_MspInit>:
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 80030c0:	6802      	ldr	r2, [r0, #0]
 80030c2:	4b09      	ldr	r3, [pc, #36]	@ (80030e8 <HAL_CRC_MspInit+0x28>)
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d000      	beq.n	80030ca <HAL_CRC_MspInit+0xa>
 80030c8:	4770      	bx	lr
{
 80030ca:	b082      	sub	sp, #8
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80030cc:	2300      	movs	r3, #0
 80030ce:	9301      	str	r3, [sp, #4]
 80030d0:	4b06      	ldr	r3, [pc, #24]	@ (80030ec <HAL_CRC_MspInit+0x2c>)
 80030d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030d4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80030d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80030da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030e0:	9301      	str	r3, [sp, #4]
 80030e2:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80030e4:	b002      	add	sp, #8
 80030e6:	4770      	bx	lr
 80030e8:	40023000 	.word	0x40023000
 80030ec:	40023800 	.word	0x40023800

080030f0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80030f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030f4:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030f6:	2300      	movs	r3, #0
 80030f8:	9307      	str	r3, [sp, #28]
 80030fa:	9308      	str	r3, [sp, #32]
 80030fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80030fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8003100:	930b      	str	r3, [sp, #44]	@ 0x2c
  if(hi2c->Instance==I2C1)
 8003102:	6803      	ldr	r3, [r0, #0]
 8003104:	4a4d      	ldr	r2, [pc, #308]	@ (800323c <HAL_I2C_MspInit+0x14c>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d008      	beq.n	800311c <HAL_I2C_MspInit+0x2c>
    __HAL_RCC_I2C1_CLK_ENABLE();
    /* USER CODE BEGIN I2C1_MspInit 1 */

    /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 800310a:	4a4d      	ldr	r2, [pc, #308]	@ (8003240 <HAL_I2C_MspInit+0x150>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d02a      	beq.n	8003166 <HAL_I2C_MspInit+0x76>
    __HAL_RCC_I2C2_CLK_ENABLE();
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }
  else if(hi2c->Instance==I2C3)
 8003110:	4a4c      	ldr	r2, [pc, #304]	@ (8003244 <HAL_I2C_MspInit+0x154>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d04d      	beq.n	80031b2 <HAL_I2C_MspInit+0xc2>
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003116:	b00c      	add	sp, #48	@ 0x30
 8003118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800311c:	2500      	movs	r5, #0
 800311e:	9500      	str	r5, [sp, #0]
 8003120:	4c49      	ldr	r4, [pc, #292]	@ (8003248 <HAL_I2C_MspInit+0x158>)
 8003122:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003124:	f043 0302 	orr.w	r3, r3, #2
 8003128:	6323      	str	r3, [r4, #48]	@ 0x30
 800312a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	9300      	str	r3, [sp, #0]
 8003132:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = EEP_SCL_Pin|EEP_SDA_Pin;
 8003134:	23c0      	movs	r3, #192	@ 0xc0
 8003136:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003138:	2312      	movs	r3, #18
 800313a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800313c:	2301      	movs	r3, #1
 800313e:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003140:	2303      	movs	r3, #3
 8003142:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003144:	2304      	movs	r3, #4
 8003146:	930b      	str	r3, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003148:	a907      	add	r1, sp, #28
 800314a:	4840      	ldr	r0, [pc, #256]	@ (800324c <HAL_I2C_MspInit+0x15c>)
 800314c:	f7ff f812 	bl	8002174 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003150:	9501      	str	r5, [sp, #4]
 8003152:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003154:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003158:	6423      	str	r3, [r4, #64]	@ 0x40
 800315a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800315c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003160:	9301      	str	r3, [sp, #4]
 8003162:	9b01      	ldr	r3, [sp, #4]
 8003164:	e7d7      	b.n	8003116 <HAL_I2C_MspInit+0x26>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003166:	2500      	movs	r5, #0
 8003168:	9502      	str	r5, [sp, #8]
 800316a:	4c37      	ldr	r4, [pc, #220]	@ (8003248 <HAL_I2C_MspInit+0x158>)
 800316c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800316e:	f043 0302 	orr.w	r3, r3, #2
 8003172:	6323      	str	r3, [r4, #48]	@ 0x30
 8003174:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	9302      	str	r3, [sp, #8]
 800317c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = BMP_SCL_Pin|BMP_SDA_Pin;
 800317e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003182:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003184:	2312      	movs	r3, #18
 8003186:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003188:	2301      	movs	r3, #1
 800318a:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800318c:	2303      	movs	r3, #3
 800318e:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003190:	2304      	movs	r3, #4
 8003192:	930b      	str	r3, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003194:	a907      	add	r1, sp, #28
 8003196:	482d      	ldr	r0, [pc, #180]	@ (800324c <HAL_I2C_MspInit+0x15c>)
 8003198:	f7fe ffec 	bl	8002174 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800319c:	9503      	str	r5, [sp, #12]
 800319e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80031a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80031a4:	6423      	str	r3, [r4, #64]	@ 0x40
 80031a6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80031a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031ac:	9303      	str	r3, [sp, #12]
 80031ae:	9b03      	ldr	r3, [sp, #12]
 80031b0:	e7b1      	b.n	8003116 <HAL_I2C_MspInit+0x26>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031b2:	2500      	movs	r5, #0
 80031b4:	9504      	str	r5, [sp, #16]
 80031b6:	4c24      	ldr	r4, [pc, #144]	@ (8003248 <HAL_I2C_MspInit+0x158>)
 80031b8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80031ba:	f043 0304 	orr.w	r3, r3, #4
 80031be:	6323      	str	r3, [r4, #48]	@ 0x30
 80031c0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80031c2:	f003 0304 	and.w	r3, r3, #4
 80031c6:	9304      	str	r3, [sp, #16]
 80031c8:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ca:	9505      	str	r5, [sp, #20]
 80031cc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80031ce:	f043 0301 	orr.w	r3, r3, #1
 80031d2:	6323      	str	r3, [r4, #48]	@ 0x30
 80031d4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	9305      	str	r3, [sp, #20]
 80031dc:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPS_SDA_Pin;
 80031de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80031e2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031e4:	f04f 0a12 	mov.w	sl, #18
 80031e8:	f8cd a020 	str.w	sl, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031ec:	f04f 0901 	mov.w	r9, #1
 80031f0:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031f4:	f04f 0803 	mov.w	r8, #3
 80031f8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80031fc:	2704      	movs	r7, #4
 80031fe:	970b      	str	r7, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPS_SDA_GPIO_Port, &GPIO_InitStruct);
 8003200:	ae07      	add	r6, sp, #28
 8003202:	4631      	mov	r1, r6
 8003204:	4812      	ldr	r0, [pc, #72]	@ (8003250 <HAL_I2C_MspInit+0x160>)
 8003206:	f7fe ffb5 	bl	8002174 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPS_SCL_Pin;
 800320a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800320e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003210:	f8cd a020 	str.w	sl, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003214:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003218:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800321c:	970b      	str	r7, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPS_SCL_GPIO_Port, &GPIO_InitStruct);
 800321e:	4631      	mov	r1, r6
 8003220:	480c      	ldr	r0, [pc, #48]	@ (8003254 <HAL_I2C_MspInit+0x164>)
 8003222:	f7fe ffa7 	bl	8002174 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003226:	9506      	str	r5, [sp, #24]
 8003228:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800322a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800322e:	6423      	str	r3, [r4, #64]	@ 0x40
 8003230:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003232:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003236:	9306      	str	r3, [sp, #24]
 8003238:	9b06      	ldr	r3, [sp, #24]
}
 800323a:	e76c      	b.n	8003116 <HAL_I2C_MspInit+0x26>
 800323c:	40005400 	.word	0x40005400
 8003240:	40005800 	.word	0x40005800
 8003244:	40005c00 	.word	0x40005c00
 8003248:	40023800 	.word	0x40023800
 800324c:	40020400 	.word	0x40020400
 8003250:	40020800 	.word	0x40020800
 8003254:	40020000 	.word	0x40020000

08003258 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003258:	b500      	push	{lr}
 800325a:	b085      	sub	sp, #20
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800325c:	2300      	movs	r3, #0
 800325e:	9300      	str	r3, [sp, #0]
 8003260:	9301      	str	r3, [sp, #4]
 8003262:	9302      	str	r3, [sp, #8]
 8003264:	9303      	str	r3, [sp, #12]
  if(hrtc->Instance==RTC)
 8003266:	6802      	ldr	r2, [r0, #0]
 8003268:	4b0b      	ldr	r3, [pc, #44]	@ (8003298 <HAL_RTC_MspInit+0x40>)
 800326a:	429a      	cmp	r2, r3
 800326c:	d002      	beq.n	8003274 <HAL_RTC_MspInit+0x1c>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800326e:	b005      	add	sp, #20
 8003270:	f85d fb04 	ldr.w	pc, [sp], #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003274:	2302      	movs	r3, #2
 8003276:	9300      	str	r3, [sp, #0]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003278:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800327c:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800327e:	4668      	mov	r0, sp
 8003280:	f001 fb50 	bl	8004924 <HAL_RCCEx_PeriphCLKConfig>
 8003284:	b920      	cbnz	r0, 8003290 <HAL_RTC_MspInit+0x38>
    __HAL_RCC_RTC_ENABLE();
 8003286:	4b05      	ldr	r3, [pc, #20]	@ (800329c <HAL_RTC_MspInit+0x44>)
 8003288:	2201      	movs	r2, #1
 800328a:	f8c3 2e3c 	str.w	r2, [r3, #3644]	@ 0xe3c
}
 800328e:	e7ee      	b.n	800326e <HAL_RTC_MspInit+0x16>
      Error_Handler();
 8003290:	f7fd ffaa 	bl	80011e8 <Error_Handler>
 8003294:	e7f7      	b.n	8003286 <HAL_RTC_MspInit+0x2e>
 8003296:	bf00      	nop
 8003298:	40002800 	.word	0x40002800
 800329c:	42470000 	.word	0x42470000

080032a0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80032a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032a4:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032a6:	2300      	movs	r3, #0
 80032a8:	9307      	str	r3, [sp, #28]
 80032aa:	9308      	str	r3, [sp, #32]
 80032ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80032ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80032b0:	930b      	str	r3, [sp, #44]	@ 0x2c
  if(hspi->Instance==SPI1)
 80032b2:	6803      	ldr	r3, [r0, #0]
 80032b4:	4a47      	ldr	r2, [pc, #284]	@ (80033d4 <HAL_SPI_MspInit+0x134>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d008      	beq.n	80032cc <HAL_SPI_MspInit+0x2c>

    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI2)
 80032ba:	4a47      	ldr	r2, [pc, #284]	@ (80033d8 <HAL_SPI_MspInit+0x138>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d028      	beq.n	8003312 <HAL_SPI_MspInit+0x72>

    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 80032c0:	4a46      	ldr	r2, [pc, #280]	@ (80033dc <HAL_SPI_MspInit+0x13c>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d049      	beq.n	800335a <HAL_SPI_MspInit+0xba>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 80032c6:	b00c      	add	sp, #48	@ 0x30
 80032c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 80032cc:	2100      	movs	r1, #0
 80032ce:	9100      	str	r1, [sp, #0]
 80032d0:	4b43      	ldr	r3, [pc, #268]	@ (80033e0 <HAL_SPI_MspInit+0x140>)
 80032d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032d4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80032d8:	645a      	str	r2, [r3, #68]	@ 0x44
 80032da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032dc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80032e0:	9200      	str	r2, [sp, #0]
 80032e2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032e4:	9101      	str	r1, [sp, #4]
 80032e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032e8:	f042 0201 	orr.w	r2, r2, #1
 80032ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80032ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	9301      	str	r3, [sp, #4]
 80032f6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 80032f8:	23e0      	movs	r3, #224	@ 0xe0
 80032fa:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032fc:	2302      	movs	r3, #2
 80032fe:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003300:	2303      	movs	r3, #3
 8003302:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003304:	2305      	movs	r3, #5
 8003306:	930b      	str	r3, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003308:	a907      	add	r1, sp, #28
 800330a:	4836      	ldr	r0, [pc, #216]	@ (80033e4 <HAL_SPI_MspInit+0x144>)
 800330c:	f7fe ff32 	bl	8002174 <HAL_GPIO_Init>
 8003310:	e7d9      	b.n	80032c6 <HAL_SPI_MspInit+0x26>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003312:	2100      	movs	r1, #0
 8003314:	9102      	str	r1, [sp, #8]
 8003316:	4b32      	ldr	r3, [pc, #200]	@ (80033e0 <HAL_SPI_MspInit+0x140>)
 8003318:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800331a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800331e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003320:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003322:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003326:	9202      	str	r2, [sp, #8]
 8003328:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800332a:	9103      	str	r1, [sp, #12]
 800332c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800332e:	f042 0202 	orr.w	r2, r2, #2
 8003332:	631a      	str	r2, [r3, #48]	@ 0x30
 8003334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	9303      	str	r3, [sp, #12]
 800333c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = IMU_NSS_Pin|IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 800333e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8003342:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003344:	2302      	movs	r3, #2
 8003346:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003348:	2303      	movs	r3, #3
 800334a:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800334c:	2305      	movs	r3, #5
 800334e:	930b      	str	r3, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003350:	a907      	add	r1, sp, #28
 8003352:	4825      	ldr	r0, [pc, #148]	@ (80033e8 <HAL_SPI_MspInit+0x148>)
 8003354:	f7fe ff0e 	bl	8002174 <HAL_GPIO_Init>
 8003358:	e7b5      	b.n	80032c6 <HAL_SPI_MspInit+0x26>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800335a:	2400      	movs	r4, #0
 800335c:	9404      	str	r4, [sp, #16]
 800335e:	4b20      	ldr	r3, [pc, #128]	@ (80033e0 <HAL_SPI_MspInit+0x140>)
 8003360:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003362:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003366:	641a      	str	r2, [r3, #64]	@ 0x40
 8003368:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800336a:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 800336e:	9204      	str	r2, [sp, #16]
 8003370:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003372:	9405      	str	r4, [sp, #20]
 8003374:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003376:	f042 0201 	orr.w	r2, r2, #1
 800337a:	631a      	str	r2, [r3, #48]	@ 0x30
 800337c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800337e:	f002 0201 	and.w	r2, r2, #1
 8003382:	9205      	str	r2, [sp, #20]
 8003384:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003386:	9406      	str	r4, [sp, #24]
 8003388:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800338a:	f042 0204 	orr.w	r2, r2, #4
 800338e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003392:	f003 0304 	and.w	r3, r3, #4
 8003396:	9306      	str	r3, [sp, #24]
 8003398:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = LORA_NSS_Pin;
 800339a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800339e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033a0:	f04f 0802 	mov.w	r8, #2
 80033a4:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033a8:	2703      	movs	r7, #3
 80033aa:	970a      	str	r7, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80033ac:	2606      	movs	r6, #6
 80033ae:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 80033b0:	ad07      	add	r5, sp, #28
 80033b2:	4629      	mov	r1, r5
 80033b4:	480b      	ldr	r0, [pc, #44]	@ (80033e4 <HAL_SPI_MspInit+0x144>)
 80033b6:	f7fe fedd 	bl	8002174 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LORA_SCK_Pin|LORA_MISO_Pin|LORA_MOSI_Pin;
 80033ba:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80033be:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033c0:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c4:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033c6:	970a      	str	r7, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80033c8:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033ca:	4629      	mov	r1, r5
 80033cc:	4807      	ldr	r0, [pc, #28]	@ (80033ec <HAL_SPI_MspInit+0x14c>)
 80033ce:	f7fe fed1 	bl	8002174 <HAL_GPIO_Init>
}
 80033d2:	e778      	b.n	80032c6 <HAL_SPI_MspInit+0x26>
 80033d4:	40013000 	.word	0x40013000
 80033d8:	40003800 	.word	0x40003800
 80033dc:	40003c00 	.word	0x40003c00
 80033e0:	40023800 	.word	0x40023800
 80033e4:	40020000 	.word	0x40020000
 80033e8:	40020400 	.word	0x40020400
 80033ec:	40020800 	.word	0x40020800

080033f0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033f0:	b510      	push	{r4, lr}
 80033f2:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM3)
 80033f4:	6803      	ldr	r3, [r0, #0]
 80033f6:	4a2b      	ldr	r2, [pc, #172]	@ (80034a4 <HAL_TIM_Base_MspInit+0xb4>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d007      	beq.n	800340c <HAL_TIM_Base_MspInit+0x1c>

    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 80033fc:	4a2a      	ldr	r2, [pc, #168]	@ (80034a8 <HAL_TIM_Base_MspInit+0xb8>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d035      	beq.n	800346e <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 8003402:	4a2a      	ldr	r2, [pc, #168]	@ (80034ac <HAL_TIM_Base_MspInit+0xbc>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d03f      	beq.n	8003488 <HAL_TIM_Base_MspInit+0x98>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003408:	b004      	add	sp, #16
 800340a:	bd10      	pop	{r4, pc}
 800340c:	4604      	mov	r4, r0
    __HAL_RCC_TIM3_CLK_ENABLE();
 800340e:	2300      	movs	r3, #0
 8003410:	9301      	str	r3, [sp, #4]
 8003412:	f502 320d 	add.w	r2, r2, #144384	@ 0x23400
 8003416:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8003418:	f041 0102 	orr.w	r1, r1, #2
 800341c:	6411      	str	r1, [r2, #64]	@ 0x40
 800341e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003420:	f002 0202 	and.w	r2, r2, #2
 8003424:	9201      	str	r2, [sp, #4]
 8003426:	9a01      	ldr	r2, [sp, #4]
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 8003428:	4821      	ldr	r0, [pc, #132]	@ (80034b0 <HAL_TIM_Base_MspInit+0xc0>)
 800342a:	4a22      	ldr	r2, [pc, #136]	@ (80034b4 <HAL_TIM_Base_MspInit+0xc4>)
 800342c:	6002      	str	r2, [r0, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 800342e:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8003432:	6042      	str	r2, [r0, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003434:	2240      	movs	r2, #64	@ 0x40
 8003436:	6082      	str	r2, [r0, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8003438:	60c3      	str	r3, [r0, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 800343a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800343e:	6102      	str	r2, [r0, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003440:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003444:	6142      	str	r2, [r0, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003446:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800344a:	6182      	str	r2, [r0, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 800344c:	61c3      	str	r3, [r0, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800344e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003452:	6202      	str	r2, [r0, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003454:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8003456:	f7fe fd39 	bl	8001ecc <HAL_DMA_Init>
 800345a:	b928      	cbnz	r0, 8003468 <HAL_TIM_Base_MspInit+0x78>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 800345c:	4b14      	ldr	r3, [pc, #80]	@ (80034b0 <HAL_TIM_Base_MspInit+0xc0>)
 800345e:	6263      	str	r3, [r4, #36]	@ 0x24
 8003460:	639c      	str	r4, [r3, #56]	@ 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8003462:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003464:	639c      	str	r4, [r3, #56]	@ 0x38
 8003466:	e7cf      	b.n	8003408 <HAL_TIM_Base_MspInit+0x18>
      Error_Handler();
 8003468:	f7fd febe 	bl	80011e8 <Error_Handler>
 800346c:	e7f6      	b.n	800345c <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800346e:	2300      	movs	r3, #0
 8003470:	9302      	str	r3, [sp, #8]
 8003472:	4b11      	ldr	r3, [pc, #68]	@ (80034b8 <HAL_TIM_Base_MspInit+0xc8>)
 8003474:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003476:	f042 0204 	orr.w	r2, r2, #4
 800347a:	641a      	str	r2, [r3, #64]	@ 0x40
 800347c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347e:	f003 0304 	and.w	r3, r3, #4
 8003482:	9302      	str	r3, [sp, #8]
 8003484:	9b02      	ldr	r3, [sp, #8]
 8003486:	e7bf      	b.n	8003408 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003488:	2300      	movs	r3, #0
 800348a:	9303      	str	r3, [sp, #12]
 800348c:	4b0a      	ldr	r3, [pc, #40]	@ (80034b8 <HAL_TIM_Base_MspInit+0xc8>)
 800348e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003490:	f042 0208 	orr.w	r2, r2, #8
 8003494:	641a      	str	r2, [r3, #64]	@ 0x40
 8003496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003498:	f003 0308 	and.w	r3, r3, #8
 800349c:	9303      	str	r3, [sp, #12]
 800349e:	9b03      	ldr	r3, [sp, #12]
}
 80034a0:	e7b2      	b.n	8003408 <HAL_TIM_Base_MspInit+0x18>
 80034a2:	bf00      	nop
 80034a4:	40000400 	.word	0x40000400
 80034a8:	40000800 	.word	0x40000800
 80034ac:	40000c00 	.word	0x40000c00
 80034b0:	200001f4 	.word	0x200001f4
 80034b4:	40026070 	.word	0x40026070
 80034b8:	40023800 	.word	0x40023800

080034bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80034bc:	b500      	push	{lr}
 80034be:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c0:	2300      	movs	r3, #0
 80034c2:	9303      	str	r3, [sp, #12]
 80034c4:	9304      	str	r3, [sp, #16]
 80034c6:	9305      	str	r3, [sp, #20]
 80034c8:	9306      	str	r3, [sp, #24]
 80034ca:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM3)
 80034cc:	6803      	ldr	r3, [r0, #0]
 80034ce:	4a27      	ldr	r2, [pc, #156]	@ (800356c <HAL_TIM_MspPostInit+0xb0>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d008      	beq.n	80034e6 <HAL_TIM_MspPostInit+0x2a>

    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 80034d4:	4a26      	ldr	r2, [pc, #152]	@ (8003570 <HAL_TIM_MspPostInit+0xb4>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d01b      	beq.n	8003512 <HAL_TIM_MspPostInit+0x56>

    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }
  else if(htim->Instance==TIM5)
 80034da:	4a26      	ldr	r2, [pc, #152]	@ (8003574 <HAL_TIM_MspPostInit+0xb8>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d02f      	beq.n	8003540 <HAL_TIM_MspPostInit+0x84>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80034e0:	b009      	add	sp, #36	@ 0x24
 80034e2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034e6:	2300      	movs	r3, #0
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	4b23      	ldr	r3, [pc, #140]	@ (8003578 <HAL_TIM_MspPostInit+0xbc>)
 80034ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034ee:	f042 0202 	orr.w	r2, r2, #2
 80034f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80034f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	9300      	str	r3, [sp, #0]
 80034fc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = LED_Pin;
 80034fe:	2310      	movs	r3, #16
 8003500:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003502:	2302      	movs	r3, #2
 8003504:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003506:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8003508:	a903      	add	r1, sp, #12
 800350a:	481c      	ldr	r0, [pc, #112]	@ (800357c <HAL_TIM_MspPostInit+0xc0>)
 800350c:	f7fe fe32 	bl	8002174 <HAL_GPIO_Init>
 8003510:	e7e6      	b.n	80034e0 <HAL_TIM_MspPostInit+0x24>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003512:	2300      	movs	r3, #0
 8003514:	9301      	str	r3, [sp, #4]
 8003516:	4b18      	ldr	r3, [pc, #96]	@ (8003578 <HAL_TIM_MspPostInit+0xbc>)
 8003518:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800351a:	f042 0202 	orr.w	r2, r2, #2
 800351e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	9301      	str	r3, [sp, #4]
 8003528:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SERVO5_Pin|SERVO6_Pin;
 800352a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800352e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003530:	2302      	movs	r3, #2
 8003532:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003534:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003536:	a903      	add	r1, sp, #12
 8003538:	4810      	ldr	r0, [pc, #64]	@ (800357c <HAL_TIM_MspPostInit+0xc0>)
 800353a:	f7fe fe1b 	bl	8002174 <HAL_GPIO_Init>
 800353e:	e7cf      	b.n	80034e0 <HAL_TIM_MspPostInit+0x24>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003540:	2300      	movs	r3, #0
 8003542:	9302      	str	r3, [sp, #8]
 8003544:	4b0c      	ldr	r3, [pc, #48]	@ (8003578 <HAL_TIM_MspPostInit+0xbc>)
 8003546:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003548:	f042 0201 	orr.w	r2, r2, #1
 800354c:	631a      	str	r2, [r3, #48]	@ 0x30
 800354e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	9302      	str	r3, [sp, #8]
 8003556:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin|SERVO3_Pin|SERVO4_Pin;
 8003558:	230f      	movs	r3, #15
 800355a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800355c:	2302      	movs	r3, #2
 800355e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003560:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003562:	a903      	add	r1, sp, #12
 8003564:	4806      	ldr	r0, [pc, #24]	@ (8003580 <HAL_TIM_MspPostInit+0xc4>)
 8003566:	f7fe fe05 	bl	8002174 <HAL_GPIO_Init>
}
 800356a:	e7b9      	b.n	80034e0 <HAL_TIM_MspPostInit+0x24>
 800356c:	40000400 	.word	0x40000400
 8003570:	40000800 	.word	0x40000800
 8003574:	40000c00 	.word	0x40000c00
 8003578:	40023800 	.word	0x40023800
 800357c:	40020400 	.word	0x40020400
 8003580:	40020000 	.word	0x40020000

08003584 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003584:	b500      	push	{lr}
 8003586:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003588:	2300      	movs	r3, #0
 800358a:	9303      	str	r3, [sp, #12]
 800358c:	9304      	str	r3, [sp, #16]
 800358e:	9305      	str	r3, [sp, #20]
 8003590:	9306      	str	r3, [sp, #24]
 8003592:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 8003594:	6802      	ldr	r2, [r0, #0]
 8003596:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800359a:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 800359e:	429a      	cmp	r2, r3
 80035a0:	d002      	beq.n	80035a8 <HAL_UART_MspInit+0x24>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80035a2:	b009      	add	sp, #36	@ 0x24
 80035a4:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 80035a8:	2100      	movs	r1, #0
 80035aa:	9101      	str	r1, [sp, #4]
 80035ac:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 80035b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035b2:	f042 0210 	orr.w	r2, r2, #16
 80035b6:	645a      	str	r2, [r3, #68]	@ 0x44
 80035b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035ba:	f002 0210 	and.w	r2, r2, #16
 80035be:	9201      	str	r2, [sp, #4]
 80035c0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035c2:	9102      	str	r1, [sp, #8]
 80035c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035c6:	f042 0201 	orr.w	r2, r2, #1
 80035ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80035cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	9302      	str	r3, [sp, #8]
 80035d4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 80035d6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80035da:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035dc:	2302      	movs	r3, #2
 80035de:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035e0:	2303      	movs	r3, #3
 80035e2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80035e4:	2307      	movs	r3, #7
 80035e6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035e8:	a903      	add	r1, sp, #12
 80035ea:	4802      	ldr	r0, [pc, #8]	@ (80035f4 <HAL_UART_MspInit+0x70>)
 80035ec:	f7fe fdc2 	bl	8002174 <HAL_GPIO_Init>
}
 80035f0:	e7d7      	b.n	80035a2 <HAL_UART_MspInit+0x1e>
 80035f2:	bf00      	nop
 80035f4:	40020000 	.word	0x40020000

080035f8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80035f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80035fc:	b083      	sub	sp, #12
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035fe:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8003602:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8003606:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800360a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800360c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360e:	429a      	cmp	r2, r3
 8003610:	d854      	bhi.n	80036bc <PCD_WriteEmptyTxFifo+0xc4>
 8003612:	4607      	mov	r7, r0
 8003614:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8003616:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 8003618:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 800361c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003620:	69d2      	ldr	r2, [r2, #28]
 8003622:	429a      	cmp	r2, r3
 8003624:	d300      	bcc.n	8003628 <PCD_WriteEmptyTxFifo+0x30>
  len = ep->xfer_len - ep->xfer_count;
 8003626:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8003628:	f102 0903 	add.w	r9, r2, #3
 800362c:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003630:	e015      	b.n	800365e <PCD_WriteEmptyTxFifo+0x66>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8003632:	f106 0903 	add.w	r9, r6, #3
 8003636:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
                          (uint8_t)hpcd->Init.dma_enable);
 800363a:	79bb      	ldrb	r3, [r7, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800363c:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 8003640:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8003644:	6a29      	ldr	r1, [r5, #32]
 8003646:	9300      	str	r3, [sp, #0]
 8003648:	b2b3      	uxth	r3, r6
 800364a:	b2e2      	uxtb	r2, r4
 800364c:	4640      	mov	r0, r8
 800364e:	f002 fec6 	bl	80063de <USB_WritePacket>

    ep->xfer_buff  += len;
 8003652:	6a2b      	ldr	r3, [r5, #32]
 8003654:	4433      	add	r3, r6
 8003656:	622b      	str	r3, [r5, #32]
    ep->xfer_count += len;
 8003658:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800365a:	4433      	add	r3, r6
 800365c:	62ab      	str	r3, [r5, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800365e:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 8003662:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800366a:	454b      	cmp	r3, r9
 800366c:	d312      	bcc.n	8003694 <PCD_WriteEmptyTxFifo+0x9c>
 800366e:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8003672:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8003676:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800367a:	429a      	cmp	r2, r3
 800367c:	d20a      	bcs.n	8003694 <PCD_WriteEmptyTxFifo+0x9c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800367e:	b14b      	cbz	r3, 8003694 <PCD_WriteEmptyTxFifo+0x9c>
    len = ep->xfer_len - ep->xfer_count;
 8003680:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 8003682:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 8003686:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 800368a:	69d6      	ldr	r6, [r2, #28]
 800368c:	429e      	cmp	r6, r3
 800368e:	d3d0      	bcc.n	8003632 <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 8003690:	461e      	mov	r6, r3
 8003692:	e7ce      	b.n	8003632 <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003694:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8003698:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 800369c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800369e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d80f      	bhi.n	80036c4 <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80036a4:	f004 040f 	and.w	r4, r4, #15
 80036a8:	2201      	movs	r2, #1
 80036aa:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80036ac:	f8d8 3834 	ldr.w	r3, [r8, #2100]	@ 0x834
 80036b0:	ea23 0302 	bic.w	r3, r3, r2
 80036b4:	f8c8 3834 	str.w	r3, [r8, #2100]	@ 0x834
  }

  return HAL_OK;
 80036b8:	2000      	movs	r0, #0
 80036ba:	e000      	b.n	80036be <PCD_WriteEmptyTxFifo+0xc6>
    return HAL_ERROR;
 80036bc:	2001      	movs	r0, #1
}
 80036be:	b003      	add	sp, #12
 80036c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 80036c4:	2000      	movs	r0, #0
 80036c6:	e7fa      	b.n	80036be <PCD_WriteEmptyTxFifo+0xc6>

080036c8 <HAL_PCD_Init>:
{
 80036c8:	b530      	push	{r4, r5, lr}
 80036ca:	b083      	sub	sp, #12
  if (hpcd == NULL)
 80036cc:	2800      	cmp	r0, #0
 80036ce:	d07a      	beq.n	80037c6 <HAL_PCD_Init+0xfe>
 80036d0:	4604      	mov	r4, r0
  USBx = hpcd->Instance;
 80036d2:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 80036d4:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 80036d8:	b1c3      	cbz	r3, 800370c <HAL_PCD_Init+0x44>
  hpcd->State = HAL_PCD_STATE_BUSY;
 80036da:	2303      	movs	r3, #3
 80036dc:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (USBx == USB_OTG_FS)
 80036e0:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
 80036e4:	d017      	beq.n	8003716 <HAL_PCD_Init+0x4e>
  __HAL_PCD_DISABLE(hpcd);
 80036e6:	6820      	ldr	r0, [r4, #0]
 80036e8:	f002 fc2a 	bl	8005f40 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036ec:	7c23      	ldrb	r3, [r4, #16]
 80036ee:	f88d 3000 	strb.w	r3, [sp]
 80036f2:	1d23      	adds	r3, r4, #4
 80036f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036f6:	6820      	ldr	r0, [r4, #0]
 80036f8:	f002 fb60 	bl	8005dbc <USB_CoreInit>
 80036fc:	b170      	cbz	r0, 800371c <HAL_PCD_Init+0x54>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036fe:	2302      	movs	r3, #2
 8003700:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8003704:	2501      	movs	r5, #1
}
 8003706:	4628      	mov	r0, r5
 8003708:	b003      	add	sp, #12
 800370a:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800370c:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 8003710:	f003 f91e 	bl	8006950 <HAL_PCD_MspInit>
 8003714:	e7e1      	b.n	80036da <HAL_PCD_Init+0x12>
    hpcd->Init.dma_enable = 0U;
 8003716:	2300      	movs	r3, #0
 8003718:	71a3      	strb	r3, [r4, #6]
 800371a:	e7e4      	b.n	80036e6 <HAL_PCD_Init+0x1e>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800371c:	2100      	movs	r1, #0
 800371e:	6820      	ldr	r0, [r4, #0]
 8003720:	f003 f873 	bl	800680a <USB_SetCurrentMode>
 8003724:	4602      	mov	r2, r0
 8003726:	b9b8      	cbnz	r0, 8003758 <HAL_PCD_Init+0x90>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003728:	4603      	mov	r3, r0
 800372a:	7920      	ldrb	r0, [r4, #4]
 800372c:	4298      	cmp	r0, r3
 800372e:	d918      	bls.n	8003762 <HAL_PCD_Init+0x9a>
    hpcd->IN_ep[i].is_in = 1U;
 8003730:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8003734:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8003738:	2001      	movs	r0, #1
 800373a:	7548      	strb	r0, [r1, #21]
    hpcd->IN_ep[i].num = i;
 800373c:	750b      	strb	r3, [r1, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800373e:	85cb      	strh	r3, [r1, #46]	@ 0x2e
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003740:	2000      	movs	r0, #0
 8003742:	7608      	strb	r0, [r1, #24]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003744:	61c8      	str	r0, [r1, #28]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003746:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003748:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 800374c:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8003750:	6248      	str	r0, [r1, #36]	@ 0x24
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003752:	3301      	adds	r3, #1
 8003754:	b2db      	uxtb	r3, r3
 8003756:	e7e8      	b.n	800372a <HAL_PCD_Init+0x62>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003758:	2302      	movs	r3, #2
 800375a:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 800375e:	2501      	movs	r5, #1
 8003760:	e7d1      	b.n	8003706 <HAL_PCD_Init+0x3e>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003762:	4290      	cmp	r0, r2
 8003764:	d917      	bls.n	8003796 <HAL_PCD_Init+0xce>
    hpcd->OUT_ep[i].is_in = 0U;
 8003766:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 800376a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800376e:	2100      	movs	r1, #0
 8003770:	f883 1255 	strb.w	r1, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].num = i;
 8003774:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003778:	f883 1258 	strb.w	r1, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].maxpacket = 0U;
 800377c:	f8c3 125c 	str.w	r1, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003780:	f8c3 1260 	str.w	r1, [r3, #608]	@ 0x260
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003784:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8003788:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800378c:	f8c3 1264 	str.w	r1, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003790:	3201      	adds	r2, #1
 8003792:	b2d2      	uxtb	r2, r2
 8003794:	e7e5      	b.n	8003762 <HAL_PCD_Init+0x9a>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003796:	7c23      	ldrb	r3, [r4, #16]
 8003798:	f88d 3000 	strb.w	r3, [sp]
 800379c:	1d23      	adds	r3, r4, #4
 800379e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037a0:	6820      	ldr	r0, [r4, #0]
 80037a2:	f002 fc23 	bl	8005fec <USB_DevInit>
 80037a6:	4605      	mov	r5, r0
 80037a8:	b120      	cbz	r0, 80037b4 <HAL_PCD_Init+0xec>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037aa:	2302      	movs	r3, #2
 80037ac:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 80037b0:	2501      	movs	r5, #1
 80037b2:	e7a8      	b.n	8003706 <HAL_PCD_Init+0x3e>
  hpcd->USB_Address = 0U;
 80037b4:	2300      	movs	r3, #0
 80037b6:	7463      	strb	r3, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80037b8:	2301      	movs	r3, #1
 80037ba:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 80037be:	6820      	ldr	r0, [r4, #0]
 80037c0:	f002 ffe2 	bl	8006788 <USB_DevDisconnect>
  return HAL_OK;
 80037c4:	e79f      	b.n	8003706 <HAL_PCD_Init+0x3e>
    return HAL_ERROR;
 80037c6:	2501      	movs	r5, #1
 80037c8:	e79d      	b.n	8003706 <HAL_PCD_Init+0x3e>

080037ca <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037ca:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hpcd);
 80037cc:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 80037d0:	2a01      	cmp	r2, #1
 80037d2:	d01a      	beq.n	800380a <HAL_PCD_Start+0x40>
{
 80037d4:	b510      	push	{r4, lr}
 80037d6:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80037d8:	2201      	movs	r2, #1
 80037da:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80037de:	68da      	ldr	r2, [r3, #12]
 80037e0:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80037e4:	d002      	beq.n	80037ec <HAL_PCD_Start+0x22>
      (hpcd->Init.battery_charging_enable == 1U))
 80037e6:	7b42      	ldrb	r2, [r0, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80037e8:	2a01      	cmp	r2, #1
 80037ea:	d009      	beq.n	8003800 <HAL_PCD_Start+0x36>
  __HAL_PCD_ENABLE(hpcd);
 80037ec:	6820      	ldr	r0, [r4, #0]
 80037ee:	f002 fba1 	bl	8005f34 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80037f2:	6820      	ldr	r0, [r4, #0]
 80037f4:	f002 ffba 	bl	800676c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80037f8:	2000      	movs	r0, #0
 80037fa:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 80037fe:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003800:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003802:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003806:	639a      	str	r2, [r3, #56]	@ 0x38
 8003808:	e7f0      	b.n	80037ec <HAL_PCD_Start+0x22>
  __HAL_LOCK(hpcd);
 800380a:	2002      	movs	r0, #2
}
 800380c:	4770      	bx	lr
	...

08003810 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003810:	b570      	push	{r4, r5, r6, lr}
 8003812:	4604      	mov	r4, r0
 8003814:	460d      	mov	r5, r1
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003816:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003818:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800381a:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 800381e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003822:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003824:	79a1      	ldrb	r1, [r4, #6]
 8003826:	2901      	cmp	r1, #1
 8003828:	d011      	beq.n	800384e <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800382a:	4938      	ldr	r1, [pc, #224]	@ (800390c <PCD_EP_OutXfrComplete_int+0xfc>)
 800382c:	428e      	cmp	r6, r1
 800382e:	d056      	beq.n	80038de <PCD_EP_OutXfrComplete_int+0xce>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003830:	b93d      	cbnz	r5, 8003842 <PCD_EP_OutXfrComplete_int+0x32>
 8003832:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8003836:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800383a:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 800383e:	2b00      	cmp	r3, #0
 8003840:	d05e      	beq.n	8003900 <PCD_EP_OutXfrComplete_int+0xf0>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003842:	b2e9      	uxtb	r1, r5
 8003844:	4620      	mov	r0, r4
 8003846:	f003 f8cf 	bl	80069e8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 800384a:	2000      	movs	r0, #0
 800384c:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800384e:	f012 0f08 	tst.w	r2, #8
 8003852:	d009      	beq.n	8003868 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003854:	492e      	ldr	r1, [pc, #184]	@ (8003910 <PCD_EP_OutXfrComplete_int+0x100>)
 8003856:	428e      	cmp	r6, r1
 8003858:	d9f7      	bls.n	800384a <PCD_EP_OutXfrComplete_int+0x3a>
 800385a:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 800385e:	d0f4      	beq.n	800384a <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003860:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003864:	609a      	str	r2, [r3, #8]
 8003866:	e7f0      	b.n	800384a <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003868:	f012 0f20 	tst.w	r2, #32
 800386c:	d002      	beq.n	8003874 <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800386e:	2220      	movs	r2, #32
 8003870:	609a      	str	r2, [r3, #8]
 8003872:	e7ea      	b.n	800384a <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003874:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8003878:	d1e7      	bne.n	800384a <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800387a:	4925      	ldr	r1, [pc, #148]	@ (8003910 <PCD_EP_OutXfrComplete_int+0x100>)
 800387c:	428e      	cmp	r6, r1
 800387e:	d906      	bls.n	800388e <PCD_EP_OutXfrComplete_int+0x7e>
 8003880:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8003884:	d003      	beq.n	800388e <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003886:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800388a:	609a      	str	r2, [r3, #8]
 800388c:	e7dd      	b.n	800384a <PCD_EP_OutXfrComplete_int+0x3a>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800388e:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8003892:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8003896:	f8d2 1274 	ldr.w	r1, [r2, #628]	@ 0x274
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038a0:	1acb      	subs	r3, r1, r3
 80038a2:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        if (epnum == 0U)
 80038a6:	b97d      	cbnz	r5, 80038c8 <PCD_EP_OutXfrComplete_int+0xb8>
          if (ep->xfer_len == 0U)
 80038a8:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 80038ac:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80038b0:	f8d2 2264 	ldr.w	r2, [r2, #612]	@ 0x264
 80038b4:	b16a      	cbz	r2, 80038d2 <PCD_EP_OutXfrComplete_int+0xc2>
            ep->xfer_buff += ep->xfer_count;
 80038b6:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 80038ba:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80038be:	f8d2 1260 	ldr.w	r1, [r2, #608]	@ 0x260
 80038c2:	4419      	add	r1, r3
 80038c4:	f8c2 1260 	str.w	r1, [r2, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80038c8:	b2e9      	uxtb	r1, r5
 80038ca:	4620      	mov	r0, r4
 80038cc:	f003 f88c 	bl	80069e8 <HAL_PCD_DataOutStageCallback>
 80038d0:	e7bb      	b.n	800384a <PCD_EP_OutXfrComplete_int+0x3a>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80038d2:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80038d6:	2101      	movs	r1, #1
 80038d8:	f002 ffd6 	bl	8006888 <USB_EP0_OutStart>
 80038dc:	e7f4      	b.n	80038c8 <PCD_EP_OutXfrComplete_int+0xb8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80038de:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80038e2:	d003      	beq.n	80038ec <PCD_EP_OutXfrComplete_int+0xdc>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80038e4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80038e8:	609a      	str	r2, [r3, #8]
 80038ea:	e7ae      	b.n	800384a <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80038ec:	f012 0f20 	tst.w	r2, #32
 80038f0:	d001      	beq.n	80038f6 <PCD_EP_OutXfrComplete_int+0xe6>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80038f2:	2220      	movs	r2, #32
 80038f4:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80038f6:	b2e9      	uxtb	r1, r5
 80038f8:	4620      	mov	r0, r4
 80038fa:	f003 f875 	bl	80069e8 <HAL_PCD_DataOutStageCallback>
 80038fe:	e7a4      	b.n	800384a <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003900:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8003904:	2100      	movs	r1, #0
 8003906:	f002 ffbf 	bl	8006888 <USB_EP0_OutStart>
 800390a:	e79a      	b.n	8003842 <PCD_EP_OutXfrComplete_int+0x32>
 800390c:	4f54310a 	.word	0x4f54310a
 8003910:	4f54300a 	.word	0x4f54300a

08003914 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003914:	b538      	push	{r3, r4, r5, lr}
 8003916:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003918:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800391a:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800391c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8003920:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	@ 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003924:	4a0e      	ldr	r2, [pc, #56]	@ (8003960 <PCD_EP_OutSetupPacket_int+0x4c>)
 8003926:	4295      	cmp	r5, r2
 8003928:	d907      	bls.n	800393a <PCD_EP_OutSetupPacket_int+0x26>
 800392a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800392e:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8003932:	d002      	beq.n	800393a <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003934:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003938:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800393a:	4620      	mov	r0, r4
 800393c:	f003 f84c 	bl	80069d8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003940:	4b07      	ldr	r3, [pc, #28]	@ (8003960 <PCD_EP_OutSetupPacket_int+0x4c>)
 8003942:	429d      	cmp	r5, r3
 8003944:	d902      	bls.n	800394c <PCD_EP_OutSetupPacket_int+0x38>
 8003946:	79a3      	ldrb	r3, [r4, #6]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d001      	beq.n	8003950 <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 800394c:	2000      	movs	r0, #0
 800394e:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003950:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8003954:	2101      	movs	r1, #1
 8003956:	6820      	ldr	r0, [r4, #0]
 8003958:	f002 ff96 	bl	8006888 <USB_EP0_OutStart>
 800395c:	e7f6      	b.n	800394c <PCD_EP_OutSetupPacket_int+0x38>
 800395e:	bf00      	nop
 8003960:	4f54300a 	.word	0x4f54300a

08003964 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8003964:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8003968:	2b01      	cmp	r3, #1
 800396a:	d00c      	beq.n	8003986 <HAL_PCD_SetAddress+0x22>
{
 800396c:	b510      	push	{r4, lr}
 800396e:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8003970:	2301      	movs	r3, #1
 8003972:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003976:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003978:	6800      	ldr	r0, [r0, #0]
 800397a:	f002 fee7 	bl	800674c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800397e:	2000      	movs	r0, #0
 8003980:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8003984:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8003986:	2002      	movs	r0, #2
}
 8003988:	4770      	bx	lr

0800398a <HAL_PCD_EP_Open>:
{
 800398a:	b538      	push	{r3, r4, r5, lr}
 800398c:	4605      	mov	r5, r0
 800398e:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8003990:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8003994:	d12b      	bne.n	80039ee <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003996:	f001 0e0f 	and.w	lr, r1, #15
 800399a:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 800399e:	00a4      	lsls	r4, r4, #2
 80039a0:	f504 7414 	add.w	r4, r4, #592	@ 0x250
 80039a4:	4404      	add	r4, r0
 80039a6:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 80039a8:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 80039ac:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80039b0:	2000      	movs	r0, #0
 80039b2:	f88e 0255 	strb.w	r0, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 80039b6:	f00c 0c0f 	and.w	ip, ip, #15
 80039ba:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80039be:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80039c2:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 80039c4:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 80039c6:	784a      	ldrb	r2, [r1, #1]
 80039c8:	b10a      	cbz	r2, 80039ce <HAL_PCD_EP_Open+0x44>
    ep->tx_fifo_num = ep->num;
 80039ca:	f8a1 c01a 	strh.w	ip, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d01c      	beq.n	8003a0c <HAL_PCD_EP_Open+0x82>
  __HAL_LOCK(hpcd);
 80039d2:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d01b      	beq.n	8003a12 <HAL_PCD_EP_Open+0x88>
 80039da:	2301      	movs	r3, #1
 80039dc:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80039e0:	6828      	ldr	r0, [r5, #0]
 80039e2:	f002 fbe0 	bl	80061a6 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80039e6:	2000      	movs	r0, #0
 80039e8:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494
}
 80039ec:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039ee:	f001 000f 	and.w	r0, r1, #15
 80039f2:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
 80039f6:	0089      	lsls	r1, r1, #2
 80039f8:	3110      	adds	r1, #16
 80039fa:	4429      	add	r1, r5
 80039fc:	3104      	adds	r1, #4
    ep->is_in = 1U;
 80039fe:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8003a02:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8003a06:	2401      	movs	r4, #1
 8003a08:	7544      	strb	r4, [r0, #21]
 8003a0a:	e7d4      	b.n	80039b6 <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	714b      	strb	r3, [r1, #5]
 8003a10:	e7df      	b.n	80039d2 <HAL_PCD_EP_Open+0x48>
  __HAL_LOCK(hpcd);
 8003a12:	2002      	movs	r0, #2
 8003a14:	e7ea      	b.n	80039ec <HAL_PCD_EP_Open+0x62>

08003a16 <HAL_PCD_EP_Close>:
{
 8003a16:	b510      	push	{r4, lr}
 8003a18:	4604      	mov	r4, r0
 8003a1a:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8003a1c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8003a20:	d120      	bne.n	8003a64 <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a22:	f001 000f 	and.w	r0, r1, #15
 8003a26:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003a30:	4423      	add	r3, r4
 8003a32:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 8003a34:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8003a38:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	f880 3255 	strb.w	r3, [r0, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a42:	f002 020f 	and.w	r2, r2, #15
 8003a46:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8003a48:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d018      	beq.n	8003a82 <HAL_PCD_EP_Close+0x6c>
 8003a50:	2301      	movs	r3, #1
 8003a52:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003a56:	6820      	ldr	r0, [r4, #0]
 8003a58:	f002 fbf2 	bl	8006240 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003a5c:	2000      	movs	r0, #0
 8003a5e:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8003a62:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a64:	f001 000f 	and.w	r0, r1, #15
 8003a68:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	3310      	adds	r3, #16
 8003a70:	4423      	add	r3, r4
 8003a72:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 8003a74:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8003a78:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	7543      	strb	r3, [r0, #21]
 8003a80:	e7df      	b.n	8003a42 <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 8003a82:	2002      	movs	r0, #2
 8003a84:	e7ed      	b.n	8003a62 <HAL_PCD_EP_Close+0x4c>

08003a86 <HAL_PCD_EP_Receive>:
{
 8003a86:	b510      	push	{r4, lr}
 8003a88:	4614      	mov	r4, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a8a:	f001 0c0f 	and.w	ip, r1, #15
 8003a8e:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8003a92:	0089      	lsls	r1, r1, #2
 8003a94:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8003a98:	4401      	add	r1, r0
 8003a9a:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8003a9c:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8003aa0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8003aa4:	f8ce 2260 	str.w	r2, [lr, #608]	@ 0x260
  ep->xfer_len = len;
 8003aa8:	f8ce 3264 	str.w	r3, [lr, #612]	@ 0x264
  ep->xfer_count = 0U;
 8003aac:	2300      	movs	r3, #0
 8003aae:	f8ce 3268 	str.w	r3, [lr, #616]	@ 0x268
  ep->is_in = 0U;
 8003ab2:	f88e 3255 	strb.w	r3, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ab6:	f88e c254 	strb.w	ip, [lr, #596]	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
 8003aba:	7982      	ldrb	r2, [r0, #6]
 8003abc:	2a01      	cmp	r2, #1
 8003abe:	d004      	beq.n	8003aca <HAL_PCD_EP_Receive+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003ac0:	6800      	ldr	r0, [r0, #0]
 8003ac2:	f002 fca3 	bl	800640c <USB_EPStartXfer>
}
 8003ac6:	2000      	movs	r0, #0
 8003ac8:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8003aca:	f8ce 4270 	str.w	r4, [lr, #624]	@ 0x270
 8003ace:	e7f7      	b.n	8003ac0 <HAL_PCD_EP_Receive+0x3a>

08003ad0 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003ad0:	f001 010f 	and.w	r1, r1, #15
 8003ad4:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8003ad8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8003adc:	f8d0 0268 	ldr.w	r0, [r0, #616]	@ 0x268
 8003ae0:	4770      	bx	lr

08003ae2 <HAL_PCD_EP_Transmit>:
{
 8003ae2:	b510      	push	{r4, lr}
 8003ae4:	4614      	mov	r4, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ae6:	f001 0c0f 	and.w	ip, r1, #15
 8003aea:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8003aee:	0089      	lsls	r1, r1, #2
 8003af0:	3110      	adds	r1, #16
 8003af2:	4401      	add	r1, r0
 8003af4:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8003af6:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8003afa:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8003afe:	f8ce 2020 	str.w	r2, [lr, #32]
  ep->xfer_len = len;
 8003b02:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  ep->xfer_count = 0U;
 8003b06:	2300      	movs	r3, #0
 8003b08:	f8ce 3028 	str.w	r3, [lr, #40]	@ 0x28
  ep->is_in = 1U;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	f88e 3015 	strb.w	r3, [lr, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b12:	f88e c014 	strb.w	ip, [lr, #20]
  if (hpcd->Init.dma_enable == 1U)
 8003b16:	7982      	ldrb	r2, [r0, #6]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d004      	beq.n	8003b26 <HAL_PCD_EP_Transmit+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003b1c:	6800      	ldr	r0, [r0, #0]
 8003b1e:	f002 fc75 	bl	800640c <USB_EPStartXfer>
}
 8003b22:	2000      	movs	r0, #0
 8003b24:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8003b26:	f8ce 4030 	str.w	r4, [lr, #48]	@ 0x30
 8003b2a:	e7f7      	b.n	8003b1c <HAL_PCD_EP_Transmit+0x3a>

08003b2c <HAL_PCD_EP_SetStall>:
{
 8003b2c:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003b2e:	f001 050f 	and.w	r5, r1, #15
 8003b32:	7902      	ldrb	r2, [r0, #4]
 8003b34:	42aa      	cmp	r2, r5
 8003b36:	d338      	bcc.n	8003baa <HAL_PCD_EP_SetStall+0x7e>
 8003b38:	4604      	mov	r4, r0
 8003b3a:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8003b3c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8003b40:	d11f      	bne.n	8003b82 <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 8003b42:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8003b46:	0089      	lsls	r1, r1, #2
 8003b48:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8003b4c:	4401      	add	r1, r0
 8003b4e:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8003b50:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8003b54:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b62:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8003b64:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d020      	beq.n	8003bae <HAL_PCD_EP_SetStall+0x82>
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003b72:	6820      	ldr	r0, [r4, #0]
 8003b74:	f002 fd8f 	bl	8006696 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b78:	b185      	cbz	r5, 8003b9c <HAL_PCD_EP_SetStall+0x70>
  __HAL_UNLOCK(hpcd);
 8003b7a:	2000      	movs	r0, #0
 8003b7c:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8003b80:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b82:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 8003b86:	0089      	lsls	r1, r1, #2
 8003b88:	3110      	adds	r1, #16
 8003b8a:	4401      	add	r1, r0
 8003b8c:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8003b8e:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8003b92:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003b96:	2201      	movs	r2, #1
 8003b98:	755a      	strb	r2, [r3, #21]
 8003b9a:	e7e0      	b.n	8003b5e <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003b9c:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8003ba0:	79a1      	ldrb	r1, [r4, #6]
 8003ba2:	6820      	ldr	r0, [r4, #0]
 8003ba4:	f002 fe70 	bl	8006888 <USB_EP0_OutStart>
 8003ba8:	e7e7      	b.n	8003b7a <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 8003baa:	2001      	movs	r0, #1
 8003bac:	e7e8      	b.n	8003b80 <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 8003bae:	2002      	movs	r0, #2
 8003bb0:	e7e6      	b.n	8003b80 <HAL_PCD_EP_SetStall+0x54>

08003bb2 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003bb2:	f001 030f 	and.w	r3, r1, #15
 8003bb6:	7902      	ldrb	r2, [r0, #4]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d330      	bcc.n	8003c1e <HAL_PCD_EP_ClrStall+0x6c>
{
 8003bbc:	b510      	push	{r4, lr}
 8003bbe:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8003bc0:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8003bc4:	d11e      	bne.n	8003c04 <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003bc6:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8003bca:	0089      	lsls	r1, r1, #2
 8003bcc:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8003bd0:	4401      	add	r1, r0
 8003bd2:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8003bd4:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8003bd8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003bdc:	2000      	movs	r0, #0
 8003bde:	f882 0255 	strb.w	r0, [r2, #597]	@ 0x255
  ep->is_stall = 0U;
 8003be2:	2200      	movs	r2, #0
 8003be4:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003be6:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8003be8:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d018      	beq.n	8003c22 <HAL_PCD_EP_ClrStall+0x70>
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003bf6:	6820      	ldr	r0, [r4, #0]
 8003bf8:	f002 fd7a 	bl	80066f0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003bfc:	2000      	movs	r0, #0
 8003bfe:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8003c02:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c04:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8003c08:	0089      	lsls	r1, r1, #2
 8003c0a:	3110      	adds	r1, #16
 8003c0c:	4401      	add	r1, r0
 8003c0e:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8003c10:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8003c14:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003c18:	2001      	movs	r0, #1
 8003c1a:	7550      	strb	r0, [r2, #21]
 8003c1c:	e7e1      	b.n	8003be2 <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 8003c1e:	2001      	movs	r0, #1
}
 8003c20:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8003c22:	2002      	movs	r0, #2
 8003c24:	e7ed      	b.n	8003c02 <HAL_PCD_EP_ClrStall+0x50>

08003c26 <HAL_PCD_EP_Abort>:
{
 8003c26:	b508      	push	{r3, lr}
  if ((0x80U & ep_addr) == 0x80U)
 8003c28:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8003c2c:	d10c      	bne.n	8003c48 <HAL_PCD_EP_Abort+0x22>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c2e:	f001 010f 	and.w	r1, r1, #15
 8003c32:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8003c36:	0089      	lsls	r1, r1, #2
 8003c38:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8003c3c:	4401      	add	r1, r0
 8003c3e:	3104      	adds	r1, #4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003c40:	6800      	ldr	r0, [r0, #0]
 8003c42:	f002 fb6d 	bl	8006320 <USB_EPStopXfer>
}
 8003c46:	bd08      	pop	{r3, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c48:	f001 010f 	and.w	r1, r1, #15
 8003c4c:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8003c50:	0089      	lsls	r1, r1, #2
 8003c52:	3110      	adds	r1, #16
 8003c54:	4401      	add	r1, r0
 8003c56:	3104      	adds	r1, #4
 8003c58:	e7f2      	b.n	8003c40 <HAL_PCD_EP_Abort+0x1a>

08003c5a <HAL_PCD_IRQHandler>:
{
 8003c5a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c62:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003c64:	4628      	mov	r0, r5
 8003c66:	f002 fdcc 	bl	8006802 <USB_GetMode>
 8003c6a:	b110      	cbz	r0, 8003c72 <HAL_PCD_IRQHandler+0x18>
}
 8003c6c:	b003      	add	sp, #12
 8003c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c72:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003c74:	6820      	ldr	r0, [r4, #0]
 8003c76:	f002 fd95 	bl	80067a4 <USB_ReadInterrupts>
 8003c7a:	2800      	cmp	r0, #0
 8003c7c:	d0f6      	beq.n	8003c6c <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003c7e:	f505 6700 	add.w	r7, r5, #2048	@ 0x800
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8003c88:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003c8c:	6820      	ldr	r0, [r4, #0]
 8003c8e:	f002 fd89 	bl	80067a4 <USB_ReadInterrupts>
 8003c92:	f010 0f02 	tst.w	r0, #2
 8003c96:	d004      	beq.n	8003ca2 <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003c98:	6822      	ldr	r2, [r4, #0]
 8003c9a:	6953      	ldr	r3, [r2, #20]
 8003c9c:	f003 0302 	and.w	r3, r3, #2
 8003ca0:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003ca2:	6820      	ldr	r0, [r4, #0]
 8003ca4:	f002 fd7e 	bl	80067a4 <USB_ReadInterrupts>
 8003ca8:	f010 0f10 	tst.w	r0, #16
 8003cac:	d015      	beq.n	8003cda <HAL_PCD_IRQHandler+0x80>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003cae:	6822      	ldr	r2, [r4, #0]
 8003cb0:	6993      	ldr	r3, [r2, #24]
 8003cb2:	f023 0310 	bic.w	r3, r3, #16
 8003cb6:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 8003cb8:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003cbc:	f008 090f 	and.w	r9, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003cc0:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 8003cc4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003cc8:	d04c      	beq.n	8003d64 <HAL_PCD_IRQHandler+0x10a>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003cca:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003cce:	d06f      	beq.n	8003db0 <HAL_PCD_IRQHandler+0x156>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003cd0:	6822      	ldr	r2, [r4, #0]
 8003cd2:	6993      	ldr	r3, [r2, #24]
 8003cd4:	f043 0310 	orr.w	r3, r3, #16
 8003cd8:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003cda:	6820      	ldr	r0, [r4, #0]
 8003cdc:	f002 fd62 	bl	80067a4 <USB_ReadInterrupts>
 8003ce0:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
 8003ce4:	d176      	bne.n	8003dd4 <HAL_PCD_IRQHandler+0x17a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003ce6:	6820      	ldr	r0, [r4, #0]
 8003ce8:	f002 fd5c 	bl	80067a4 <USB_ReadInterrupts>
 8003cec:	f410 2f80 	tst.w	r0, #262144	@ 0x40000
 8003cf0:	f040 80e0 	bne.w	8003eb4 <HAL_PCD_IRQHandler+0x25a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003cf4:	6820      	ldr	r0, [r4, #0]
 8003cf6:	f002 fd55 	bl	80067a4 <USB_ReadInterrupts>
 8003cfa:	2800      	cmp	r0, #0
 8003cfc:	f2c0 8161 	blt.w	8003fc2 <HAL_PCD_IRQHandler+0x368>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003d00:	6820      	ldr	r0, [r4, #0]
 8003d02:	f002 fd4f 	bl	80067a4 <USB_ReadInterrupts>
 8003d06:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 8003d0a:	d009      	beq.n	8003d20 <HAL_PCD_IRQHandler+0xc6>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	f013 0f01 	tst.w	r3, #1
 8003d12:	f040 816e 	bne.w	8003ff2 <HAL_PCD_IRQHandler+0x398>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003d16:	6822      	ldr	r2, [r4, #0]
 8003d18:	6953      	ldr	r3, [r2, #20]
 8003d1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d1e:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003d20:	6820      	ldr	r0, [r4, #0]
 8003d22:	f002 fd3f 	bl	80067a4 <USB_ReadInterrupts>
 8003d26:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 8003d2a:	f040 8166 	bne.w	8003ffa <HAL_PCD_IRQHandler+0x3a0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003d2e:	6820      	ldr	r0, [r4, #0]
 8003d30:	f002 fd38 	bl	80067a4 <USB_ReadInterrupts>
 8003d34:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 8003d38:	f040 81b3 	bne.w	80040a2 <HAL_PCD_IRQHandler+0x448>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003d3c:	6820      	ldr	r0, [r4, #0]
 8003d3e:	f002 fd31 	bl	80067a4 <USB_ReadInterrupts>
 8003d42:	f010 0f08 	tst.w	r0, #8
 8003d46:	f040 81c4 	bne.w	80040d2 <HAL_PCD_IRQHandler+0x478>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003d4a:	6820      	ldr	r0, [r4, #0]
 8003d4c:	f002 fd2a 	bl	80067a4 <USB_ReadInterrupts>
 8003d50:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8003d54:	f000 81d7 	beq.w	8004106 <HAL_PCD_IRQHandler+0x4ac>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003d58:	69ab      	ldr	r3, [r5, #24]
 8003d5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d5e:	61ab      	str	r3, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d60:	2601      	movs	r6, #1
 8003d62:	e1c0      	b.n	80040e6 <HAL_PCD_IRQHandler+0x48c>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003d64:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003d68:	ea18 0f03 	tst.w	r8, r3
 8003d6c:	d0b0      	beq.n	8003cd0 <HAL_PCD_IRQHandler+0x76>
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003d6e:	ea4f 1a18 	mov.w	sl, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003d72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d76:	9301      	str	r3, [sp, #4]
 8003d78:	eb09 0bc9 	add.w	fp, r9, r9, lsl #3
 8003d7c:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 8003d80:	f3c8 120a 	ubfx	r2, r8, #4, #11
 8003d84:	f8db 1260 	ldr.w	r1, [fp, #608]	@ 0x260
 8003d88:	4628      	mov	r0, r5
 8003d8a:	f002 fc61 	bl	8006650 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d8e:	f8db 3260 	ldr.w	r3, [fp, #608]	@ 0x260
 8003d92:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
 8003d96:	4453      	add	r3, sl
 8003d98:	f8cb 3260 	str.w	r3, [fp, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d9c:	f8db 3268 	ldr.w	r3, [fp, #616]	@ 0x268
 8003da0:	9a01      	ldr	r2, [sp, #4]
 8003da2:	444a      	add	r2, r9
 8003da4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8003da8:	4453      	add	r3, sl
 8003daa:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 8003dae:	e78f      	b.n	8003cd0 <HAL_PCD_IRQHandler+0x76>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003db0:	2208      	movs	r2, #8
 8003db2:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 8003db6:	4628      	mov	r0, r5
 8003db8:	f002 fc4a 	bl	8006650 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003dbc:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8003dc0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003dc4:	f8d3 2268 	ldr.w	r2, [r3, #616]	@ 0x268
 8003dc8:	f3c8 180a 	ubfx	r8, r8, #4, #11
 8003dcc:	4442      	add	r2, r8
 8003dce:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
 8003dd2:	e77d      	b.n	8003cd0 <HAL_PCD_IRQHandler+0x76>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003dd4:	6820      	ldr	r0, [r4, #0]
 8003dd6:	f002 fce9 	bl	80067ac <USB_ReadDevAllOutEpInterrupt>
 8003dda:	4680      	mov	r8, r0
      epnum = 0U;
 8003ddc:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8003dde:	e035      	b.n	8003e4c <HAL_PCD_IRQHandler+0x1f2>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003de0:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003de4:	2201      	movs	r2, #1
 8003de6:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003dea:	4649      	mov	r1, r9
 8003dec:	4620      	mov	r0, r4
 8003dee:	f7ff fd0f 	bl	8003810 <PCD_EP_OutXfrComplete_int>
 8003df2:	e03c      	b.n	8003e6e <HAL_PCD_IRQHandler+0x214>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003df4:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003df8:	2208      	movs	r2, #8
 8003dfa:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003dfe:	4649      	mov	r1, r9
 8003e00:	4620      	mov	r0, r4
 8003e02:	f7ff fd87 	bl	8003914 <PCD_EP_OutSetupPacket_int>
 8003e06:	e035      	b.n	8003e74 <HAL_PCD_IRQHandler+0x21a>
            if (ep->is_iso_incomplete == 1U)
 8003e08:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8003e0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003e10:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d041      	beq.n	8003e9c <HAL_PCD_IRQHandler+0x242>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003e18:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003e1c:	2202      	movs	r2, #2
 8003e1e:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003e22:	f01a 0f20 	tst.w	sl, #32
 8003e26:	d004      	beq.n	8003e32 <HAL_PCD_IRQHandler+0x1d8>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e28:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003e2c:	2220      	movs	r2, #32
 8003e2e:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003e32:	f41a 5f00 	tst.w	sl, #8192	@ 0x2000
 8003e36:	d005      	beq.n	8003e44 <HAL_PCD_IRQHandler+0x1ea>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003e38:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003e3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e40:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
        epnum++;
 8003e44:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8003e48:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8003e4c:	f1b8 0f00 	cmp.w	r8, #0
 8003e50:	f43f af49 	beq.w	8003ce6 <HAL_PCD_IRQHandler+0x8c>
        if ((ep_intr & 0x1U) != 0U)
 8003e54:	f018 0f01 	tst.w	r8, #1
 8003e58:	d0f4      	beq.n	8003e44 <HAL_PCD_IRQHandler+0x1ea>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003e5a:	fa5f fb89 	uxtb.w	fp, r9
 8003e5e:	4659      	mov	r1, fp
 8003e60:	6820      	ldr	r0, [r4, #0]
 8003e62:	f002 fcb3 	bl	80067cc <USB_ReadDevOutEPInterrupt>
 8003e66:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003e68:	f010 0f01 	tst.w	r0, #1
 8003e6c:	d1b8      	bne.n	8003de0 <HAL_PCD_IRQHandler+0x186>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003e6e:	f01a 0f08 	tst.w	sl, #8
 8003e72:	d1bf      	bne.n	8003df4 <HAL_PCD_IRQHandler+0x19a>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003e74:	f01a 0f10 	tst.w	sl, #16
 8003e78:	d004      	beq.n	8003e84 <HAL_PCD_IRQHandler+0x22a>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003e7a:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003e7e:	2210      	movs	r2, #16
 8003e80:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003e84:	f01a 0f02 	tst.w	sl, #2
 8003e88:	d0cb      	beq.n	8003e22 <HAL_PCD_IRQHandler+0x1c8>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003e8a:	696b      	ldr	r3, [r5, #20]
 8003e8c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003e90:	d0ba      	beq.n	8003e08 <HAL_PCD_IRQHandler+0x1ae>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e98:	607b      	str	r3, [r7, #4]
 8003e9a:	e7b5      	b.n	8003e08 <HAL_PCD_IRQHandler+0x1ae>
              ep->is_iso_incomplete = 0U;
 8003e9c:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8003ea0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 2257 	strb.w	r2, [r3, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003eaa:	4659      	mov	r1, fp
 8003eac:	4620      	mov	r0, r4
 8003eae:	f002 fdeb 	bl	8006a88 <HAL_PCD_ISOOUTIncompleteCallback>
 8003eb2:	e7b1      	b.n	8003e18 <HAL_PCD_IRQHandler+0x1be>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003eb4:	6820      	ldr	r0, [r4, #0]
 8003eb6:	f002 fc81 	bl	80067bc <USB_ReadDevAllInEpInterrupt>
 8003eba:	4680      	mov	r8, r0
      epnum = 0U;
 8003ebc:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8003ebe:	e025      	b.n	8003f0c <HAL_PCD_IRQHandler+0x2b2>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003ec0:	4659      	mov	r1, fp
 8003ec2:	4620      	mov	r0, r4
 8003ec4:	f002 fd9c 	bl	8006a00 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003ec8:	f01a 0f08 	tst.w	sl, #8
 8003ecc:	d004      	beq.n	8003ed8 <HAL_PCD_IRQHandler+0x27e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003ece:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003ed2:	2208      	movs	r2, #8
 8003ed4:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003ed8:	f01a 0f10 	tst.w	sl, #16
 8003edc:	d004      	beq.n	8003ee8 <HAL_PCD_IRQHandler+0x28e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003ede:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003ee2:	2210      	movs	r2, #16
 8003ee4:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003ee8:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8003eec:	d004      	beq.n	8003ef8 <HAL_PCD_IRQHandler+0x29e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003eee:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003ef2:	2240      	movs	r2, #64	@ 0x40
 8003ef4:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003ef8:	f01a 0f02 	tst.w	sl, #2
 8003efc:	d140      	bne.n	8003f80 <HAL_PCD_IRQHandler+0x326>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003efe:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 8003f02:	d159      	bne.n	8003fb8 <HAL_PCD_IRQHandler+0x35e>
        epnum++;
 8003f04:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8003f08:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8003f0c:	f1b8 0f00 	cmp.w	r8, #0
 8003f10:	f43f aef0 	beq.w	8003cf4 <HAL_PCD_IRQHandler+0x9a>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003f14:	f018 0f01 	tst.w	r8, #1
 8003f18:	d0f4      	beq.n	8003f04 <HAL_PCD_IRQHandler+0x2aa>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003f1a:	fa5f fb89 	uxtb.w	fp, r9
 8003f1e:	4659      	mov	r1, fp
 8003f20:	6820      	ldr	r0, [r4, #0]
 8003f22:	f002 fc5c 	bl	80067de <USB_ReadDevInEPInterrupt>
 8003f26:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003f28:	f010 0f01 	tst.w	r0, #1
 8003f2c:	d0cc      	beq.n	8003ec8 <HAL_PCD_IRQHandler+0x26e>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003f2e:	f009 020f 	and.w	r2, r9, #15
 8003f32:	2101      	movs	r1, #1
 8003f34:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f3a:	ea23 0302 	bic.w	r3, r3, r2
 8003f3e:	637b      	str	r3, [r7, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003f40:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003f44:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
            if (hpcd->Init.dma_enable == 1U)
 8003f48:	79a3      	ldrb	r3, [r4, #6]
 8003f4a:	428b      	cmp	r3, r1
 8003f4c:	d1b8      	bne.n	8003ec0 <HAL_PCD_IRQHandler+0x266>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003f4e:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8003f52:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003f56:	6a1a      	ldr	r2, [r3, #32]
 8003f58:	69d9      	ldr	r1, [r3, #28]
 8003f5a:	440a      	add	r2, r1
 8003f5c:	621a      	str	r2, [r3, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003f5e:	f1b9 0f00 	cmp.w	r9, #0
 8003f62:	d1ad      	bne.n	8003ec0 <HAL_PCD_IRQHandler+0x266>
 8003f64:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8003f68:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d1a6      	bne.n	8003ec0 <HAL_PCD_IRQHandler+0x266>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f72:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8003f76:	2101      	movs	r1, #1
 8003f78:	6820      	ldr	r0, [r4, #0]
 8003f7a:	f002 fc85 	bl	8006888 <USB_EP0_OutStart>
 8003f7e:	e79f      	b.n	8003ec0 <HAL_PCD_IRQHandler+0x266>
            (void)USB_FlushTxFifo(USBx, epnum);
 8003f80:	4649      	mov	r1, r9
 8003f82:	4628      	mov	r0, r5
 8003f84:	f001 ffe2 	bl	8005f4c <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 8003f88:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8003f8c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003f90:	7ddb      	ldrb	r3, [r3, #23]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d005      	beq.n	8003fa2 <HAL_PCD_IRQHandler+0x348>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003f96:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 8003fa0:	e7ad      	b.n	8003efe <HAL_PCD_IRQHandler+0x2a4>
              ep->is_iso_incomplete = 0U;
 8003fa2:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8003fa6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003faa:	2200      	movs	r2, #0
 8003fac:	75da      	strb	r2, [r3, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003fae:	4659      	mov	r1, fp
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	f002 fd6f 	bl	8006a94 <HAL_PCD_ISOINIncompleteCallback>
 8003fb6:	e7ee      	b.n	8003f96 <HAL_PCD_IRQHandler+0x33c>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003fb8:	4649      	mov	r1, r9
 8003fba:	4620      	mov	r0, r4
 8003fbc:	f7ff fb1c 	bl	80035f8 <PCD_WriteEmptyTxFifo>
 8003fc0:	e7a0      	b.n	8003f04 <HAL_PCD_IRQHandler+0x2aa>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f023 0301 	bic.w	r3, r3, #1
 8003fc8:	607b      	str	r3, [r7, #4]
      if (hpcd->LPM_State == LPM_L1)
 8003fca:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d008      	beq.n	8003fe4 <HAL_PCD_IRQHandler+0x38a>
        HAL_PCD_ResumeCallback(hpcd);
 8003fd2:	4620      	mov	r0, r4
 8003fd4:	f002 fd52 	bl	8006a7c <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003fd8:	6822      	ldr	r2, [r4, #0]
 8003fda:	6953      	ldr	r3, [r2, #20]
 8003fdc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003fe0:	6153      	str	r3, [r2, #20]
 8003fe2:	e68d      	b.n	8003d00 <HAL_PCD_IRQHandler+0xa6>
        hpcd->LPM_State = LPM_L0;
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003fea:	4620      	mov	r0, r4
 8003fec:	f000 f959 	bl	80042a2 <HAL_PCDEx_LPM_Callback>
 8003ff0:	e7f2      	b.n	8003fd8 <HAL_PCD_IRQHandler+0x37e>
        HAL_PCD_SuspendCallback(hpcd);
 8003ff2:	4620      	mov	r0, r4
 8003ff4:	f002 fd2a 	bl	8006a4c <HAL_PCD_SuspendCallback>
 8003ff8:	e68d      	b.n	8003d16 <HAL_PCD_IRQHandler+0xbc>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f023 0301 	bic.w	r3, r3, #1
 8004000:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004002:	2110      	movs	r1, #16
 8004004:	6820      	ldr	r0, [r4, #0]
 8004006:	f001 ffa1 	bl	8005f4c <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800400a:	e01a      	b.n	8004042 <HAL_PCD_IRQHandler+0x3e8>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800400c:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8004010:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 8004014:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004018:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800401c:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8004020:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004024:	f8c3 1b08 	str.w	r1, [r3, #2824]	@ 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004028:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800402c:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8004030:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004034:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8004038:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800403c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004040:	3601      	adds	r6, #1
 8004042:	7923      	ldrb	r3, [r4, #4]
 8004044:	42b3      	cmp	r3, r6
 8004046:	d8e1      	bhi.n	800400c <HAL_PCD_IRQHandler+0x3b2>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800404e:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004050:	7be3      	ldrb	r3, [r4, #15]
 8004052:	b1db      	cbz	r3, 800408c <HAL_PCD_IRQHandler+0x432>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004054:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004058:	f043 030b 	orr.w	r3, r3, #11
 800405c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004060:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004062:	f043 030b 	orr.w	r3, r3, #11
 8004066:	647b      	str	r3, [r7, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004068:	f8d5 3800 	ldr.w	r3, [r5, #2048]	@ 0x800
 800406c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004070:	f8c5 3800 	str.w	r3, [r5, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004074:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8004078:	79a1      	ldrb	r1, [r4, #6]
 800407a:	6820      	ldr	r0, [r4, #0]
 800407c:	f002 fc04 	bl	8006888 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004080:	6822      	ldr	r2, [r4, #0]
 8004082:	6953      	ldr	r3, [r2, #20]
 8004084:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004088:	6153      	str	r3, [r2, #20]
 800408a:	e650      	b.n	8003d2e <HAL_PCD_IRQHandler+0xd4>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004092:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004096:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	f043 030b 	orr.w	r3, r3, #11
 800409e:	613b      	str	r3, [r7, #16]
 80040a0:	e7e2      	b.n	8004068 <HAL_PCD_IRQHandler+0x40e>
      (void)USB_ActivateSetup(hpcd->Instance);
 80040a2:	6820      	ldr	r0, [r4, #0]
 80040a4:	f002 fbe2 	bl	800686c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80040a8:	6820      	ldr	r0, [r4, #0]
 80040aa:	f002 f86b 	bl	8006184 <USB_GetDevSpeed>
 80040ae:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80040b0:	6826      	ldr	r6, [r4, #0]
 80040b2:	f000 fc11 	bl	80048d8 <HAL_RCC_GetHCLKFreq>
 80040b6:	4601      	mov	r1, r0
 80040b8:	79e2      	ldrb	r2, [r4, #7]
 80040ba:	4630      	mov	r0, r6
 80040bc:	f001 fec8 	bl	8005e50 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 80040c0:	4620      	mov	r0, r4
 80040c2:	f002 fcae 	bl	8006a22 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80040c6:	6822      	ldr	r2, [r4, #0]
 80040c8:	6953      	ldr	r3, [r2, #20]
 80040ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040ce:	6153      	str	r3, [r2, #20]
 80040d0:	e634      	b.n	8003d3c <HAL_PCD_IRQHandler+0xe2>
      HAL_PCD_SOFCallback(hpcd);
 80040d2:	4620      	mov	r0, r4
 80040d4:	f002 fc9f 	bl	8006a16 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80040d8:	6822      	ldr	r2, [r4, #0]
 80040da:	6953      	ldr	r3, [r2, #20]
 80040dc:	f003 0308 	and.w	r3, r3, #8
 80040e0:	6153      	str	r3, [r2, #20]
 80040e2:	e632      	b.n	8003d4a <HAL_PCD_IRQHandler+0xf0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040e4:	3601      	adds	r6, #1
 80040e6:	7923      	ldrb	r3, [r4, #4]
 80040e8:	42b3      	cmp	r3, r6
 80040ea:	d90c      	bls.n	8004106 <HAL_PCD_IRQHandler+0x4ac>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80040ec:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80040f0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80040f4:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d1f3      	bne.n	80040e4 <HAL_PCD_IRQHandler+0x48a>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80040fc:	b2f1      	uxtb	r1, r6
 80040fe:	4620      	mov	r0, r4
 8004100:	f7ff fd91 	bl	8003c26 <HAL_PCD_EP_Abort>
 8004104:	e7ee      	b.n	80040e4 <HAL_PCD_IRQHandler+0x48a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004106:	6820      	ldr	r0, [r4, #0]
 8004108:	f002 fb4c 	bl	80067a4 <USB_ReadInterrupts>
 800410c:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 8004110:	d125      	bne.n	800415e <HAL_PCD_IRQHandler+0x504>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004112:	6820      	ldr	r0, [r4, #0]
 8004114:	f002 fb46 	bl	80067a4 <USB_ReadInterrupts>
 8004118:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 800411c:	d058      	beq.n	80041d0 <HAL_PCD_IRQHandler+0x576>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800411e:	2301      	movs	r3, #1
 8004120:	e026      	b.n	8004170 <HAL_PCD_IRQHandler+0x516>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004122:	3601      	adds	r6, #1
 8004124:	7923      	ldrb	r3, [r4, #4]
 8004126:	42b3      	cmp	r3, r6
 8004128:	d91b      	bls.n	8004162 <HAL_PCD_IRQHandler+0x508>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800412a:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 800412e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004132:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8004136:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800413a:	7e1b      	ldrb	r3, [r3, #24]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d1f0      	bne.n	8004122 <HAL_PCD_IRQHandler+0x4c8>
 8004140:	2a00      	cmp	r2, #0
 8004142:	daee      	bge.n	8004122 <HAL_PCD_IRQHandler+0x4c8>
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004144:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8004148:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800414c:	2201      	movs	r2, #1
 800414e:	75da      	strb	r2, [r3, #23]
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004150:	f066 017f 	orn	r1, r6, #127	@ 0x7f
 8004154:	b2c9      	uxtb	r1, r1
 8004156:	4620      	mov	r0, r4
 8004158:	f7ff fd65 	bl	8003c26 <HAL_PCD_EP_Abort>
 800415c:	e7e1      	b.n	8004122 <HAL_PCD_IRQHandler+0x4c8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800415e:	2601      	movs	r6, #1
 8004160:	e7e0      	b.n	8004124 <HAL_PCD_IRQHandler+0x4ca>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004162:	6822      	ldr	r2, [r4, #0]
 8004164:	6953      	ldr	r3, [r2, #20]
 8004166:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800416a:	6153      	str	r3, [r2, #20]
 800416c:	e7d1      	b.n	8004112 <HAL_PCD_IRQHandler+0x4b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800416e:	3301      	adds	r3, #1
 8004170:	7922      	ldrb	r2, [r4, #4]
 8004172:	429a      	cmp	r2, r3
 8004174:	d927      	bls.n	80041c6 <HAL_PCD_IRQHandler+0x56c>
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004176:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 800417a:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	@ 0xb00
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800417e:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8004182:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004186:	f892 2258 	ldrb.w	r2, [r2, #600]	@ 0x258
 800418a:	2a01      	cmp	r2, #1
 800418c:	d1ef      	bne.n	800416e <HAL_PCD_IRQHandler+0x514>
 800418e:	2900      	cmp	r1, #0
 8004190:	daed      	bge.n	800416e <HAL_PCD_IRQHandler+0x514>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004192:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 8004196:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800419a:	f012 0f01 	tst.w	r2, #1
 800419e:	d1e6      	bne.n	800416e <HAL_PCD_IRQHandler+0x514>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80041a0:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80041a4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80041a8:	2101      	movs	r1, #1
 80041aa:	f882 1257 	strb.w	r1, [r2, #599]	@ 0x257
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80041ae:	69aa      	ldr	r2, [r5, #24]
 80041b0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80041b4:	61aa      	str	r2, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80041b6:	696a      	ldr	r2, [r5, #20]
 80041b8:	f012 0f80 	tst.w	r2, #128	@ 0x80
 80041bc:	d1d7      	bne.n	800416e <HAL_PCD_IRQHandler+0x514>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041c4:	607b      	str	r3, [r7, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80041c6:	6822      	ldr	r2, [r4, #0]
 80041c8:	6953      	ldr	r3, [r2, #20]
 80041ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041ce:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80041d0:	6820      	ldr	r0, [r4, #0]
 80041d2:	f002 fae7 	bl	80067a4 <USB_ReadInterrupts>
 80041d6:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 80041da:	d110      	bne.n	80041fe <HAL_PCD_IRQHandler+0x5a4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80041dc:	6820      	ldr	r0, [r4, #0]
 80041de:	f002 fae1 	bl	80067a4 <USB_ReadInterrupts>
 80041e2:	f010 0f04 	tst.w	r0, #4
 80041e6:	f43f ad41 	beq.w	8003c6c <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 80041ea:	6823      	ldr	r3, [r4, #0]
 80041ec:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80041ee:	f015 0f04 	tst.w	r5, #4
 80041f2:	d10d      	bne.n	8004210 <HAL_PCD_IRQHandler+0x5b6>
      hpcd->Instance->GOTGINT |= RegVal;
 80041f4:	6822      	ldr	r2, [r4, #0]
 80041f6:	6853      	ldr	r3, [r2, #4]
 80041f8:	432b      	orrs	r3, r5
 80041fa:	6053      	str	r3, [r2, #4]
 80041fc:	e536      	b.n	8003c6c <HAL_PCD_IRQHandler+0x12>
      HAL_PCD_ConnectCallback(hpcd);
 80041fe:	4620      	mov	r0, r4
 8004200:	f002 fc4e 	bl	8006aa0 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004204:	6822      	ldr	r2, [r4, #0]
 8004206:	6953      	ldr	r3, [r2, #20]
 8004208:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800420c:	6153      	str	r3, [r2, #20]
 800420e:	e7e5      	b.n	80041dc <HAL_PCD_IRQHandler+0x582>
        HAL_PCD_DisconnectCallback(hpcd);
 8004210:	4620      	mov	r0, r4
 8004212:	f002 fc4b 	bl	8006aac <HAL_PCD_DisconnectCallback>
 8004216:	e7ed      	b.n	80041f4 <HAL_PCD_IRQHandler+0x59a>

08004218 <HAL_PCD_EP_Flush>:
  __HAL_LOCK(hpcd);
 8004218:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 800421c:	2b01      	cmp	r3, #1
 800421e:	d014      	beq.n	800424a <HAL_PCD_EP_Flush+0x32>
{
 8004220:	b510      	push	{r4, lr}
 8004222:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8004224:	2301      	movs	r3, #1
 8004226:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  if ((ep_addr & 0x80U) == 0x80U)
 800422a:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800422e:	d106      	bne.n	800423e <HAL_PCD_EP_Flush+0x26>
    (void)USB_FlushRxFifo(hpcd->Instance);
 8004230:	6800      	ldr	r0, [r0, #0]
 8004232:	f001 feb0 	bl	8005f96 <USB_FlushRxFifo>
  __HAL_UNLOCK(hpcd);
 8004236:	2000      	movs	r0, #0
 8004238:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 800423c:	bd10      	pop	{r4, pc}
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 800423e:	f001 010f 	and.w	r1, r1, #15
 8004242:	6800      	ldr	r0, [r0, #0]
 8004244:	f001 fe82 	bl	8005f4c <USB_FlushTxFifo>
 8004248:	e7f5      	b.n	8004236 <HAL_PCD_EP_Flush+0x1e>
  __HAL_LOCK(hpcd);
 800424a:	2002      	movs	r0, #2
}
 800424c:	4770      	bx	lr

0800424e <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800424e:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004250:	6804      	ldr	r4, [r0, #0]
 8004252:	6a60      	ldr	r0, [r4, #36]	@ 0x24

  if (fifo == 0U)
 8004254:	b931      	cbnz	r1, 8004264 <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004256:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800425a:	62a0      	str	r0, [r4, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 800425c:	2000      	movs	r0, #0
 800425e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004262:	4770      	bx	lr
 8004264:	468c      	mov	ip, r1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004266:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004268:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800426c:	2300      	movs	r3, #0
 800426e:	e008      	b.n	8004282 <HAL_PCDEx_SetTxFiFo+0x34>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004270:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8004274:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8004278:	6849      	ldr	r1, [r1, #4]
 800427a:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800427e:	3301      	adds	r3, #1
 8004280:	b2db      	uxtb	r3, r3
 8004282:	f10c 31ff 	add.w	r1, ip, #4294967295
 8004286:	428b      	cmp	r3, r1
 8004288:	d3f2      	bcc.n	8004270 <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800428a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800428e:	f10c 013f 	add.w	r1, ip, #63	@ 0x3f
 8004292:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8004296:	6060      	str	r0, [r4, #4]
 8004298:	e7e0      	b.n	800425c <HAL_PCDEx_SetTxFiFo+0xe>

0800429a <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 800429a:	6803      	ldr	r3, [r0, #0]
 800429c:	6259      	str	r1, [r3, #36]	@ 0x24

  return HAL_OK;
}
 800429e:	2000      	movs	r0, #0
 80042a0:	4770      	bx	lr

080042a2 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80042a2:	4770      	bx	lr

080042a4 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042a4:	2800      	cmp	r0, #0
 80042a6:	f000 81e0 	beq.w	800466a <HAL_RCC_OscConfig+0x3c6>
{
 80042aa:	b570      	push	{r4, r5, r6, lr}
 80042ac:	b082      	sub	sp, #8
 80042ae:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042b0:	6803      	ldr	r3, [r0, #0]
 80042b2:	f013 0f01 	tst.w	r3, #1
 80042b6:	d03b      	beq.n	8004330 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80042b8:	4b9f      	ldr	r3, [pc, #636]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	f003 030c 	and.w	r3, r3, #12
 80042c0:	2b04      	cmp	r3, #4
 80042c2:	d02c      	beq.n	800431e <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042c4:	4b9c      	ldr	r3, [pc, #624]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80042cc:	2b08      	cmp	r3, #8
 80042ce:	d021      	beq.n	8004314 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042d0:	6863      	ldr	r3, [r4, #4]
 80042d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042d6:	d04f      	beq.n	8004378 <HAL_RCC_OscConfig+0xd4>
 80042d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042dc:	d052      	beq.n	8004384 <HAL_RCC_OscConfig+0xe0>
 80042de:	4b96      	ldr	r3, [pc, #600]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80042ee:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80042f0:	6863      	ldr	r3, [r4, #4]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d050      	beq.n	8004398 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042f6:	f7fd fb4d 	bl	8001994 <HAL_GetTick>
 80042fa:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042fc:	4b8e      	ldr	r3, [pc, #568]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004304:	d114      	bne.n	8004330 <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004306:	f7fd fb45 	bl	8001994 <HAL_GetTick>
 800430a:	1b40      	subs	r0, r0, r5
 800430c:	2864      	cmp	r0, #100	@ 0x64
 800430e:	d9f5      	bls.n	80042fc <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8004310:	2003      	movs	r0, #3
 8004312:	e1b1      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004314:	4b88      	ldr	r3, [pc, #544]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800431c:	d0d8      	beq.n	80042d0 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800431e:	4b86      	ldr	r3, [pc, #536]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004326:	d003      	beq.n	8004330 <HAL_RCC_OscConfig+0x8c>
 8004328:	6863      	ldr	r3, [r4, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	f000 819f 	beq.w	800466e <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004330:	6823      	ldr	r3, [r4, #0]
 8004332:	f013 0f02 	tst.w	r3, #2
 8004336:	d054      	beq.n	80043e2 <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004338:	4b7f      	ldr	r3, [pc, #508]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f013 0f0c 	tst.w	r3, #12
 8004340:	d03e      	beq.n	80043c0 <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004342:	4b7d      	ldr	r3, [pc, #500]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800434a:	2b08      	cmp	r3, #8
 800434c:	d033      	beq.n	80043b6 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800434e:	68e3      	ldr	r3, [r4, #12]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d068      	beq.n	8004426 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004354:	4b79      	ldr	r3, [pc, #484]	@ (800453c <HAL_RCC_OscConfig+0x298>)
 8004356:	2201      	movs	r2, #1
 8004358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435a:	f7fd fb1b 	bl	8001994 <HAL_GetTick>
 800435e:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004360:	4b75      	ldr	r3, [pc, #468]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f013 0f02 	tst.w	r3, #2
 8004368:	d154      	bne.n	8004414 <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800436a:	f7fd fb13 	bl	8001994 <HAL_GetTick>
 800436e:	1b40      	subs	r0, r0, r5
 8004370:	2802      	cmp	r0, #2
 8004372:	d9f5      	bls.n	8004360 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8004374:	2003      	movs	r0, #3
 8004376:	e17f      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004378:	4a6f      	ldr	r2, [pc, #444]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 800437a:	6813      	ldr	r3, [r2, #0]
 800437c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004380:	6013      	str	r3, [r2, #0]
 8004382:	e7b5      	b.n	80042f0 <HAL_RCC_OscConfig+0x4c>
 8004384:	4b6c      	ldr	r3, [pc, #432]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800438c:	601a      	str	r2, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	e7ab      	b.n	80042f0 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8004398:	f7fd fafc 	bl	8001994 <HAL_GetTick>
 800439c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800439e:	4b66      	ldr	r3, [pc, #408]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80043a6:	d0c3      	beq.n	8004330 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043a8:	f7fd faf4 	bl	8001994 <HAL_GetTick>
 80043ac:	1b40      	subs	r0, r0, r5
 80043ae:	2864      	cmp	r0, #100	@ 0x64
 80043b0:	d9f5      	bls.n	800439e <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 80043b2:	2003      	movs	r0, #3
 80043b4:	e160      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043b6:	4b60      	ldr	r3, [pc, #384]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80043be:	d1c6      	bne.n	800434e <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043c0:	4b5d      	ldr	r3, [pc, #372]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f013 0f02 	tst.w	r3, #2
 80043c8:	d003      	beq.n	80043d2 <HAL_RCC_OscConfig+0x12e>
 80043ca:	68e3      	ldr	r3, [r4, #12]
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	f040 8150 	bne.w	8004672 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043d2:	4a59      	ldr	r2, [pc, #356]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 80043d4:	6813      	ldr	r3, [r2, #0]
 80043d6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80043da:	6921      	ldr	r1, [r4, #16]
 80043dc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80043e0:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043e2:	6823      	ldr	r3, [r4, #0]
 80043e4:	f013 0f08 	tst.w	r3, #8
 80043e8:	d042      	beq.n	8004470 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80043ea:	6963      	ldr	r3, [r4, #20]
 80043ec:	b36b      	cbz	r3, 800444a <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043ee:	4b53      	ldr	r3, [pc, #332]	@ (800453c <HAL_RCC_OscConfig+0x298>)
 80043f0:	2201      	movs	r2, #1
 80043f2:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f6:	f7fd facd 	bl	8001994 <HAL_GetTick>
 80043fa:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043fc:	4b4e      	ldr	r3, [pc, #312]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 80043fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004400:	f013 0f02 	tst.w	r3, #2
 8004404:	d134      	bne.n	8004470 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004406:	f7fd fac5 	bl	8001994 <HAL_GetTick>
 800440a:	1b40      	subs	r0, r0, r5
 800440c:	2802      	cmp	r0, #2
 800440e:	d9f5      	bls.n	80043fc <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8004410:	2003      	movs	r0, #3
 8004412:	e131      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004414:	4a48      	ldr	r2, [pc, #288]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 8004416:	6813      	ldr	r3, [r2, #0]
 8004418:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800441c:	6921      	ldr	r1, [r4, #16]
 800441e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004422:	6013      	str	r3, [r2, #0]
 8004424:	e7dd      	b.n	80043e2 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8004426:	4b45      	ldr	r3, [pc, #276]	@ (800453c <HAL_RCC_OscConfig+0x298>)
 8004428:	2200      	movs	r2, #0
 800442a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800442c:	f7fd fab2 	bl	8001994 <HAL_GetTick>
 8004430:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004432:	4b41      	ldr	r3, [pc, #260]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f013 0f02 	tst.w	r3, #2
 800443a:	d0d2      	beq.n	80043e2 <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800443c:	f7fd faaa 	bl	8001994 <HAL_GetTick>
 8004440:	1b40      	subs	r0, r0, r5
 8004442:	2802      	cmp	r0, #2
 8004444:	d9f5      	bls.n	8004432 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8004446:	2003      	movs	r0, #3
 8004448:	e116      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800444a:	4b3c      	ldr	r3, [pc, #240]	@ (800453c <HAL_RCC_OscConfig+0x298>)
 800444c:	2200      	movs	r2, #0
 800444e:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004452:	f7fd fa9f 	bl	8001994 <HAL_GetTick>
 8004456:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004458:	4b37      	ldr	r3, [pc, #220]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 800445a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800445c:	f013 0f02 	tst.w	r3, #2
 8004460:	d006      	beq.n	8004470 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004462:	f7fd fa97 	bl	8001994 <HAL_GetTick>
 8004466:	1b40      	subs	r0, r0, r5
 8004468:	2802      	cmp	r0, #2
 800446a:	d9f5      	bls.n	8004458 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 800446c:	2003      	movs	r0, #3
 800446e:	e103      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004470:	6823      	ldr	r3, [r4, #0]
 8004472:	f013 0f04 	tst.w	r3, #4
 8004476:	d077      	beq.n	8004568 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004478:	4b2f      	ldr	r3, [pc, #188]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 800447a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004480:	d133      	bne.n	80044ea <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004482:	2300      	movs	r3, #0
 8004484:	9301      	str	r3, [sp, #4]
 8004486:	4b2c      	ldr	r3, [pc, #176]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 8004488:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800448a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800448e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004496:	9301      	str	r3, [sp, #4]
 8004498:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800449a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800449c:	4b28      	ldr	r3, [pc, #160]	@ (8004540 <HAL_RCC_OscConfig+0x29c>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80044a4:	d023      	beq.n	80044ee <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044a6:	68a3      	ldr	r3, [r4, #8]
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d034      	beq.n	8004516 <HAL_RCC_OscConfig+0x272>
 80044ac:	2b05      	cmp	r3, #5
 80044ae:	d038      	beq.n	8004522 <HAL_RCC_OscConfig+0x27e>
 80044b0:	4b21      	ldr	r3, [pc, #132]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 80044b2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80044b4:	f022 0201 	bic.w	r2, r2, #1
 80044b8:	671a      	str	r2, [r3, #112]	@ 0x70
 80044ba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80044bc:	f022 0204 	bic.w	r2, r2, #4
 80044c0:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044c2:	68a3      	ldr	r3, [r4, #8]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d03d      	beq.n	8004544 <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c8:	f7fd fa64 	bl	8001994 <HAL_GetTick>
 80044cc:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 80044d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044d2:	f013 0f02 	tst.w	r3, #2
 80044d6:	d146      	bne.n	8004566 <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044d8:	f7fd fa5c 	bl	8001994 <HAL_GetTick>
 80044dc:	1b80      	subs	r0, r0, r6
 80044de:	f241 3388 	movw	r3, #5000	@ 0x1388
 80044e2:	4298      	cmp	r0, r3
 80044e4:	d9f3      	bls.n	80044ce <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 80044e6:	2003      	movs	r0, #3
 80044e8:	e0c6      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 80044ea:	2500      	movs	r5, #0
 80044ec:	e7d6      	b.n	800449c <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044ee:	4a14      	ldr	r2, [pc, #80]	@ (8004540 <HAL_RCC_OscConfig+0x29c>)
 80044f0:	6813      	ldr	r3, [r2, #0]
 80044f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044f6:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80044f8:	f7fd fa4c 	bl	8001994 <HAL_GetTick>
 80044fc:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044fe:	4b10      	ldr	r3, [pc, #64]	@ (8004540 <HAL_RCC_OscConfig+0x29c>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004506:	d1ce      	bne.n	80044a6 <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004508:	f7fd fa44 	bl	8001994 <HAL_GetTick>
 800450c:	1b80      	subs	r0, r0, r6
 800450e:	2802      	cmp	r0, #2
 8004510:	d9f5      	bls.n	80044fe <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 8004512:	2003      	movs	r0, #3
 8004514:	e0b0      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004516:	4a08      	ldr	r2, [pc, #32]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 8004518:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800451a:	f043 0301 	orr.w	r3, r3, #1
 800451e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004520:	e7cf      	b.n	80044c2 <HAL_RCC_OscConfig+0x21e>
 8004522:	4b05      	ldr	r3, [pc, #20]	@ (8004538 <HAL_RCC_OscConfig+0x294>)
 8004524:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004526:	f042 0204 	orr.w	r2, r2, #4
 800452a:	671a      	str	r2, [r3, #112]	@ 0x70
 800452c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800452e:	f042 0201 	orr.w	r2, r2, #1
 8004532:	671a      	str	r2, [r3, #112]	@ 0x70
 8004534:	e7c5      	b.n	80044c2 <HAL_RCC_OscConfig+0x21e>
 8004536:	bf00      	nop
 8004538:	40023800 	.word	0x40023800
 800453c:	42470000 	.word	0x42470000
 8004540:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004544:	f7fd fa26 	bl	8001994 <HAL_GetTick>
 8004548:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800454a:	4b52      	ldr	r3, [pc, #328]	@ (8004694 <HAL_RCC_OscConfig+0x3f0>)
 800454c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800454e:	f013 0f02 	tst.w	r3, #2
 8004552:	d008      	beq.n	8004566 <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004554:	f7fd fa1e 	bl	8001994 <HAL_GetTick>
 8004558:	1b80      	subs	r0, r0, r6
 800455a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800455e:	4298      	cmp	r0, r3
 8004560:	d9f3      	bls.n	800454a <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 8004562:	2003      	movs	r0, #3
 8004564:	e088      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004566:	b9ed      	cbnz	r5, 80045a4 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004568:	69a3      	ldr	r3, [r4, #24]
 800456a:	2b00      	cmp	r3, #0
 800456c:	f000 8083 	beq.w	8004676 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004570:	4a48      	ldr	r2, [pc, #288]	@ (8004694 <HAL_RCC_OscConfig+0x3f0>)
 8004572:	6892      	ldr	r2, [r2, #8]
 8004574:	f002 020c 	and.w	r2, r2, #12
 8004578:	2a08      	cmp	r2, #8
 800457a:	d051      	beq.n	8004620 <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800457c:	2b02      	cmp	r3, #2
 800457e:	d017      	beq.n	80045b0 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004580:	4b45      	ldr	r3, [pc, #276]	@ (8004698 <HAL_RCC_OscConfig+0x3f4>)
 8004582:	2200      	movs	r2, #0
 8004584:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004586:	f7fd fa05 	bl	8001994 <HAL_GetTick>
 800458a:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800458c:	4b41      	ldr	r3, [pc, #260]	@ (8004694 <HAL_RCC_OscConfig+0x3f0>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004594:	d042      	beq.n	800461c <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004596:	f7fd f9fd 	bl	8001994 <HAL_GetTick>
 800459a:	1b00      	subs	r0, r0, r4
 800459c:	2802      	cmp	r0, #2
 800459e:	d9f5      	bls.n	800458c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80045a0:	2003      	movs	r0, #3
 80045a2:	e069      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 80045a4:	4a3b      	ldr	r2, [pc, #236]	@ (8004694 <HAL_RCC_OscConfig+0x3f0>)
 80045a6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80045a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80045ae:	e7db      	b.n	8004568 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 80045b0:	4b39      	ldr	r3, [pc, #228]	@ (8004698 <HAL_RCC_OscConfig+0x3f4>)
 80045b2:	2200      	movs	r2, #0
 80045b4:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80045b6:	f7fd f9ed 	bl	8001994 <HAL_GetTick>
 80045ba:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045bc:	4b35      	ldr	r3, [pc, #212]	@ (8004694 <HAL_RCC_OscConfig+0x3f0>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80045c4:	d006      	beq.n	80045d4 <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c6:	f7fd f9e5 	bl	8001994 <HAL_GetTick>
 80045ca:	1b40      	subs	r0, r0, r5
 80045cc:	2802      	cmp	r0, #2
 80045ce:	d9f5      	bls.n	80045bc <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 80045d0:	2003      	movs	r0, #3
 80045d2:	e051      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80045d4:	69e3      	ldr	r3, [r4, #28]
 80045d6:	6a22      	ldr	r2, [r4, #32]
 80045d8:	4313      	orrs	r3, r2
 80045da:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80045dc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80045e0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80045e2:	0852      	lsrs	r2, r2, #1
 80045e4:	3a01      	subs	r2, #1
 80045e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80045ea:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80045ec:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80045f0:	4a28      	ldr	r2, [pc, #160]	@ (8004694 <HAL_RCC_OscConfig+0x3f0>)
 80045f2:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80045f4:	4b28      	ldr	r3, [pc, #160]	@ (8004698 <HAL_RCC_OscConfig+0x3f4>)
 80045f6:	2201      	movs	r2, #1
 80045f8:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80045fa:	f7fd f9cb 	bl	8001994 <HAL_GetTick>
 80045fe:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004600:	4b24      	ldr	r3, [pc, #144]	@ (8004694 <HAL_RCC_OscConfig+0x3f0>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004608:	d106      	bne.n	8004618 <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800460a:	f7fd f9c3 	bl	8001994 <HAL_GetTick>
 800460e:	1b00      	subs	r0, r0, r4
 8004610:	2802      	cmp	r0, #2
 8004612:	d9f5      	bls.n	8004600 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8004614:	2003      	movs	r0, #3
 8004616:	e02f      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004618:	2000      	movs	r0, #0
 800461a:	e02d      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
 800461c:	2000      	movs	r0, #0
 800461e:	e02b      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004620:	2b01      	cmp	r3, #1
 8004622:	d02b      	beq.n	800467c <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 8004624:	4b1b      	ldr	r3, [pc, #108]	@ (8004694 <HAL_RCC_OscConfig+0x3f0>)
 8004626:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004628:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 800462c:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800462e:	4291      	cmp	r1, r2
 8004630:	d126      	bne.n	8004680 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004632:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004636:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004638:	428a      	cmp	r2, r1
 800463a:	d123      	bne.n	8004684 <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800463c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800463e:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8004642:	401a      	ands	r2, r3
 8004644:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8004648:	d11e      	bne.n	8004688 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800464a:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 800464e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004650:	0852      	lsrs	r2, r2, #1
 8004652:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004654:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004658:	d118      	bne.n	800468c <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800465a:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 800465e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004660:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8004664:	d114      	bne.n	8004690 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 8004666:	2000      	movs	r0, #0
 8004668:	e006      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 800466a:	2001      	movs	r0, #1
}
 800466c:	4770      	bx	lr
        return HAL_ERROR;
 800466e:	2001      	movs	r0, #1
 8004670:	e002      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 8004672:	2001      	movs	r0, #1
 8004674:	e000      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 8004676:	2000      	movs	r0, #0
}
 8004678:	b002      	add	sp, #8
 800467a:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800467c:	2001      	movs	r0, #1
 800467e:	e7fb      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8004680:	2001      	movs	r0, #1
 8004682:	e7f9      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
 8004684:	2001      	movs	r0, #1
 8004686:	e7f7      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
 8004688:	2001      	movs	r0, #1
 800468a:	e7f5      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
 800468c:	2001      	movs	r0, #1
 800468e:	e7f3      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
 8004690:	2001      	movs	r0, #1
 8004692:	e7f1      	b.n	8004678 <HAL_RCC_OscConfig+0x3d4>
 8004694:	40023800 	.word	0x40023800
 8004698:	42470000 	.word	0x42470000

0800469c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800469c:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800469e:	4b33      	ldr	r3, [pc, #204]	@ (800476c <HAL_RCC_GetSysClockFreq+0xd0>)
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f003 030c 	and.w	r3, r3, #12
 80046a6:	2b04      	cmp	r3, #4
 80046a8:	d05b      	beq.n	8004762 <HAL_RCC_GetSysClockFreq+0xc6>
 80046aa:	2b08      	cmp	r3, #8
 80046ac:	d15b      	bne.n	8004766 <HAL_RCC_GetSysClockFreq+0xca>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046ae:	4b2f      	ldr	r3, [pc, #188]	@ (800476c <HAL_RCC_GetSysClockFreq+0xd0>)
 80046b0:	685a      	ldr	r2, [r3, #4]
 80046b2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80046bc:	d02c      	beq.n	8004718 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046be:	4b2b      	ldr	r3, [pc, #172]	@ (800476c <HAL_RCC_GetSysClockFreq+0xd0>)
 80046c0:	6858      	ldr	r0, [r3, #4]
 80046c2:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80046c6:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80046ca:	ebbc 0c00 	subs.w	ip, ip, r0
 80046ce:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80046d2:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80046d6:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80046da:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80046de:	ebb1 010c 	subs.w	r1, r1, ip
 80046e2:	eb63 030e 	sbc.w	r3, r3, lr
 80046e6:	00db      	lsls	r3, r3, #3
 80046e8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046ec:	00c9      	lsls	r1, r1, #3
 80046ee:	eb11 0c00 	adds.w	ip, r1, r0
 80046f2:	f143 0300 	adc.w	r3, r3, #0
 80046f6:	0259      	lsls	r1, r3, #9
 80046f8:	2300      	movs	r3, #0
 80046fa:	ea4f 204c 	mov.w	r0, ip, lsl #9
 80046fe:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8004702:	f7fb fd41 	bl	8000188 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004706:	4b19      	ldr	r3, [pc, #100]	@ (800476c <HAL_RCC_GetSysClockFreq+0xd0>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800470e:	3301      	adds	r3, #1
 8004710:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8004712:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004716:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004718:	4b14      	ldr	r3, [pc, #80]	@ (800476c <HAL_RCC_GetSysClockFreq+0xd0>)
 800471a:	6858      	ldr	r0, [r3, #4]
 800471c:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8004720:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8004724:	ebbc 0c00 	subs.w	ip, ip, r0
 8004728:	eb6e 0e0e 	sbc.w	lr, lr, lr
 800472c:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8004730:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8004734:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8004738:	ebb1 010c 	subs.w	r1, r1, ip
 800473c:	eb63 030e 	sbc.w	r3, r3, lr
 8004740:	00db      	lsls	r3, r3, #3
 8004742:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004746:	00c9      	lsls	r1, r1, #3
 8004748:	eb11 0c00 	adds.w	ip, r1, r0
 800474c:	f143 0300 	adc.w	r3, r3, #0
 8004750:	0299      	lsls	r1, r3, #10
 8004752:	2300      	movs	r3, #0
 8004754:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8004758:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 800475c:	f7fb fd14 	bl	8000188 <__aeabi_uldivmod>
 8004760:	e7d1      	b.n	8004706 <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 8004762:	4803      	ldr	r0, [pc, #12]	@ (8004770 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004764:	e7d7      	b.n	8004716 <HAL_RCC_GetSysClockFreq+0x7a>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004766:	4803      	ldr	r0, [pc, #12]	@ (8004774 <HAL_RCC_GetSysClockFreq+0xd8>)
  return sysclockfreq;
 8004768:	e7d5      	b.n	8004716 <HAL_RCC_GetSysClockFreq+0x7a>
 800476a:	bf00      	nop
 800476c:	40023800 	.word	0x40023800
 8004770:	007a1200 	.word	0x007a1200
 8004774:	00f42400 	.word	0x00f42400

08004778 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004778:	2800      	cmp	r0, #0
 800477a:	f000 809b 	beq.w	80048b4 <HAL_RCC_ClockConfig+0x13c>
{
 800477e:	b570      	push	{r4, r5, r6, lr}
 8004780:	460d      	mov	r5, r1
 8004782:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004784:	4b4f      	ldr	r3, [pc, #316]	@ (80048c4 <HAL_RCC_ClockConfig+0x14c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0307 	and.w	r3, r3, #7
 800478c:	428b      	cmp	r3, r1
 800478e:	d208      	bcs.n	80047a2 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004790:	b2cb      	uxtb	r3, r1
 8004792:	4a4c      	ldr	r2, [pc, #304]	@ (80048c4 <HAL_RCC_ClockConfig+0x14c>)
 8004794:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004796:	6813      	ldr	r3, [r2, #0]
 8004798:	f003 0307 	and.w	r3, r3, #7
 800479c:	428b      	cmp	r3, r1
 800479e:	f040 808b 	bne.w	80048b8 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047a2:	6823      	ldr	r3, [r4, #0]
 80047a4:	f013 0f02 	tst.w	r3, #2
 80047a8:	d017      	beq.n	80047da <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047aa:	f013 0f04 	tst.w	r3, #4
 80047ae:	d004      	beq.n	80047ba <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047b0:	4a45      	ldr	r2, [pc, #276]	@ (80048c8 <HAL_RCC_ClockConfig+0x150>)
 80047b2:	6893      	ldr	r3, [r2, #8]
 80047b4:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80047b8:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ba:	6823      	ldr	r3, [r4, #0]
 80047bc:	f013 0f08 	tst.w	r3, #8
 80047c0:	d004      	beq.n	80047cc <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047c2:	4a41      	ldr	r2, [pc, #260]	@ (80048c8 <HAL_RCC_ClockConfig+0x150>)
 80047c4:	6893      	ldr	r3, [r2, #8]
 80047c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80047ca:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047cc:	4a3e      	ldr	r2, [pc, #248]	@ (80048c8 <HAL_RCC_ClockConfig+0x150>)
 80047ce:	6893      	ldr	r3, [r2, #8]
 80047d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047d4:	68a1      	ldr	r1, [r4, #8]
 80047d6:	430b      	orrs	r3, r1
 80047d8:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047da:	6823      	ldr	r3, [r4, #0]
 80047dc:	f013 0f01 	tst.w	r3, #1
 80047e0:	d032      	beq.n	8004848 <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047e2:	6863      	ldr	r3, [r4, #4]
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d021      	beq.n	800482c <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047e8:	1e9a      	subs	r2, r3, #2
 80047ea:	2a01      	cmp	r2, #1
 80047ec:	d925      	bls.n	800483a <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ee:	4a36      	ldr	r2, [pc, #216]	@ (80048c8 <HAL_RCC_ClockConfig+0x150>)
 80047f0:	6812      	ldr	r2, [r2, #0]
 80047f2:	f012 0f02 	tst.w	r2, #2
 80047f6:	d061      	beq.n	80048bc <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047f8:	4933      	ldr	r1, [pc, #204]	@ (80048c8 <HAL_RCC_ClockConfig+0x150>)
 80047fa:	688a      	ldr	r2, [r1, #8]
 80047fc:	f022 0203 	bic.w	r2, r2, #3
 8004800:	4313      	orrs	r3, r2
 8004802:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8004804:	f7fd f8c6 	bl	8001994 <HAL_GetTick>
 8004808:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800480a:	4b2f      	ldr	r3, [pc, #188]	@ (80048c8 <HAL_RCC_ClockConfig+0x150>)
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f003 030c 	and.w	r3, r3, #12
 8004812:	6862      	ldr	r2, [r4, #4]
 8004814:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004818:	d016      	beq.n	8004848 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800481a:	f7fd f8bb 	bl	8001994 <HAL_GetTick>
 800481e:	1b80      	subs	r0, r0, r6
 8004820:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004824:	4298      	cmp	r0, r3
 8004826:	d9f0      	bls.n	800480a <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8004828:	2003      	movs	r0, #3
 800482a:	e042      	b.n	80048b2 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800482c:	4a26      	ldr	r2, [pc, #152]	@ (80048c8 <HAL_RCC_ClockConfig+0x150>)
 800482e:	6812      	ldr	r2, [r2, #0]
 8004830:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004834:	d1e0      	bne.n	80047f8 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8004836:	2001      	movs	r0, #1
 8004838:	e03b      	b.n	80048b2 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800483a:	4a23      	ldr	r2, [pc, #140]	@ (80048c8 <HAL_RCC_ClockConfig+0x150>)
 800483c:	6812      	ldr	r2, [r2, #0]
 800483e:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8004842:	d1d9      	bne.n	80047f8 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8004844:	2001      	movs	r0, #1
 8004846:	e034      	b.n	80048b2 <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004848:	4b1e      	ldr	r3, [pc, #120]	@ (80048c4 <HAL_RCC_ClockConfig+0x14c>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0307 	and.w	r3, r3, #7
 8004850:	42ab      	cmp	r3, r5
 8004852:	d907      	bls.n	8004864 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004854:	b2ea      	uxtb	r2, r5
 8004856:	4b1b      	ldr	r3, [pc, #108]	@ (80048c4 <HAL_RCC_ClockConfig+0x14c>)
 8004858:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0307 	and.w	r3, r3, #7
 8004860:	42ab      	cmp	r3, r5
 8004862:	d12d      	bne.n	80048c0 <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004864:	6823      	ldr	r3, [r4, #0]
 8004866:	f013 0f04 	tst.w	r3, #4
 800486a:	d006      	beq.n	800487a <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800486c:	4a16      	ldr	r2, [pc, #88]	@ (80048c8 <HAL_RCC_ClockConfig+0x150>)
 800486e:	6893      	ldr	r3, [r2, #8]
 8004870:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8004874:	68e1      	ldr	r1, [r4, #12]
 8004876:	430b      	orrs	r3, r1
 8004878:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800487a:	6823      	ldr	r3, [r4, #0]
 800487c:	f013 0f08 	tst.w	r3, #8
 8004880:	d007      	beq.n	8004892 <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004882:	4a11      	ldr	r2, [pc, #68]	@ (80048c8 <HAL_RCC_ClockConfig+0x150>)
 8004884:	6893      	ldr	r3, [r2, #8]
 8004886:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800488a:	6921      	ldr	r1, [r4, #16]
 800488c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004890:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004892:	f7ff ff03 	bl	800469c <HAL_RCC_GetSysClockFreq>
 8004896:	4b0c      	ldr	r3, [pc, #48]	@ (80048c8 <HAL_RCC_ClockConfig+0x150>)
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800489e:	4a0b      	ldr	r2, [pc, #44]	@ (80048cc <HAL_RCC_ClockConfig+0x154>)
 80048a0:	5cd3      	ldrb	r3, [r2, r3]
 80048a2:	40d8      	lsrs	r0, r3
 80048a4:	4b0a      	ldr	r3, [pc, #40]	@ (80048d0 <HAL_RCC_ClockConfig+0x158>)
 80048a6:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80048a8:	4b0a      	ldr	r3, [pc, #40]	@ (80048d4 <HAL_RCC_ClockConfig+0x15c>)
 80048aa:	6818      	ldr	r0, [r3, #0]
 80048ac:	f7fd f826 	bl	80018fc <HAL_InitTick>
  return HAL_OK;
 80048b0:	2000      	movs	r0, #0
}
 80048b2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80048b4:	2001      	movs	r0, #1
}
 80048b6:	4770      	bx	lr
      return HAL_ERROR;
 80048b8:	2001      	movs	r0, #1
 80048ba:	e7fa      	b.n	80048b2 <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 80048bc:	2001      	movs	r0, #1
 80048be:	e7f8      	b.n	80048b2 <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 80048c0:	2001      	movs	r0, #1
 80048c2:	e7f6      	b.n	80048b2 <HAL_RCC_ClockConfig+0x13a>
 80048c4:	40023c00 	.word	0x40023c00
 80048c8:	40023800 	.word	0x40023800
 80048cc:	080091bc 	.word	0x080091bc
 80048d0:	20000008 	.word	0x20000008
 80048d4:	20000004 	.word	0x20000004

080048d8 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80048d8:	4b01      	ldr	r3, [pc, #4]	@ (80048e0 <HAL_RCC_GetHCLKFreq+0x8>)
 80048da:	6818      	ldr	r0, [r3, #0]
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	20000008 	.word	0x20000008

080048e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048e4:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80048e6:	f7ff fff7 	bl	80048d8 <HAL_RCC_GetHCLKFreq>
 80048ea:	4b04      	ldr	r3, [pc, #16]	@ (80048fc <HAL_RCC_GetPCLK1Freq+0x18>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80048f2:	4a03      	ldr	r2, [pc, #12]	@ (8004900 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80048f4:	5cd3      	ldrb	r3, [r2, r3]
}
 80048f6:	40d8      	lsrs	r0, r3
 80048f8:	bd08      	pop	{r3, pc}
 80048fa:	bf00      	nop
 80048fc:	40023800 	.word	0x40023800
 8004900:	080091b4 	.word	0x080091b4

08004904 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004904:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004906:	f7ff ffe7 	bl	80048d8 <HAL_RCC_GetHCLKFreq>
 800490a:	4b04      	ldr	r3, [pc, #16]	@ (800491c <HAL_RCC_GetPCLK2Freq+0x18>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8004912:	4a03      	ldr	r2, [pc, #12]	@ (8004920 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004914:	5cd3      	ldrb	r3, [r2, r3]
}
 8004916:	40d8      	lsrs	r0, r3
 8004918:	bd08      	pop	{r3, pc}
 800491a:	bf00      	nop
 800491c:	40023800 	.word	0x40023800
 8004920:	080091b4 	.word	0x080091b4

08004924 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004924:	b530      	push	{r4, r5, lr}
 8004926:	b083      	sub	sp, #12
 8004928:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800492a:	6803      	ldr	r3, [r0, #0]
 800492c:	f013 0f05 	tst.w	r3, #5
 8004930:	d106      	bne.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004932:	6823      	ldr	r3, [r4, #0]
 8004934:	f013 0f02 	tst.w	r3, #2
 8004938:	d12e      	bne.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x74>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800493a:	2000      	movs	r0, #0
}
 800493c:	b003      	add	sp, #12
 800493e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8004940:	4b4a      	ldr	r3, [pc, #296]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8004942:	2200      	movs	r2, #0
 8004944:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 8004946:	f7fd f825 	bl	8001994 <HAL_GetTick>
 800494a:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800494c:	4b48      	ldr	r3, [pc, #288]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8004954:	d006      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x40>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004956:	f7fd f81d 	bl	8001994 <HAL_GetTick>
 800495a:	1b43      	subs	r3, r0, r5
 800495c:	2b02      	cmp	r3, #2
 800495e:	d9f5      	bls.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x28>
        return HAL_TIMEOUT;
 8004960:	2003      	movs	r0, #3
 8004962:	e7eb      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004964:	6862      	ldr	r2, [r4, #4]
 8004966:	68a3      	ldr	r3, [r4, #8]
 8004968:	071b      	lsls	r3, r3, #28
 800496a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800496e:	4a40      	ldr	r2, [pc, #256]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004970:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8004974:	4b3d      	ldr	r3, [pc, #244]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8004976:	2201      	movs	r2, #1
 8004978:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 800497a:	f7fd f80b 	bl	8001994 <HAL_GetTick>
 800497e:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004980:	4b3b      	ldr	r3, [pc, #236]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8004988:	d1d3      	bne.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0xe>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800498a:	f7fd f803 	bl	8001994 <HAL_GetTick>
 800498e:	1b43      	subs	r3, r0, r5
 8004990:	2b02      	cmp	r3, #2
 8004992:	d9f5      	bls.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x5c>
        return HAL_TIMEOUT;
 8004994:	2003      	movs	r0, #3
 8004996:	e7d1      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PWR_CLK_ENABLE();
 8004998:	2300      	movs	r3, #0
 800499a:	9301      	str	r3, [sp, #4]
 800499c:	4b34      	ldr	r3, [pc, #208]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800499e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80049a0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80049a4:	641a      	str	r2, [r3, #64]	@ 0x40
 80049a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049ac:	9301      	str	r3, [sp, #4]
 80049ae:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80049b0:	4a30      	ldr	r2, [pc, #192]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80049b2:	6813      	ldr	r3, [r2, #0]
 80049b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049b8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80049ba:	f7fc ffeb 	bl	8001994 <HAL_GetTick>
 80049be:	4605      	mov	r5, r0
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80049c0:	4b2c      	ldr	r3, [pc, #176]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80049c8:	d106      	bne.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049ca:	f7fc ffe3 	bl	8001994 <HAL_GetTick>
 80049ce:	1b43      	subs	r3, r0, r5
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d9f5      	bls.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
        return HAL_TIMEOUT;
 80049d4:	2003      	movs	r0, #3
 80049d6:	e7b1      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x18>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80049d8:	4b25      	ldr	r3, [pc, #148]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80049da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80049dc:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80049e0:	d014      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80049e2:	68e2      	ldr	r2, [r4, #12]
 80049e4:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d00f      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049ec:	4b20      	ldr	r3, [pc, #128]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80049ee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80049f0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80049f4:	491d      	ldr	r1, [pc, #116]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80049f6:	2001      	movs	r0, #1
 80049f8:	f8c1 0e40 	str.w	r0, [r1, #3648]	@ 0xe40
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049fc:	2000      	movs	r0, #0
 80049fe:	f8c1 0e40 	str.w	r0, [r1, #3648]	@ 0xe40
      RCC->BDCR = tmpreg1;
 8004a02:	671a      	str	r2, [r3, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a06:	f013 0f01 	tst.w	r3, #1
 8004a0a:	d113      	bne.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x110>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a0c:	68e3      	ldr	r3, [r4, #12]
 8004a0e:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8004a12:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8004a16:	d01e      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x132>
 8004a18:	4a15      	ldr	r2, [pc, #84]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004a1a:	6893      	ldr	r3, [r2, #8]
 8004a1c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004a20:	6093      	str	r3, [r2, #8]
 8004a22:	4913      	ldr	r1, [pc, #76]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004a24:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8004a26:	68e2      	ldr	r2, [r4, #12]
 8004a28:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	670b      	str	r3, [r1, #112]	@ 0x70
  return HAL_OK;
 8004a30:	2000      	movs	r0, #0
 8004a32:	e783      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x18>
        tickstart = HAL_GetTick();
 8004a34:	f7fc ffae 	bl	8001994 <HAL_GetTick>
 8004a38:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004a3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a3e:	f013 0f02 	tst.w	r3, #2
 8004a42:	d1e3      	bne.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a44:	f7fc ffa6 	bl	8001994 <HAL_GetTick>
 8004a48:	1b40      	subs	r0, r0, r5
 8004a4a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004a4e:	4298      	cmp	r0, r3
 8004a50:	d9f3      	bls.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x116>
            return HAL_TIMEOUT;
 8004a52:	2003      	movs	r0, #3
 8004a54:	e772      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a56:	4906      	ldr	r1, [pc, #24]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004a58:	688a      	ldr	r2, [r1, #8]
 8004a5a:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8004a5e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004a62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a66:	4313      	orrs	r3, r2
 8004a68:	608b      	str	r3, [r1, #8]
 8004a6a:	e7da      	b.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004a6c:	42470000 	.word	0x42470000
 8004a70:	40023800 	.word	0x40023800
 8004a74:	40007000 	.word	0x40007000

08004a78 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004a78:	b538      	push	{r3, r4, r5, lr}
 8004a7a:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004a7c:	6803      	ldr	r3, [r0, #0]
 8004a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8004aa8 <HAL_RTC_WaitForSynchro+0x30>)
 8004a80:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a82:	f7fc ff87 	bl	8001994 <HAL_GetTick>
 8004a86:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004a88:	6823      	ldr	r3, [r4, #0]
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	f013 0f20 	tst.w	r3, #32
 8004a90:	d107      	bne.n	8004aa2 <HAL_RTC_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004a92:	f7fc ff7f 	bl	8001994 <HAL_GetTick>
 8004a96:	1b40      	subs	r0, r0, r5
 8004a98:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8004a9c:	d9f4      	bls.n	8004a88 <HAL_RTC_WaitForSynchro+0x10>
    {
      return HAL_TIMEOUT;
 8004a9e:	2003      	movs	r0, #3
 8004aa0:	e000      	b.n	8004aa4 <HAL_RTC_WaitForSynchro+0x2c>
    }
  }

  return HAL_OK;
 8004aa2:	2000      	movs	r0, #0
}
 8004aa4:	bd38      	pop	{r3, r4, r5, pc}
 8004aa6:	bf00      	nop
 8004aa8:	00017f5f 	.word	0x00017f5f

08004aac <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004aac:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004aae:	6803      	ldr	r3, [r0, #0]
 8004ab0:	68da      	ldr	r2, [r3, #12]
 8004ab2:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8004ab6:	d002      	beq.n	8004abe <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 8004ab8:	2500      	movs	r5, #0
      }
    }
  }

  return status;
}
 8004aba:	4628      	mov	r0, r5
 8004abc:	bd70      	pop	{r4, r5, r6, pc}
 8004abe:	4604      	mov	r4, r0
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004ac6:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8004ac8:	f7fc ff64 	bl	8001994 <HAL_GetTick>
 8004acc:	4606      	mov	r6, r0
  HAL_StatusTypeDef status = HAL_OK;
 8004ace:	2500      	movs	r5, #0
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004ad0:	6823      	ldr	r3, [r4, #0]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8004ad8:	d1ef      	bne.n	8004aba <RTC_EnterInitMode+0xe>
 8004ada:	2d00      	cmp	r5, #0
 8004adc:	d1ed      	bne.n	8004aba <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004ade:	f7fc ff59 	bl	8001994 <HAL_GetTick>
 8004ae2:	1b83      	subs	r3, r0, r6
 8004ae4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004ae8:	d9f2      	bls.n	8004ad0 <RTC_EnterInitMode+0x24>
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004aea:	2304      	movs	r3, #4
 8004aec:	7763      	strb	r3, [r4, #29]
        status = HAL_ERROR;
 8004aee:	2501      	movs	r5, #1
 8004af0:	e7ee      	b.n	8004ad0 <RTC_EnterInitMode+0x24>

08004af2 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004af2:	6802      	ldr	r2, [r0, #0]
 8004af4:	68d3      	ldr	r3, [r2, #12]
 8004af6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004afa:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004afc:	6803      	ldr	r3, [r0, #0]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f013 0f20 	tst.w	r3, #32
 8004b04:	d001      	beq.n	8004b0a <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8004b06:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8004b08:	4770      	bx	lr
{
 8004b0a:	b510      	push	{r4, lr}
 8004b0c:	4604      	mov	r4, r0
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004b0e:	f7ff ffb3 	bl	8004a78 <HAL_RTC_WaitForSynchro>
 8004b12:	b110      	cbz	r0, 8004b1a <RTC_ExitInitMode+0x28>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004b14:	2304      	movs	r3, #4
 8004b16:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 8004b18:	2001      	movs	r0, #1
}
 8004b1a:	bd10      	pop	{r4, pc}

08004b1c <HAL_RTC_Init>:
  if (hrtc == NULL)
 8004b1c:	2800      	cmp	r0, #0
 8004b1e:	d04a      	beq.n	8004bb6 <HAL_RTC_Init+0x9a>
{
 8004b20:	b510      	push	{r4, lr}
 8004b22:	4604      	mov	r4, r0
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004b24:	7f43      	ldrb	r3, [r0, #29]
 8004b26:	b153      	cbz	r3, 8004b3e <HAL_RTC_Init+0x22>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b28:	2302      	movs	r3, #2
 8004b2a:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004b2c:	6823      	ldr	r3, [r4, #0]
 8004b2e:	68da      	ldr	r2, [r3, #12]
 8004b30:	f012 0f10 	tst.w	r2, #16
 8004b34:	d007      	beq.n	8004b46 <HAL_RTC_Init+0x2a>
    status = HAL_OK;
 8004b36:	2000      	movs	r0, #0
    hrtc->State = HAL_RTC_STATE_READY;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	7763      	strb	r3, [r4, #29]
}
 8004b3c:	bd10      	pop	{r4, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8004b3e:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8004b40:	f7fe fb8a 	bl	8003258 <HAL_RTC_MspInit>
 8004b44:	e7f0      	b.n	8004b28 <HAL_RTC_Init+0xc>
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b46:	22ca      	movs	r2, #202	@ 0xca
 8004b48:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b4a:	6823      	ldr	r3, [r4, #0]
 8004b4c:	2253      	movs	r2, #83	@ 0x53
 8004b4e:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 8004b50:	4620      	mov	r0, r4
 8004b52:	f7ff ffab 	bl	8004aac <RTC_EnterInitMode>
    if (status == HAL_OK)
 8004b56:	b128      	cbz	r0, 8004b64 <HAL_RTC_Init+0x48>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b58:	6823      	ldr	r3, [r4, #0]
 8004b5a:	22ff      	movs	r2, #255	@ 0xff
 8004b5c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 8004b5e:	2800      	cmp	r0, #0
 8004b60:	d1ec      	bne.n	8004b3c <HAL_RTC_Init+0x20>
 8004b62:	e7e9      	b.n	8004b38 <HAL_RTC_Init+0x1c>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004b64:	6822      	ldr	r2, [r4, #0]
 8004b66:	6893      	ldr	r3, [r2, #8]
 8004b68:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004b6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b70:	6093      	str	r3, [r2, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004b72:	6821      	ldr	r1, [r4, #0]
 8004b74:	688a      	ldr	r2, [r1, #8]
 8004b76:	6863      	ldr	r3, [r4, #4]
 8004b78:	6920      	ldr	r0, [r4, #16]
 8004b7a:	4303      	orrs	r3, r0
 8004b7c:	6960      	ldr	r0, [r4, #20]
 8004b7e:	4303      	orrs	r3, r0
 8004b80:	4313      	orrs	r3, r2
 8004b82:	608b      	str	r3, [r1, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004b84:	6823      	ldr	r3, [r4, #0]
 8004b86:	68e2      	ldr	r2, [r4, #12]
 8004b88:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004b8a:	6822      	ldr	r2, [r4, #0]
 8004b8c:	6913      	ldr	r3, [r2, #16]
 8004b8e:	68a1      	ldr	r1, [r4, #8]
 8004b90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004b94:	6113      	str	r3, [r2, #16]
      status = RTC_ExitInitMode(hrtc);
 8004b96:	4620      	mov	r0, r4
 8004b98:	f7ff ffab 	bl	8004af2 <RTC_ExitInitMode>
    if (status == HAL_OK)
 8004b9c:	2800      	cmp	r0, #0
 8004b9e:	d1db      	bne.n	8004b58 <HAL_RTC_Init+0x3c>
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004ba0:	6822      	ldr	r2, [r4, #0]
 8004ba2:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004ba4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ba8:	6413      	str	r3, [r2, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004baa:	6822      	ldr	r2, [r4, #0]
 8004bac:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004bae:	69a1      	ldr	r1, [r4, #24]
 8004bb0:	430b      	orrs	r3, r1
 8004bb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bb4:	e7d0      	b.n	8004b58 <HAL_RTC_Init+0x3c>
    return HAL_ERROR;
 8004bb6:	2001      	movs	r0, #1
}
 8004bb8:	4770      	bx	lr
	...

08004bbc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bc0:	b082      	sub	sp, #8
 8004bc2:	4605      	mov	r5, r0
 8004bc4:	4688      	mov	r8, r1
 8004bc6:	4617      	mov	r7, r2
 8004bc8:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004bca:	f7fc fee3 	bl	8001994 <HAL_GetTick>
 8004bce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004bd0:	1a1b      	subs	r3, r3, r0
 8004bd2:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 8004bd6:	f7fc fedd 	bl	8001994 <HAL_GetTick>
 8004bda:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004bdc:	4b28      	ldr	r3, [pc, #160]	@ (8004c80 <SPI_WaitFlagStateUntilTimeout+0xc4>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8004be4:	fb09 f303 	mul.w	r3, r9, r3
 8004be8:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bea:	682b      	ldr	r3, [r5, #0]
 8004bec:	689c      	ldr	r4, [r3, #8]
 8004bee:	ea38 0404 	bics.w	r4, r8, r4
 8004bf2:	bf0c      	ite	eq
 8004bf4:	2301      	moveq	r3, #1
 8004bf6:	2300      	movne	r3, #0
 8004bf8:	42bb      	cmp	r3, r7
 8004bfa:	d03d      	beq.n	8004c78 <SPI_WaitFlagStateUntilTimeout+0xbc>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bfc:	f1b6 3fff 	cmp.w	r6, #4294967295
 8004c00:	d0f3      	beq.n	8004bea <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c02:	f7fc fec7 	bl	8001994 <HAL_GetTick>
 8004c06:	eba0 000a 	sub.w	r0, r0, sl
 8004c0a:	4548      	cmp	r0, r9
 8004c0c:	d203      	bcs.n	8004c16 <SPI_WaitFlagStateUntilTimeout+0x5a>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c0e:	9b01      	ldr	r3, [sp, #4]
 8004c10:	bb73      	cbnz	r3, 8004c70 <SPI_WaitFlagStateUntilTimeout+0xb4>
      {
        tmp_timeout = 0U;
 8004c12:	4699      	mov	r9, r3
 8004c14:	e7e9      	b.n	8004bea <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c16:	682a      	ldr	r2, [r5, #0]
 8004c18:	6853      	ldr	r3, [r2, #4]
 8004c1a:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8004c1e:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c20:	686b      	ldr	r3, [r5, #4]
 8004c22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c26:	d00b      	beq.n	8004c40 <SPI_WaitFlagStateUntilTimeout+0x84>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c28:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8004c2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c2e:	d014      	beq.n	8004c5a <SPI_WaitFlagStateUntilTimeout+0x9e>
        hspi->State = HAL_SPI_STATE_READY;
 8004c30:	2301      	movs	r3, #1
 8004c32:	f885 3051 	strb.w	r3, [r5, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004c36:	2300      	movs	r3, #0
 8004c38:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004c3c:	2003      	movs	r0, #3
 8004c3e:	e01c      	b.n	8004c7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c40:	68ab      	ldr	r3, [r5, #8]
 8004c42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c46:	d002      	beq.n	8004c4e <SPI_WaitFlagStateUntilTimeout+0x92>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c4c:	d1ec      	bne.n	8004c28 <SPI_WaitFlagStateUntilTimeout+0x6c>
          __HAL_SPI_DISABLE(hspi);
 8004c4e:	682a      	ldr	r2, [r5, #0]
 8004c50:	6813      	ldr	r3, [r2, #0]
 8004c52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c56:	6013      	str	r3, [r2, #0]
 8004c58:	e7e6      	b.n	8004c28 <SPI_WaitFlagStateUntilTimeout+0x6c>
          SPI_RESET_CRC(hspi);
 8004c5a:	682a      	ldr	r2, [r5, #0]
 8004c5c:	6813      	ldr	r3, [r2, #0]
 8004c5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c62:	6013      	str	r3, [r2, #0]
 8004c64:	682a      	ldr	r2, [r5, #0]
 8004c66:	6813      	ldr	r3, [r2, #0]
 8004c68:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004c6c:	6013      	str	r3, [r2, #0]
 8004c6e:	e7df      	b.n	8004c30 <SPI_WaitFlagStateUntilTimeout+0x74>
      }
      else
      {
        count--;
 8004c70:	9b01      	ldr	r3, [sp, #4]
 8004c72:	3b01      	subs	r3, #1
 8004c74:	9301      	str	r3, [sp, #4]
 8004c76:	e7b8      	b.n	8004bea <SPI_WaitFlagStateUntilTimeout+0x2e>
      }
    }
  }

  return HAL_OK;
 8004c78:	2000      	movs	r0, #0
}
 8004c7a:	b002      	add	sp, #8
 8004c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c80:	20000008 	.word	0x20000008

08004c84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c84:	b570      	push	{r4, r5, r6, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	4604      	mov	r4, r0
 8004c8a:	460d      	mov	r5, r1
 8004c8c:	4616      	mov	r6, r2
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004c8e:	9200      	str	r2, [sp, #0]
 8004c90:	460b      	mov	r3, r1
 8004c92:	2201      	movs	r2, #1
 8004c94:	2102      	movs	r1, #2
 8004c96:	f7ff ff91 	bl	8004bbc <SPI_WaitFlagStateUntilTimeout>
 8004c9a:	b9d0      	cbnz	r0, 8004cd2 <SPI_EndRxTxTransaction+0x4e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c9c:	4b17      	ldr	r3, [pc, #92]	@ (8004cfc <SPI_EndRxTxTransaction+0x78>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a17      	ldr	r2, [pc, #92]	@ (8004d00 <SPI_EndRxTxTransaction+0x7c>)
 8004ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca6:	0d5b      	lsrs	r3, r3, #21
 8004ca8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004cac:	fb02 f303 	mul.w	r3, r2, r3
 8004cb0:	9303      	str	r3, [sp, #12]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cb2:	6863      	ldr	r3, [r4, #4]
 8004cb4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cb8:	d011      	beq.n	8004cde <SPI_EndRxTxTransaction+0x5a>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004cba:	9b03      	ldr	r3, [sp, #12]
 8004cbc:	b13b      	cbz	r3, 8004cce <SPI_EndRxTxTransaction+0x4a>
      {
        break;
      }
      count--;
 8004cbe:	9b03      	ldr	r3, [sp, #12]
 8004cc0:	3b01      	subs	r3, #1
 8004cc2:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004cc4:	6823      	ldr	r3, [r4, #0]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004ccc:	d1f5      	bne.n	8004cba <SPI_EndRxTxTransaction+0x36>
  }

  return HAL_OK;
}
 8004cce:	b004      	add	sp, #16
 8004cd0:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cd2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004cd4:	f043 0320 	orr.w	r3, r3, #32
 8004cd8:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004cda:	2003      	movs	r0, #3
 8004cdc:	e7f7      	b.n	8004cce <SPI_EndRxTxTransaction+0x4a>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cde:	9600      	str	r6, [sp, #0]
 8004ce0:	462b      	mov	r3, r5
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	2180      	movs	r1, #128	@ 0x80
 8004ce6:	4620      	mov	r0, r4
 8004ce8:	f7ff ff68 	bl	8004bbc <SPI_WaitFlagStateUntilTimeout>
 8004cec:	2800      	cmp	r0, #0
 8004cee:	d0ee      	beq.n	8004cce <SPI_EndRxTxTransaction+0x4a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cf0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004cf2:	f043 0320 	orr.w	r3, r3, #32
 8004cf6:	6563      	str	r3, [r4, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004cf8:	2003      	movs	r0, #3
 8004cfa:	e7e8      	b.n	8004cce <SPI_EndRxTxTransaction+0x4a>
 8004cfc:	20000008 	.word	0x20000008
 8004d00:	165e9f81 	.word	0x165e9f81

08004d04 <SPI_EndRxTransaction>:
{
 8004d04:	b510      	push	{r4, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	4604      	mov	r4, r0
 8004d0a:	460b      	mov	r3, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d0c:	6841      	ldr	r1, [r0, #4]
 8004d0e:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 8004d12:	d014      	beq.n	8004d3e <SPI_EndRxTransaction+0x3a>
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d14:	6861      	ldr	r1, [r4, #4]
 8004d16:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 8004d1a:	d12a      	bne.n	8004d72 <SPI_EndRxTransaction+0x6e>
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004d1c:	68a1      	ldr	r1, [r4, #8]
 8004d1e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004d22:	d019      	beq.n	8004d58 <SPI_EndRxTransaction+0x54>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d24:	9200      	str	r2, [sp, #0]
 8004d26:	2200      	movs	r2, #0
 8004d28:	2180      	movs	r1, #128	@ 0x80
 8004d2a:	4620      	mov	r0, r4
 8004d2c:	f7ff ff46 	bl	8004bbc <SPI_WaitFlagStateUntilTimeout>
 8004d30:	b330      	cbz	r0, 8004d80 <SPI_EndRxTransaction+0x7c>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d32:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004d34:	f043 0320 	orr.w	r3, r3, #32
 8004d38:	6563      	str	r3, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004d3a:	2003      	movs	r0, #3
 8004d3c:	e020      	b.n	8004d80 <SPI_EndRxTransaction+0x7c>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d3e:	6881      	ldr	r1, [r0, #8]
 8004d40:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8004d44:	d002      	beq.n	8004d4c <SPI_EndRxTransaction+0x48>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d46:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004d4a:	d1e3      	bne.n	8004d14 <SPI_EndRxTransaction+0x10>
    __HAL_SPI_DISABLE(hspi);
 8004d4c:	6820      	ldr	r0, [r4, #0]
 8004d4e:	6801      	ldr	r1, [r0, #0]
 8004d50:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
 8004d54:	6001      	str	r1, [r0, #0]
 8004d56:	e7dd      	b.n	8004d14 <SPI_EndRxTransaction+0x10>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d58:	9200      	str	r2, [sp, #0]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	2101      	movs	r1, #1
 8004d5e:	4620      	mov	r0, r4
 8004d60:	f7ff ff2c 	bl	8004bbc <SPI_WaitFlagStateUntilTimeout>
 8004d64:	b160      	cbz	r0, 8004d80 <SPI_EndRxTransaction+0x7c>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d66:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004d68:	f043 0320 	orr.w	r3, r3, #32
 8004d6c:	6563      	str	r3, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004d6e:	2003      	movs	r0, #3
 8004d70:	e006      	b.n	8004d80 <SPI_EndRxTransaction+0x7c>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d72:	9200      	str	r2, [sp, #0]
 8004d74:	2200      	movs	r2, #0
 8004d76:	2101      	movs	r1, #1
 8004d78:	4620      	mov	r0, r4
 8004d7a:	f7ff ff1f 	bl	8004bbc <SPI_WaitFlagStateUntilTimeout>
 8004d7e:	b908      	cbnz	r0, 8004d84 <SPI_EndRxTransaction+0x80>
}
 8004d80:	b002      	add	sp, #8
 8004d82:	bd10      	pop	{r4, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d84:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004d86:	f043 0320 	orr.w	r3, r3, #32
 8004d8a:	6563      	str	r3, [r4, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004d8c:	2003      	movs	r0, #3
 8004d8e:	e7f7      	b.n	8004d80 <SPI_EndRxTransaction+0x7c>

08004d90 <HAL_SPI_Init>:
  if (hspi == NULL)
 8004d90:	2800      	cmp	r0, #0
 8004d92:	d05a      	beq.n	8004e4a <HAL_SPI_Init+0xba>
{
 8004d94:	b510      	push	{r4, lr}
 8004d96:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d98:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8004d9a:	b933      	cbnz	r3, 8004daa <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d9c:	6843      	ldr	r3, [r0, #4]
 8004d9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004da2:	d005      	beq.n	8004db0 <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004da4:	2300      	movs	r3, #0
 8004da6:	61c3      	str	r3, [r0, #28]
 8004da8:	e002      	b.n	8004db0 <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004daa:	2300      	movs	r3, #0
 8004dac:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004dae:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004db0:	2300      	movs	r3, #0
 8004db2:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004db4:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d040      	beq.n	8004e3e <HAL_SPI_Init+0xae>
  hspi->State = HAL_SPI_STATE_BUSY;
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 8004dc2:	6822      	ldr	r2, [r4, #0]
 8004dc4:	6813      	ldr	r3, [r2, #0]
 8004dc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dca:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004dcc:	6863      	ldr	r3, [r4, #4]
 8004dce:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8004dd2:	68a2      	ldr	r2, [r4, #8]
 8004dd4:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	68e2      	ldr	r2, [r4, #12]
 8004ddc:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004de0:	4313      	orrs	r3, r2
 8004de2:	6922      	ldr	r2, [r4, #16]
 8004de4:	f002 0202 	and.w	r2, r2, #2
 8004de8:	4313      	orrs	r3, r2
 8004dea:	6962      	ldr	r2, [r4, #20]
 8004dec:	f002 0201 	and.w	r2, r2, #1
 8004df0:	4313      	orrs	r3, r2
 8004df2:	69a2      	ldr	r2, [r4, #24]
 8004df4:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	69e2      	ldr	r2, [r4, #28]
 8004dfc:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8004e00:	4313      	orrs	r3, r2
 8004e02:	6a22      	ldr	r2, [r4, #32]
 8004e04:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004e0c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004e10:	6821      	ldr	r1, [r4, #0]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e16:	8b63      	ldrh	r3, [r4, #26]
 8004e18:	f003 0304 	and.w	r3, r3, #4
 8004e1c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004e1e:	f002 0210 	and.w	r2, r2, #16
 8004e22:	6821      	ldr	r1, [r4, #0]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e28:	6822      	ldr	r2, [r4, #0]
 8004e2a:	69d3      	ldr	r3, [r2, #28]
 8004e2c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e30:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e32:	2000      	movs	r0, #0
 8004e34:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e36:	2301      	movs	r3, #1
 8004e38:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 8004e3c:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8004e3e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 8004e42:	4620      	mov	r0, r4
 8004e44:	f7fe fa2c 	bl	80032a0 <HAL_SPI_MspInit>
 8004e48:	e7b8      	b.n	8004dbc <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8004e4a:	2001      	movs	r0, #1
}
 8004e4c:	4770      	bx	lr

08004e4e <HAL_SPI_Transmit>:
{
 8004e4e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e52:	b083      	sub	sp, #12
 8004e54:	4604      	mov	r4, r0
 8004e56:	4689      	mov	r9, r1
 8004e58:	4690      	mov	r8, r2
 8004e5a:	461d      	mov	r5, r3
  tickstart = HAL_GetTick();
 8004e5c:	f7fc fd9a 	bl	8001994 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8004e60:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	f040 80cd 	bne.w	8005004 <HAL_SPI_Transmit+0x1b6>
 8004e6a:	4606      	mov	r6, r0
 8004e6c:	b2df      	uxtb	r7, r3
  if ((pData == NULL) || (Size == 0U))
 8004e6e:	f1b9 0f00 	cmp.w	r9, #0
 8004e72:	f000 80c8 	beq.w	8005006 <HAL_SPI_Transmit+0x1b8>
 8004e76:	f1b8 0f00 	cmp.w	r8, #0
 8004e7a:	f000 80c4 	beq.w	8005006 <HAL_SPI_Transmit+0x1b8>
  __HAL_LOCK(hspi);
 8004e7e:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	f000 80c3 	beq.w	800500e <HAL_SPI_Transmit+0x1c0>
 8004e88:	2301      	movs	r3, #1
 8004e8a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e94:	2300      	movs	r3, #0
 8004e96:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004e98:	f8c4 9030 	str.w	r9, [r4, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004e9c:	f8a4 8034 	strh.w	r8, [r4, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004ea0:	f8a4 8036 	strh.w	r8, [r4, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ea4:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004ea6:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004ea8:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004eaa:	6463      	str	r3, [r4, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004eac:	6423      	str	r3, [r4, #64]	@ 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eae:	68a3      	ldr	r3, [r4, #8]
 8004eb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004eb4:	d01e      	beq.n	8004ef4 <HAL_SPI_Transmit+0xa6>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004eb6:	6823      	ldr	r3, [r4, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8004ebe:	d103      	bne.n	8004ec8 <HAL_SPI_Transmit+0x7a>
    __HAL_SPI_ENABLE(hspi);
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ec6:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ec8:	68e3      	ldr	r3, [r4, #12]
 8004eca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ece:	d01c      	beq.n	8004f0a <HAL_SPI_Transmit+0xbc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ed0:	6863      	ldr	r3, [r4, #4]
 8004ed2:	b113      	cbz	r3, 8004eda <HAL_SPI_Transmit+0x8c>
 8004ed4:	f1b8 0f01 	cmp.w	r8, #1
 8004ed8:	d15f      	bne.n	8004f9a <HAL_SPI_Transmit+0x14c>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004eda:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8004edc:	6823      	ldr	r3, [r4, #0]
 8004ede:	7812      	ldrb	r2, [r2, #0]
 8004ee0:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ee2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004ee4:	3301      	adds	r3, #1
 8004ee6:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8004ee8:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	3b01      	subs	r3, #1
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8004ef2:	e052      	b.n	8004f9a <HAL_SPI_Transmit+0x14c>
    __HAL_SPI_DISABLE(hspi);
 8004ef4:	6822      	ldr	r2, [r4, #0]
 8004ef6:	6813      	ldr	r3, [r2, #0]
 8004ef8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004efc:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8004efe:	6822      	ldr	r2, [r4, #0]
 8004f00:	6813      	ldr	r3, [r2, #0]
 8004f02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f06:	6013      	str	r3, [r2, #0]
 8004f08:	e7d5      	b.n	8004eb6 <HAL_SPI_Transmit+0x68>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f0a:	6863      	ldr	r3, [r4, #4]
 8004f0c:	b113      	cbz	r3, 8004f14 <HAL_SPI_Transmit+0xc6>
 8004f0e:	f1b8 0f01 	cmp.w	r8, #1
 8004f12:	d115      	bne.n	8004f40 <HAL_SPI_Transmit+0xf2>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f14:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8004f16:	6823      	ldr	r3, [r4, #0]
 8004f18:	8812      	ldrh	r2, [r2, #0]
 8004f1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f1c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004f1e:	3302      	adds	r3, #2
 8004f20:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f22:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8004f2c:	e008      	b.n	8004f40 <HAL_SPI_Transmit+0xf2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f2e:	f7fc fd31 	bl	8001994 <HAL_GetTick>
 8004f32:	1b80      	subs	r0, r0, r6
 8004f34:	42a8      	cmp	r0, r5
 8004f36:	d302      	bcc.n	8004f3e <HAL_SPI_Transmit+0xf0>
 8004f38:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004f3c:	d115      	bne.n	8004f6a <HAL_SPI_Transmit+0x11c>
 8004f3e:	b1a5      	cbz	r5, 8004f6a <HAL_SPI_Transmit+0x11c>
    while (hspi->TxXferCount > 0U)
 8004f40:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d042      	beq.n	8004fce <HAL_SPI_Transmit+0x180>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f48:	6823      	ldr	r3, [r4, #0]
 8004f4a:	689a      	ldr	r2, [r3, #8]
 8004f4c:	f012 0f02 	tst.w	r2, #2
 8004f50:	d0ed      	beq.n	8004f2e <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f52:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8004f54:	8812      	ldrh	r2, [r2, #0]
 8004f56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f58:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004f5a:	3302      	adds	r3, #2
 8004f5c:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f5e:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	3b01      	subs	r3, #1
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8004f68:	e7ea      	b.n	8004f40 <HAL_SPI_Transmit+0xf2>
          hspi->State = HAL_SPI_STATE_READY;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f70:	2300      	movs	r3, #0
 8004f72:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f76:	2703      	movs	r7, #3
 8004f78:	e045      	b.n	8005006 <HAL_SPI_Transmit+0x1b8>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f7a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8004f7c:	7812      	ldrb	r2, [r2, #0]
 8004f7e:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f80:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004f82:	3301      	adds	r3, #1
 8004f84:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f86:	f8b4 c036 	ldrh.w	ip, [r4, #54]	@ 0x36
 8004f8a:	fa1f fc8c 	uxth.w	ip, ip
 8004f8e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004f92:	fa1f fc8c 	uxth.w	ip, ip
 8004f96:	f8a4 c036 	strh.w	ip, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 8004f9a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	b1b3      	cbz	r3, 8004fce <HAL_SPI_Transmit+0x180>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fa0:	6823      	ldr	r3, [r4, #0]
 8004fa2:	689a      	ldr	r2, [r3, #8]
 8004fa4:	f012 0f02 	tst.w	r2, #2
 8004fa8:	d1e7      	bne.n	8004f7a <HAL_SPI_Transmit+0x12c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004faa:	f7fc fcf3 	bl	8001994 <HAL_GetTick>
 8004fae:	1b80      	subs	r0, r0, r6
 8004fb0:	42a8      	cmp	r0, r5
 8004fb2:	d302      	bcc.n	8004fba <HAL_SPI_Transmit+0x16c>
 8004fb4:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004fb8:	d101      	bne.n	8004fbe <HAL_SPI_Transmit+0x170>
 8004fba:	2d00      	cmp	r5, #0
 8004fbc:	d1ed      	bne.n	8004f9a <HAL_SPI_Transmit+0x14c>
          hspi->State = HAL_SPI_STATE_READY;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004fca:	2703      	movs	r7, #3
 8004fcc:	e01b      	b.n	8005006 <HAL_SPI_Transmit+0x1b8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fce:	4632      	mov	r2, r6
 8004fd0:	4629      	mov	r1, r5
 8004fd2:	4620      	mov	r0, r4
 8004fd4:	f7ff fe56 	bl	8004c84 <SPI_EndRxTxTransaction>
 8004fd8:	b108      	cbz	r0, 8004fde <HAL_SPI_Transmit+0x190>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fda:	2320      	movs	r3, #32
 8004fdc:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fde:	68a3      	ldr	r3, [r4, #8]
 8004fe0:	b933      	cbnz	r3, 8004ff0 <HAL_SPI_Transmit+0x1a2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004fe2:	9301      	str	r3, [sp, #4]
 8004fe4:	6823      	ldr	r3, [r4, #0]
 8004fe6:	68da      	ldr	r2, [r3, #12]
 8004fe8:	9201      	str	r2, [sp, #4]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	9301      	str	r3, [sp, #4]
 8004fee:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ffc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004ffe:	b913      	cbnz	r3, 8005006 <HAL_SPI_Transmit+0x1b8>
    return HAL_OK;
 8005000:	2700      	movs	r7, #0
 8005002:	e000      	b.n	8005006 <HAL_SPI_Transmit+0x1b8>
    return HAL_BUSY;
 8005004:	2702      	movs	r7, #2
}
 8005006:	4638      	mov	r0, r7
 8005008:	b003      	add	sp, #12
 800500a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 800500e:	2702      	movs	r7, #2
 8005010:	e7f9      	b.n	8005006 <HAL_SPI_Transmit+0x1b8>

08005012 <HAL_SPI_TransmitReceive>:
{
 8005012:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005016:	b083      	sub	sp, #12
 8005018:	4604      	mov	r4, r0
 800501a:	4688      	mov	r8, r1
 800501c:	4691      	mov	r9, r2
 800501e:	461f      	mov	r7, r3
 8005020:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
  tickstart = HAL_GetTick();
 8005022:	f7fc fcb7 	bl	8001994 <HAL_GetTick>
 8005026:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8005028:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
  tmp_mode            = hspi->Init.Mode;
 800502c:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800502e:	2b01      	cmp	r3, #1
 8005030:	d00b      	beq.n	800504a <HAL_SPI_TransmitReceive+0x38>
 8005032:	b2d9      	uxtb	r1, r3
 8005034:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8005038:	f040 8104 	bne.w	8005244 <HAL_SPI_TransmitReceive+0x232>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800503c:	68a3      	ldr	r3, [r4, #8]
 800503e:	2b00      	cmp	r3, #0
 8005040:	f040 8104 	bne.w	800524c <HAL_SPI_TransmitReceive+0x23a>
 8005044:	2904      	cmp	r1, #4
 8005046:	f040 8103 	bne.w	8005250 <HAL_SPI_TransmitReceive+0x23e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800504a:	f1b8 0f00 	cmp.w	r8, #0
 800504e:	f000 8101 	beq.w	8005254 <HAL_SPI_TransmitReceive+0x242>
 8005052:	f1b9 0f00 	cmp.w	r9, #0
 8005056:	f000 80ff 	beq.w	8005258 <HAL_SPI_TransmitReceive+0x246>
 800505a:	2f00      	cmp	r7, #0
 800505c:	f000 80fe 	beq.w	800525c <HAL_SPI_TransmitReceive+0x24a>
  __HAL_LOCK(hspi);
 8005060:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8005064:	2b01      	cmp	r3, #1
 8005066:	f000 80fb 	beq.w	8005260 <HAL_SPI_TransmitReceive+0x24e>
 800506a:	2301      	movs	r3, #1
 800506c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005070:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8005074:	2b04      	cmp	r3, #4
 8005076:	d002      	beq.n	800507e <HAL_SPI_TransmitReceive+0x6c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005078:	2305      	movs	r3, #5
 800507a:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800507e:	2300      	movs	r3, #0
 8005080:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005082:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005086:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005088:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800508a:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800508e:	86e7      	strh	r7, [r4, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005090:	86a7      	strh	r7, [r4, #52]	@ 0x34
  hspi->RxISR       = NULL;
 8005092:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005094:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005096:	6823      	ldr	r3, [r4, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800509e:	d103      	bne.n	80050a8 <HAL_SPI_TransmitReceive+0x96>
    __HAL_SPI_ENABLE(hspi);
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050a6:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050a8:	68e3      	ldr	r3, [r4, #12]
 80050aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050ae:	d011      	beq.n	80050d4 <HAL_SPI_TransmitReceive+0xc2>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050b0:	6863      	ldr	r3, [r4, #4]
 80050b2:	b10b      	cbz	r3, 80050b8 <HAL_SPI_TransmitReceive+0xa6>
 80050b4:	2f01      	cmp	r7, #1
 80050b6:	d10b      	bne.n	80050d0 <HAL_SPI_TransmitReceive+0xbe>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80050b8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80050ba:	6823      	ldr	r3, [r4, #0]
 80050bc:	7812      	ldrb	r2, [r2, #0]
 80050be:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80050c0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80050c2:	3301      	adds	r3, #1
 80050c4:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 80050c6:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	3b01      	subs	r3, #1
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 80050d0:	2701      	movs	r7, #1
 80050d2:	e071      	b.n	80051b8 <HAL_SPI_TransmitReceive+0x1a6>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050d4:	6863      	ldr	r3, [r4, #4]
 80050d6:	b10b      	cbz	r3, 80050dc <HAL_SPI_TransmitReceive+0xca>
 80050d8:	2f01      	cmp	r7, #1
 80050da:	d10b      	bne.n	80050f4 <HAL_SPI_TransmitReceive+0xe2>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050dc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	8812      	ldrh	r2, [r2, #0]
 80050e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050e4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80050e6:	3302      	adds	r3, #2
 80050e8:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 80050ea:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	3b01      	subs	r3, #1
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 80050f4:	2701      	movs	r7, #1
 80050f6:	e01b      	b.n	8005130 <HAL_SPI_TransmitReceive+0x11e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050f8:	6823      	ldr	r3, [r4, #0]
 80050fa:	689a      	ldr	r2, [r3, #8]
 80050fc:	f012 0f01 	tst.w	r2, #1
 8005100:	d00e      	beq.n	8005120 <HAL_SPI_TransmitReceive+0x10e>
 8005102:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8005104:	b292      	uxth	r2, r2
 8005106:	b15a      	cbz	r2, 8005120 <HAL_SPI_TransmitReceive+0x10e>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005108:	68da      	ldr	r2, [r3, #12]
 800510a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800510c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800510e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005110:	3302      	adds	r3, #2
 8005112:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8005114:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005116:	b29b      	uxth	r3, r3
 8005118:	3b01      	subs	r3, #1
 800511a:	b29b      	uxth	r3, r3
 800511c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 800511e:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005120:	f7fc fc38 	bl	8001994 <HAL_GetTick>
 8005124:	1b80      	subs	r0, r0, r6
 8005126:	42a8      	cmp	r0, r5
 8005128:	d302      	bcc.n	8005130 <HAL_SPI_TransmitReceive+0x11e>
 800512a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800512e:	d11e      	bne.n	800516e <HAL_SPI_TransmitReceive+0x15c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005130:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8005132:	b29b      	uxth	r3, r3
 8005134:	b91b      	cbnz	r3, 800513e <HAL_SPI_TransmitReceive+0x12c>
 8005136:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005138:	b29b      	uxth	r3, r3
 800513a:	2b00      	cmp	r3, #0
 800513c:	d062      	beq.n	8005204 <HAL_SPI_TransmitReceive+0x1f2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800513e:	6823      	ldr	r3, [r4, #0]
 8005140:	689a      	ldr	r2, [r3, #8]
 8005142:	f012 0f02 	tst.w	r2, #2
 8005146:	d0d7      	beq.n	80050f8 <HAL_SPI_TransmitReceive+0xe6>
 8005148:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 800514a:	b292      	uxth	r2, r2
 800514c:	2a00      	cmp	r2, #0
 800514e:	d0d3      	beq.n	80050f8 <HAL_SPI_TransmitReceive+0xe6>
 8005150:	2f00      	cmp	r7, #0
 8005152:	d0d1      	beq.n	80050f8 <HAL_SPI_TransmitReceive+0xe6>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005154:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005156:	8812      	ldrh	r2, [r2, #0]
 8005158:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800515a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800515c:	3302      	adds	r3, #2
 800515e:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8005160:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8005162:	b29b      	uxth	r3, r3
 8005164:	3b01      	subs	r3, #1
 8005166:	b29b      	uxth	r3, r3
 8005168:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 800516a:	2700      	movs	r7, #0
 800516c:	e7c4      	b.n	80050f8 <HAL_SPI_TransmitReceive+0xe6>
        hspi->State = HAL_SPI_STATE_READY;
 800516e:	2301      	movs	r3, #1
 8005170:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005174:	2300      	movs	r3, #0
 8005176:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 800517a:	2003      	movs	r0, #3
 800517c:	e063      	b.n	8005246 <HAL_SPI_TransmitReceive+0x234>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800517e:	6823      	ldr	r3, [r4, #0]
 8005180:	689a      	ldr	r2, [r3, #8]
 8005182:	f012 0f01 	tst.w	r2, #1
 8005186:	d00e      	beq.n	80051a6 <HAL_SPI_TransmitReceive+0x194>
 8005188:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 800518a:	b292      	uxth	r2, r2
 800518c:	b15a      	cbz	r2, 80051a6 <HAL_SPI_TransmitReceive+0x194>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800518e:	68da      	ldr	r2, [r3, #12]
 8005190:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005192:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005194:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005196:	3301      	adds	r3, #1
 8005198:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 800519a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800519c:	b29b      	uxth	r3, r3
 800519e:	3b01      	subs	r3, #1
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 80051a4:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80051a6:	f7fc fbf5 	bl	8001994 <HAL_GetTick>
 80051aa:	1b83      	subs	r3, r0, r6
 80051ac:	42ab      	cmp	r3, r5
 80051ae:	d302      	bcc.n	80051b6 <HAL_SPI_TransmitReceive+0x1a4>
 80051b0:	f1b5 3fff 	cmp.w	r5, #4294967295
 80051b4:	d11e      	bne.n	80051f4 <HAL_SPI_TransmitReceive+0x1e2>
 80051b6:	b1ed      	cbz	r5, 80051f4 <HAL_SPI_TransmitReceive+0x1e2>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051b8:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	b913      	cbnz	r3, 80051c4 <HAL_SPI_TransmitReceive+0x1b2>
 80051be:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	b1fb      	cbz	r3, 8005204 <HAL_SPI_TransmitReceive+0x1f2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051c4:	6823      	ldr	r3, [r4, #0]
 80051c6:	689a      	ldr	r2, [r3, #8]
 80051c8:	f012 0f02 	tst.w	r2, #2
 80051cc:	d0d7      	beq.n	800517e <HAL_SPI_TransmitReceive+0x16c>
 80051ce:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 80051d0:	b292      	uxth	r2, r2
 80051d2:	2a00      	cmp	r2, #0
 80051d4:	d0d3      	beq.n	800517e <HAL_SPI_TransmitReceive+0x16c>
 80051d6:	2f00      	cmp	r7, #0
 80051d8:	d0d1      	beq.n	800517e <HAL_SPI_TransmitReceive+0x16c>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80051da:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80051dc:	7812      	ldrb	r2, [r2, #0]
 80051de:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 80051e0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80051e2:	3301      	adds	r3, #1
 80051e4:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 80051e6:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	3b01      	subs	r3, #1
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 80051f0:	2700      	movs	r7, #0
 80051f2:	e7c4      	b.n	800517e <HAL_SPI_TransmitReceive+0x16c>
        hspi->State = HAL_SPI_STATE_READY;
 80051f4:	2301      	movs	r3, #1
 80051f6:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80051fa:	2300      	movs	r3, #0
 80051fc:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005200:	2003      	movs	r0, #3
 8005202:	e020      	b.n	8005246 <HAL_SPI_TransmitReceive+0x234>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005204:	4632      	mov	r2, r6
 8005206:	4629      	mov	r1, r5
 8005208:	4620      	mov	r0, r4
 800520a:	f7ff fd3b 	bl	8004c84 <SPI_EndRxTxTransaction>
 800520e:	b990      	cbnz	r0, 8005236 <HAL_SPI_TransmitReceive+0x224>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005210:	68a3      	ldr	r3, [r4, #8]
 8005212:	b933      	cbnz	r3, 8005222 <HAL_SPI_TransmitReceive+0x210>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005214:	9301      	str	r3, [sp, #4]
 8005216:	6823      	ldr	r3, [r4, #0]
 8005218:	68da      	ldr	r2, [r3, #12]
 800521a:	9201      	str	r2, [sp, #4]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	9301      	str	r3, [sp, #4]
 8005220:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8005222:	2301      	movs	r3, #1
 8005224:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8005228:	2300      	movs	r3, #0
 800522a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800522e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005230:	b14b      	cbz	r3, 8005246 <HAL_SPI_TransmitReceive+0x234>
    return HAL_ERROR;
 8005232:	2001      	movs	r0, #1
 8005234:	e007      	b.n	8005246 <HAL_SPI_TransmitReceive+0x234>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005236:	2320      	movs	r3, #32
 8005238:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800523a:	2300      	movs	r3, #0
 800523c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8005240:	2001      	movs	r0, #1
 8005242:	e000      	b.n	8005246 <HAL_SPI_TransmitReceive+0x234>
    return HAL_BUSY;
 8005244:	2002      	movs	r0, #2
}
 8005246:	b003      	add	sp, #12
 8005248:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 800524c:	2002      	movs	r0, #2
 800524e:	e7fa      	b.n	8005246 <HAL_SPI_TransmitReceive+0x234>
 8005250:	2002      	movs	r0, #2
 8005252:	e7f8      	b.n	8005246 <HAL_SPI_TransmitReceive+0x234>
    return HAL_ERROR;
 8005254:	2001      	movs	r0, #1
 8005256:	e7f6      	b.n	8005246 <HAL_SPI_TransmitReceive+0x234>
 8005258:	2001      	movs	r0, #1
 800525a:	e7f4      	b.n	8005246 <HAL_SPI_TransmitReceive+0x234>
 800525c:	2001      	movs	r0, #1
 800525e:	e7f2      	b.n	8005246 <HAL_SPI_TransmitReceive+0x234>
  __HAL_LOCK(hspi);
 8005260:	2002      	movs	r0, #2
 8005262:	e7f0      	b.n	8005246 <HAL_SPI_TransmitReceive+0x234>

08005264 <HAL_SPI_Receive>:
{
 8005264:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005268:	b083      	sub	sp, #12
 800526a:	461d      	mov	r5, r3
  if (hspi->State != HAL_SPI_STATE_READY)
 800526c:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
 8005270:	2b01      	cmp	r3, #1
 8005272:	f040 80b2 	bne.w	80053da <HAL_SPI_Receive+0x176>
 8005276:	4604      	mov	r4, r0
 8005278:	4689      	mov	r9, r1
 800527a:	4690      	mov	r8, r2
 800527c:	b2df      	uxtb	r7, r3
  if ((pData == NULL) || (Size == 0U))
 800527e:	2900      	cmp	r1, #0
 8005280:	f000 80ac 	beq.w	80053dc <HAL_SPI_Receive+0x178>
 8005284:	2a00      	cmp	r2, #0
 8005286:	f000 80a9 	beq.w	80053dc <HAL_SPI_Receive+0x178>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800528a:	6843      	ldr	r3, [r0, #4]
 800528c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005290:	d101      	bne.n	8005296 <HAL_SPI_Receive+0x32>
 8005292:	6883      	ldr	r3, [r0, #8]
 8005294:	b353      	cbz	r3, 80052ec <HAL_SPI_Receive+0x88>
  tickstart = HAL_GetTick();
 8005296:	f7fc fb7d 	bl	8001994 <HAL_GetTick>
 800529a:	4606      	mov	r6, r0
  __HAL_LOCK(hspi);
 800529c:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	f000 809f 	beq.w	80053e4 <HAL_SPI_Receive+0x180>
 80052a6:	2301      	movs	r3, #1
 80052a8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80052ac:	2304      	movs	r3, #4
 80052ae:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052b2:	2300      	movs	r3, #0
 80052b4:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80052b6:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80052ba:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80052be:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80052c2:	6323      	str	r3, [r4, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80052c4:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80052c6:	86e3      	strh	r3, [r4, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80052c8:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80052ca:	6463      	str	r3, [r4, #68]	@ 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052cc:	68a3      	ldr	r3, [r4, #8]
 80052ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052d2:	d015      	beq.n	8005300 <HAL_SPI_Receive+0x9c>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052d4:	6823      	ldr	r3, [r4, #0]
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80052dc:	d103      	bne.n	80052e6 <HAL_SPI_Receive+0x82>
    __HAL_SPI_ENABLE(hspi);
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052e4:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80052e6:	68e3      	ldr	r3, [r4, #12]
 80052e8:	b1f3      	cbz	r3, 8005328 <HAL_SPI_Receive+0xc4>
 80052ea:	e043      	b.n	8005374 <HAL_SPI_Receive+0x110>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80052ec:	2304      	movs	r3, #4
 80052ee:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80052f2:	9500      	str	r5, [sp, #0]
 80052f4:	4613      	mov	r3, r2
 80052f6:	460a      	mov	r2, r1
 80052f8:	f7ff fe8b 	bl	8005012 <HAL_SPI_TransmitReceive>
 80052fc:	4607      	mov	r7, r0
 80052fe:	e06d      	b.n	80053dc <HAL_SPI_Receive+0x178>
    __HAL_SPI_DISABLE(hspi);
 8005300:	6822      	ldr	r2, [r4, #0]
 8005302:	6813      	ldr	r3, [r2, #0]
 8005304:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005308:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 800530a:	6822      	ldr	r2, [r4, #0]
 800530c:	6813      	ldr	r3, [r2, #0]
 800530e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005312:	6013      	str	r3, [r2, #0]
 8005314:	e7de      	b.n	80052d4 <HAL_SPI_Receive+0x70>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005316:	f7fc fb3d 	bl	8001994 <HAL_GetTick>
 800531a:	1b80      	subs	r0, r0, r6
 800531c:	42a8      	cmp	r0, r5
 800531e:	d302      	bcc.n	8005326 <HAL_SPI_Receive+0xc2>
 8005320:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005324:	d115      	bne.n	8005352 <HAL_SPI_Receive+0xee>
 8005326:	b1a5      	cbz	r5, 8005352 <HAL_SPI_Receive+0xee>
    while (hspi->RxXferCount > 0U)
 8005328:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800532a:	b29b      	uxth	r3, r3
 800532c:	2b00      	cmp	r3, #0
 800532e:	d042      	beq.n	80053b6 <HAL_SPI_Receive+0x152>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005330:	6823      	ldr	r3, [r4, #0]
 8005332:	689a      	ldr	r2, [r3, #8]
 8005334:	f012 0f01 	tst.w	r2, #1
 8005338:	d0ed      	beq.n	8005316 <HAL_SPI_Receive+0xb2>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800533a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800533c:	7b1b      	ldrb	r3, [r3, #12]
 800533e:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005340:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005342:	3301      	adds	r3, #1
 8005344:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8005346:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005348:	b29b      	uxth	r3, r3
 800534a:	3b01      	subs	r3, #1
 800534c:	b29b      	uxth	r3, r3
 800534e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005350:	e7ea      	b.n	8005328 <HAL_SPI_Receive+0xc4>
          hspi->State = HAL_SPI_STATE_READY;
 8005352:	2301      	movs	r3, #1
 8005354:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005358:	2300      	movs	r3, #0
 800535a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 800535e:	2703      	movs	r7, #3
 8005360:	e03c      	b.n	80053dc <HAL_SPI_Receive+0x178>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005362:	f7fc fb17 	bl	8001994 <HAL_GetTick>
 8005366:	1b80      	subs	r0, r0, r6
 8005368:	42a8      	cmp	r0, r5
 800536a:	d302      	bcc.n	8005372 <HAL_SPI_Receive+0x10e>
 800536c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005370:	d119      	bne.n	80053a6 <HAL_SPI_Receive+0x142>
 8005372:	b1c5      	cbz	r5, 80053a6 <HAL_SPI_Receive+0x142>
    while (hspi->RxXferCount > 0U)
 8005374:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005376:	b29b      	uxth	r3, r3
 8005378:	b1eb      	cbz	r3, 80053b6 <HAL_SPI_Receive+0x152>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800537a:	6823      	ldr	r3, [r4, #0]
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	f012 0f01 	tst.w	r2, #1
 8005382:	d0ee      	beq.n	8005362 <HAL_SPI_Receive+0xfe>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005384:	68da      	ldr	r2, [r3, #12]
 8005386:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005388:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800538a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800538c:	3302      	adds	r3, #2
 800538e:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8005390:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
 8005394:	fa1f fc8c 	uxth.w	ip, ip
 8005398:	f10c 3cff 	add.w	ip, ip, #4294967295
 800539c:	fa1f fc8c 	uxth.w	ip, ip
 80053a0:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
 80053a4:	e7e6      	b.n	8005374 <HAL_SPI_Receive+0x110>
          hspi->State = HAL_SPI_STATE_READY;
 80053a6:	2301      	movs	r3, #1
 80053a8:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80053ac:	2300      	movs	r3, #0
 80053ae:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 80053b2:	2703      	movs	r7, #3
 80053b4:	e012      	b.n	80053dc <HAL_SPI_Receive+0x178>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053b6:	4632      	mov	r2, r6
 80053b8:	4629      	mov	r1, r5
 80053ba:	4620      	mov	r0, r4
 80053bc:	f7ff fca2 	bl	8004d04 <SPI_EndRxTransaction>
 80053c0:	b108      	cbz	r0, 80053c6 <HAL_SPI_Receive+0x162>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053c2:	2320      	movs	r3, #32
 80053c4:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80053c6:	2301      	movs	r3, #1
 80053c8:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 80053cc:	2300      	movs	r3, #0
 80053ce:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053d2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80053d4:	b913      	cbnz	r3, 80053dc <HAL_SPI_Receive+0x178>
    return HAL_OK;
 80053d6:	2700      	movs	r7, #0
 80053d8:	e000      	b.n	80053dc <HAL_SPI_Receive+0x178>
    return HAL_BUSY;
 80053da:	2702      	movs	r7, #2
}
 80053dc:	4638      	mov	r0, r7
 80053de:	b003      	add	sp, #12
 80053e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 80053e4:	2702      	movs	r7, #2
 80053e6:	e7f9      	b.n	80053dc <HAL_SPI_Receive+0x178>

080053e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053e8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ea:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053ec:	6a02      	ldr	r2, [r0, #32]
 80053ee:	f022 0201 	bic.w	r2, r2, #1
 80053f2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053f4:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053f6:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053f8:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053fc:	680c      	ldr	r4, [r1, #0]
 80053fe:	ea44 040c 	orr.w	r4, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005402:	f023 0c02 	bic.w	ip, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005406:	688b      	ldr	r3, [r1, #8]
 8005408:	ea43 030c 	orr.w	r3, r3, ip

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800540c:	4d11      	ldr	r5, [pc, #68]	@ (8005454 <TIM_OC1_SetConfig+0x6c>)
 800540e:	42a8      	cmp	r0, r5
 8005410:	d003      	beq.n	800541a <TIM_OC1_SetConfig+0x32>
 8005412:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005416:	42a8      	cmp	r0, r5
 8005418:	d105      	bne.n	8005426 <TIM_OC1_SetConfig+0x3e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800541a:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800541e:	68cd      	ldr	r5, [r1, #12]
 8005420:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005422:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005426:	4d0b      	ldr	r5, [pc, #44]	@ (8005454 <TIM_OC1_SetConfig+0x6c>)
 8005428:	42a8      	cmp	r0, r5
 800542a:	d003      	beq.n	8005434 <TIM_OC1_SetConfig+0x4c>
 800542c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005430:	42a8      	cmp	r0, r5
 8005432:	d107      	bne.n	8005444 <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005434:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005438:	694d      	ldr	r5, [r1, #20]
 800543a:	ea45 0c02 	orr.w	ip, r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800543e:	698a      	ldr	r2, [r1, #24]
 8005440:	ea42 020c 	orr.w	r2, r2, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005444:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005446:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005448:	684a      	ldr	r2, [r1, #4]
 800544a:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800544c:	6203      	str	r3, [r0, #32]
}
 800544e:	bc30      	pop	{r4, r5}
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	40010000 	.word	0x40010000

08005458 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005458:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800545a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800545c:	6a02      	ldr	r2, [r0, #32]
 800545e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005462:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005464:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005466:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005468:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800546c:	680c      	ldr	r4, [r1, #0]
 800546e:	ea44 050c 	orr.w	r5, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005472:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005476:	688c      	ldr	r4, [r1, #8]
 8005478:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800547c:	4c11      	ldr	r4, [pc, #68]	@ (80054c4 <TIM_OC3_SetConfig+0x6c>)
 800547e:	42a0      	cmp	r0, r4
 8005480:	d003      	beq.n	800548a <TIM_OC3_SetConfig+0x32>
 8005482:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005486:	42a0      	cmp	r0, r4
 8005488:	d106      	bne.n	8005498 <TIM_OC3_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800548a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800548e:	68cc      	ldr	r4, [r1, #12]
 8005490:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005494:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005498:	4c0a      	ldr	r4, [pc, #40]	@ (80054c4 <TIM_OC3_SetConfig+0x6c>)
 800549a:	42a0      	cmp	r0, r4
 800549c:	d003      	beq.n	80054a6 <TIM_OC3_SetConfig+0x4e>
 800549e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80054a2:	42a0      	cmp	r0, r4
 80054a4:	d107      	bne.n	80054b6 <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80054a6:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80054aa:	694c      	ldr	r4, [r1, #20]
 80054ac:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054b0:	698c      	ldr	r4, [r1, #24]
 80054b2:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054b6:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054b8:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80054ba:	684a      	ldr	r2, [r1, #4]
 80054bc:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054be:	6203      	str	r3, [r0, #32]
}
 80054c0:	bc30      	pop	{r4, r5}
 80054c2:	4770      	bx	lr
 80054c4:	40010000 	.word	0x40010000

080054c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054c8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ca:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054cc:	6a02      	ldr	r2, [r0, #32]
 80054ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80054d2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054d4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054d6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054d8:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054dc:	680d      	ldr	r5, [r1, #0]
 80054de:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054e6:	688d      	ldr	r5, [r1, #8]
 80054e8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ec:	4d09      	ldr	r5, [pc, #36]	@ (8005514 <TIM_OC4_SetConfig+0x4c>)
 80054ee:	42a8      	cmp	r0, r5
 80054f0:	d003      	beq.n	80054fa <TIM_OC4_SetConfig+0x32>
 80054f2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80054f6:	42a8      	cmp	r0, r5
 80054f8:	d104      	bne.n	8005504 <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054fa:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054fe:	694d      	ldr	r5, [r1, #20]
 8005500:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005504:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005506:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005508:	684a      	ldr	r2, [r1, #4]
 800550a:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800550c:	6203      	str	r3, [r0, #32]
}
 800550e:	bc30      	pop	{r4, r5}
 8005510:	4770      	bx	lr
 8005512:	bf00      	nop
 8005514:	40010000 	.word	0x40010000

08005518 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005518:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800551a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800551c:	6a04      	ldr	r4, [r0, #32]
 800551e:	f024 0401 	bic.w	r4, r4, #1
 8005522:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005524:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005526:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800552a:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800552e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8005532:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005534:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8005536:	6203      	str	r3, [r0, #32]
}
 8005538:	f85d 4b04 	ldr.w	r4, [sp], #4
 800553c:	4770      	bx	lr

0800553e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800553e:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005540:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005542:	6a04      	ldr	r4, [r0, #32]
 8005544:	f024 0410 	bic.w	r4, r4, #16
 8005548:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800554a:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800554c:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005550:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005554:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005558:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800555c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800555e:	6203      	str	r3, [r0, #32]
}
 8005560:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005564:	4770      	bx	lr

08005566 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005566:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800556c:	430b      	orrs	r3, r1
 800556e:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005572:	6083      	str	r3, [r0, #8]
}
 8005574:	4770      	bx	lr

08005576 <HAL_TIM_OC_MspInit>:
}
 8005576:	4770      	bx	lr

08005578 <HAL_TIM_PWM_MspInit>:
}
 8005578:	4770      	bx	lr
	...

0800557c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 800557c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800557e:	4a32      	ldr	r2, [pc, #200]	@ (8005648 <TIM_Base_SetConfig+0xcc>)
 8005580:	4290      	cmp	r0, r2
 8005582:	d012      	beq.n	80055aa <TIM_Base_SetConfig+0x2e>
 8005584:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005588:	d00f      	beq.n	80055aa <TIM_Base_SetConfig+0x2e>
 800558a:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 800558e:	4290      	cmp	r0, r2
 8005590:	d00b      	beq.n	80055aa <TIM_Base_SetConfig+0x2e>
 8005592:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005596:	4290      	cmp	r0, r2
 8005598:	d007      	beq.n	80055aa <TIM_Base_SetConfig+0x2e>
 800559a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800559e:	4290      	cmp	r0, r2
 80055a0:	d003      	beq.n	80055aa <TIM_Base_SetConfig+0x2e>
 80055a2:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80055a6:	4290      	cmp	r0, r2
 80055a8:	d103      	bne.n	80055b2 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80055ae:	684a      	ldr	r2, [r1, #4]
 80055b0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055b2:	4a25      	ldr	r2, [pc, #148]	@ (8005648 <TIM_Base_SetConfig+0xcc>)
 80055b4:	4290      	cmp	r0, r2
 80055b6:	d02a      	beq.n	800560e <TIM_Base_SetConfig+0x92>
 80055b8:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80055bc:	d027      	beq.n	800560e <TIM_Base_SetConfig+0x92>
 80055be:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80055c2:	4290      	cmp	r0, r2
 80055c4:	d023      	beq.n	800560e <TIM_Base_SetConfig+0x92>
 80055c6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80055ca:	4290      	cmp	r0, r2
 80055cc:	d01f      	beq.n	800560e <TIM_Base_SetConfig+0x92>
 80055ce:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80055d2:	4290      	cmp	r0, r2
 80055d4:	d01b      	beq.n	800560e <TIM_Base_SetConfig+0x92>
 80055d6:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80055da:	4290      	cmp	r0, r2
 80055dc:	d017      	beq.n	800560e <TIM_Base_SetConfig+0x92>
 80055de:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80055e2:	4290      	cmp	r0, r2
 80055e4:	d013      	beq.n	800560e <TIM_Base_SetConfig+0x92>
 80055e6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80055ea:	4290      	cmp	r0, r2
 80055ec:	d00f      	beq.n	800560e <TIM_Base_SetConfig+0x92>
 80055ee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80055f2:	4290      	cmp	r0, r2
 80055f4:	d00b      	beq.n	800560e <TIM_Base_SetConfig+0x92>
 80055f6:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80055fa:	4290      	cmp	r0, r2
 80055fc:	d007      	beq.n	800560e <TIM_Base_SetConfig+0x92>
 80055fe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005602:	4290      	cmp	r0, r2
 8005604:	d003      	beq.n	800560e <TIM_Base_SetConfig+0x92>
 8005606:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800560a:	4290      	cmp	r0, r2
 800560c:	d103      	bne.n	8005616 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800560e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005612:	68ca      	ldr	r2, [r1, #12]
 8005614:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005616:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800561a:	694a      	ldr	r2, [r1, #20]
 800561c:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 800561e:	688a      	ldr	r2, [r1, #8]
 8005620:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005622:	680a      	ldr	r2, [r1, #0]
 8005624:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005626:	4a08      	ldr	r2, [pc, #32]	@ (8005648 <TIM_Base_SetConfig+0xcc>)
 8005628:	4290      	cmp	r0, r2
 800562a:	d003      	beq.n	8005634 <TIM_Base_SetConfig+0xb8>
 800562c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005630:	4290      	cmp	r0, r2
 8005632:	d101      	bne.n	8005638 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8005634:	690a      	ldr	r2, [r1, #16]
 8005636:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005638:	6802      	ldr	r2, [r0, #0]
 800563a:	f042 0204 	orr.w	r2, r2, #4
 800563e:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8005640:	2201      	movs	r2, #1
 8005642:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8005644:	6003      	str	r3, [r0, #0]
}
 8005646:	4770      	bx	lr
 8005648:	40010000 	.word	0x40010000

0800564c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800564c:	b340      	cbz	r0, 80056a0 <HAL_TIM_Base_Init+0x54>
{
 800564e:	b510      	push	{r4, lr}
 8005650:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005652:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005656:	b1f3      	cbz	r3, 8005696 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005658:	2302      	movs	r3, #2
 800565a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800565e:	4621      	mov	r1, r4
 8005660:	f851 0b04 	ldr.w	r0, [r1], #4
 8005664:	f7ff ff8a 	bl	800557c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005668:	2301      	movs	r3, #1
 800566a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800566e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005672:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005676:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800567a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800567e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005682:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005686:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800568a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800568e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005692:	2000      	movs	r0, #0
}
 8005694:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005696:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800569a:	f7fd fea9 	bl	80033f0 <HAL_TIM_Base_MspInit>
 800569e:	e7db      	b.n	8005658 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80056a0:	2001      	movs	r0, #1
}
 80056a2:	4770      	bx	lr

080056a4 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 80056a4:	b340      	cbz	r0, 80056f8 <HAL_TIM_OC_Init+0x54>
{
 80056a6:	b510      	push	{r4, lr}
 80056a8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80056aa:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80056ae:	b1f3      	cbz	r3, 80056ee <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80056b0:	2302      	movs	r3, #2
 80056b2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80056b6:	4621      	mov	r1, r4
 80056b8:	f851 0b04 	ldr.w	r0, [r1], #4
 80056bc:	f7ff ff5e 	bl	800557c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056c0:	2301      	movs	r3, #1
 80056c2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056c6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80056ca:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80056ce:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80056d2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056d6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80056da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056de:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80056e2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80056e6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80056ea:	2000      	movs	r0, #0
}
 80056ec:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80056ee:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 80056f2:	f7ff ff40 	bl	8005576 <HAL_TIM_OC_MspInit>
 80056f6:	e7db      	b.n	80056b0 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 80056f8:	2001      	movs	r0, #1
}
 80056fa:	4770      	bx	lr

080056fc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80056fc:	b340      	cbz	r0, 8005750 <HAL_TIM_PWM_Init+0x54>
{
 80056fe:	b510      	push	{r4, lr}
 8005700:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005702:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005706:	b1f3      	cbz	r3, 8005746 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005708:	2302      	movs	r3, #2
 800570a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800570e:	4621      	mov	r1, r4
 8005710:	f851 0b04 	ldr.w	r0, [r1], #4
 8005714:	f7ff ff32 	bl	800557c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005718:	2301      	movs	r3, #1
 800571a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800571e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005722:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005726:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800572a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800572e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005732:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005736:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800573a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800573e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005742:	2000      	movs	r0, #0
}
 8005744:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005746:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800574a:	f7ff ff15 	bl	8005578 <HAL_TIM_PWM_MspInit>
 800574e:	e7db      	b.n	8005708 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8005750:	2001      	movs	r0, #1
}
 8005752:	4770      	bx	lr

08005754 <TIM_OC2_SetConfig>:
{
 8005754:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 8005756:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005758:	6a02      	ldr	r2, [r0, #32]
 800575a:	f022 0210 	bic.w	r2, r2, #16
 800575e:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005760:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005762:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005764:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005768:	680d      	ldr	r5, [r1, #0]
 800576a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800576e:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005772:	688d      	ldr	r5, [r1, #8]
 8005774:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005778:	4d11      	ldr	r5, [pc, #68]	@ (80057c0 <TIM_OC2_SetConfig+0x6c>)
 800577a:	42a8      	cmp	r0, r5
 800577c:	d003      	beq.n	8005786 <TIM_OC2_SetConfig+0x32>
 800577e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005782:	42a8      	cmp	r0, r5
 8005784:	d106      	bne.n	8005794 <TIM_OC2_SetConfig+0x40>
    tmpccer &= ~TIM_CCER_CC2NP;
 8005786:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800578a:	68cd      	ldr	r5, [r1, #12]
 800578c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8005790:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005794:	4d0a      	ldr	r5, [pc, #40]	@ (80057c0 <TIM_OC2_SetConfig+0x6c>)
 8005796:	42a8      	cmp	r0, r5
 8005798:	d003      	beq.n	80057a2 <TIM_OC2_SetConfig+0x4e>
 800579a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800579e:	42a8      	cmp	r0, r5
 80057a0:	d107      	bne.n	80057b2 <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057a2:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057a6:	694d      	ldr	r5, [r1, #20]
 80057a8:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057ac:	698d      	ldr	r5, [r1, #24]
 80057ae:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80057b2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80057b4:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80057b6:	684a      	ldr	r2, [r1, #4]
 80057b8:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80057ba:	6203      	str	r3, [r0, #32]
}
 80057bc:	bc30      	pop	{r4, r5}
 80057be:	4770      	bx	lr
 80057c0:	40010000 	.word	0x40010000

080057c4 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 80057c4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d028      	beq.n	800581e <HAL_TIM_OC_ConfigChannel+0x5a>
{
 80057cc:	b510      	push	{r4, lr}
 80057ce:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80057d0:	2301      	movs	r3, #1
 80057d2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80057d6:	2a0c      	cmp	r2, #12
 80057d8:	d81c      	bhi.n	8005814 <HAL_TIM_OC_ConfigChannel+0x50>
 80057da:	e8df f002 	tbb	[pc, r2]
 80057de:	1b07      	.short	0x1b07
 80057e0:	1b0c1b1b 	.word	0x1b0c1b1b
 80057e4:	1b111b1b 	.word	0x1b111b1b
 80057e8:	1b1b      	.short	0x1b1b
 80057ea:	16          	.byte	0x16
 80057eb:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057ec:	6800      	ldr	r0, [r0, #0]
 80057ee:	f7ff fdfb 	bl	80053e8 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80057f2:	2000      	movs	r0, #0
      break;
 80057f4:	e00f      	b.n	8005816 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057f6:	6800      	ldr	r0, [r0, #0]
 80057f8:	f7ff ffac 	bl	8005754 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80057fc:	2000      	movs	r0, #0
      break;
 80057fe:	e00a      	b.n	8005816 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005800:	6800      	ldr	r0, [r0, #0]
 8005802:	f7ff fe29 	bl	8005458 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005806:	2000      	movs	r0, #0
      break;
 8005808:	e005      	b.n	8005816 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800580a:	6800      	ldr	r0, [r0, #0]
 800580c:	f7ff fe5c 	bl	80054c8 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005810:	2000      	movs	r0, #0
      break;
 8005812:	e000      	b.n	8005816 <HAL_TIM_OC_ConfigChannel+0x52>
  switch (Channel)
 8005814:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8005816:	2300      	movs	r3, #0
 8005818:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800581c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 800581e:	2002      	movs	r0, #2
}
 8005820:	4770      	bx	lr

08005822 <HAL_TIM_PWM_ConfigChannel>:
{
 8005822:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005824:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005828:	2b01      	cmp	r3, #1
 800582a:	d066      	beq.n	80058fa <HAL_TIM_PWM_ConfigChannel+0xd8>
 800582c:	4604      	mov	r4, r0
 800582e:	460d      	mov	r5, r1
 8005830:	2301      	movs	r3, #1
 8005832:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8005836:	2a0c      	cmp	r2, #12
 8005838:	d85a      	bhi.n	80058f0 <HAL_TIM_PWM_ConfigChannel+0xce>
 800583a:	e8df f002 	tbb	[pc, r2]
 800583e:	5907      	.short	0x5907
 8005840:	591b5959 	.word	0x591b5959
 8005844:	59305959 	.word	0x59305959
 8005848:	5959      	.short	0x5959
 800584a:	44          	.byte	0x44
 800584b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800584c:	6800      	ldr	r0, [r0, #0]
 800584e:	f7ff fdcb 	bl	80053e8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005852:	6822      	ldr	r2, [r4, #0]
 8005854:	6993      	ldr	r3, [r2, #24]
 8005856:	f043 0308 	orr.w	r3, r3, #8
 800585a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800585c:	6822      	ldr	r2, [r4, #0]
 800585e:	6993      	ldr	r3, [r2, #24]
 8005860:	f023 0304 	bic.w	r3, r3, #4
 8005864:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005866:	6822      	ldr	r2, [r4, #0]
 8005868:	6993      	ldr	r3, [r2, #24]
 800586a:	6929      	ldr	r1, [r5, #16]
 800586c:	430b      	orrs	r3, r1
 800586e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005870:	2000      	movs	r0, #0
      break;
 8005872:	e03e      	b.n	80058f2 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005874:	6800      	ldr	r0, [r0, #0]
 8005876:	f7ff ff6d 	bl	8005754 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800587a:	6822      	ldr	r2, [r4, #0]
 800587c:	6993      	ldr	r3, [r2, #24]
 800587e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005882:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005884:	6822      	ldr	r2, [r4, #0]
 8005886:	6993      	ldr	r3, [r2, #24]
 8005888:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800588c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800588e:	6822      	ldr	r2, [r4, #0]
 8005890:	6993      	ldr	r3, [r2, #24]
 8005892:	6929      	ldr	r1, [r5, #16]
 8005894:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005898:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800589a:	2000      	movs	r0, #0
      break;
 800589c:	e029      	b.n	80058f2 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800589e:	6800      	ldr	r0, [r0, #0]
 80058a0:	f7ff fdda 	bl	8005458 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80058a4:	6822      	ldr	r2, [r4, #0]
 80058a6:	69d3      	ldr	r3, [r2, #28]
 80058a8:	f043 0308 	orr.w	r3, r3, #8
 80058ac:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80058ae:	6822      	ldr	r2, [r4, #0]
 80058b0:	69d3      	ldr	r3, [r2, #28]
 80058b2:	f023 0304 	bic.w	r3, r3, #4
 80058b6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058b8:	6822      	ldr	r2, [r4, #0]
 80058ba:	69d3      	ldr	r3, [r2, #28]
 80058bc:	6929      	ldr	r1, [r5, #16]
 80058be:	430b      	orrs	r3, r1
 80058c0:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80058c2:	2000      	movs	r0, #0
      break;
 80058c4:	e015      	b.n	80058f2 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058c6:	6800      	ldr	r0, [r0, #0]
 80058c8:	f7ff fdfe 	bl	80054c8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058cc:	6822      	ldr	r2, [r4, #0]
 80058ce:	69d3      	ldr	r3, [r2, #28]
 80058d0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80058d4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058d6:	6822      	ldr	r2, [r4, #0]
 80058d8:	69d3      	ldr	r3, [r2, #28]
 80058da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058de:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058e0:	6822      	ldr	r2, [r4, #0]
 80058e2:	69d3      	ldr	r3, [r2, #28]
 80058e4:	6929      	ldr	r1, [r5, #16]
 80058e6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80058ea:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80058ec:	2000      	movs	r0, #0
      break;
 80058ee:	e000      	b.n	80058f2 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 80058f0:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80058f2:	2300      	movs	r3, #0
 80058f4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80058f8:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80058fa:	2002      	movs	r0, #2
 80058fc:	e7fc      	b.n	80058f8 <HAL_TIM_PWM_ConfigChannel+0xd6>

080058fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058fe:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005900:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005902:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005906:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800590a:	430a      	orrs	r2, r1
 800590c:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005910:	6082      	str	r2, [r0, #8]
}
 8005912:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005916:	4770      	bx	lr

08005918 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005918:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800591c:	2b01      	cmp	r3, #1
 800591e:	d078      	beq.n	8005a12 <HAL_TIM_ConfigClockSource+0xfa>
{
 8005920:	b510      	push	{r4, lr}
 8005922:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8005924:	2301      	movs	r3, #1
 8005926:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800592a:	2302      	movs	r3, #2
 800592c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8005930:	6802      	ldr	r2, [r0, #0]
 8005932:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005934:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005938:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 800593c:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800593e:	680b      	ldr	r3, [r1, #0]
 8005940:	2b60      	cmp	r3, #96	@ 0x60
 8005942:	d04c      	beq.n	80059de <HAL_TIM_ConfigClockSource+0xc6>
 8005944:	d823      	bhi.n	800598e <HAL_TIM_ConfigClockSource+0x76>
 8005946:	2b40      	cmp	r3, #64	@ 0x40
 8005948:	d054      	beq.n	80059f4 <HAL_TIM_ConfigClockSource+0xdc>
 800594a:	d811      	bhi.n	8005970 <HAL_TIM_ConfigClockSource+0x58>
 800594c:	2b20      	cmp	r3, #32
 800594e:	d003      	beq.n	8005958 <HAL_TIM_ConfigClockSource+0x40>
 8005950:	d80a      	bhi.n	8005968 <HAL_TIM_ConfigClockSource+0x50>
 8005952:	b10b      	cbz	r3, 8005958 <HAL_TIM_ConfigClockSource+0x40>
 8005954:	2b10      	cmp	r3, #16
 8005956:	d105      	bne.n	8005964 <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005958:	4619      	mov	r1, r3
 800595a:	6820      	ldr	r0, [r4, #0]
 800595c:	f7ff fe03 	bl	8005566 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005960:	2000      	movs	r0, #0
      break;
 8005962:	e028      	b.n	80059b6 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8005964:	2001      	movs	r0, #1
 8005966:	e026      	b.n	80059b6 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8005968:	2b30      	cmp	r3, #48	@ 0x30
 800596a:	d0f5      	beq.n	8005958 <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 800596c:	2001      	movs	r0, #1
 800596e:	e022      	b.n	80059b6 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8005970:	2b50      	cmp	r3, #80	@ 0x50
 8005972:	d10a      	bne.n	800598a <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005974:	68ca      	ldr	r2, [r1, #12]
 8005976:	6849      	ldr	r1, [r1, #4]
 8005978:	6800      	ldr	r0, [r0, #0]
 800597a:	f7ff fdcd 	bl	8005518 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800597e:	2150      	movs	r1, #80	@ 0x50
 8005980:	6820      	ldr	r0, [r4, #0]
 8005982:	f7ff fdf0 	bl	8005566 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005986:	2000      	movs	r0, #0
      break;
 8005988:	e015      	b.n	80059b6 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 800598a:	2001      	movs	r0, #1
 800598c:	e013      	b.n	80059b6 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 800598e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005992:	d03a      	beq.n	8005a0a <HAL_TIM_ConfigClockSource+0xf2>
 8005994:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005998:	d014      	beq.n	80059c4 <HAL_TIM_ConfigClockSource+0xac>
 800599a:	2b70      	cmp	r3, #112	@ 0x70
 800599c:	d137      	bne.n	8005a0e <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 800599e:	68cb      	ldr	r3, [r1, #12]
 80059a0:	684a      	ldr	r2, [r1, #4]
 80059a2:	6889      	ldr	r1, [r1, #8]
 80059a4:	6800      	ldr	r0, [r0, #0]
 80059a6:	f7ff ffaa 	bl	80058fe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80059aa:	6822      	ldr	r2, [r4, #0]
 80059ac:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059ae:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80059b2:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80059b4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80059b6:	2301      	movs	r3, #1
 80059b8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80059bc:	2300      	movs	r3, #0
 80059be:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80059c2:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 80059c4:	68cb      	ldr	r3, [r1, #12]
 80059c6:	684a      	ldr	r2, [r1, #4]
 80059c8:	6889      	ldr	r1, [r1, #8]
 80059ca:	6800      	ldr	r0, [r0, #0]
 80059cc:	f7ff ff97 	bl	80058fe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059d0:	6822      	ldr	r2, [r4, #0]
 80059d2:	6893      	ldr	r3, [r2, #8]
 80059d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80059d8:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80059da:	2000      	movs	r0, #0
      break;
 80059dc:	e7eb      	b.n	80059b6 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059de:	68ca      	ldr	r2, [r1, #12]
 80059e0:	6849      	ldr	r1, [r1, #4]
 80059e2:	6800      	ldr	r0, [r0, #0]
 80059e4:	f7ff fdab 	bl	800553e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059e8:	2160      	movs	r1, #96	@ 0x60
 80059ea:	6820      	ldr	r0, [r4, #0]
 80059ec:	f7ff fdbb 	bl	8005566 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80059f0:	2000      	movs	r0, #0
      break;
 80059f2:	e7e0      	b.n	80059b6 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059f4:	68ca      	ldr	r2, [r1, #12]
 80059f6:	6849      	ldr	r1, [r1, #4]
 80059f8:	6800      	ldr	r0, [r0, #0]
 80059fa:	f7ff fd8d 	bl	8005518 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059fe:	2140      	movs	r1, #64	@ 0x40
 8005a00:	6820      	ldr	r0, [r4, #0]
 8005a02:	f7ff fdb0 	bl	8005566 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005a06:	2000      	movs	r0, #0
      break;
 8005a08:	e7d5      	b.n	80059b6 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8005a0a:	2000      	movs	r0, #0
 8005a0c:	e7d3      	b.n	80059b6 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8005a0e:	2001      	movs	r0, #1
 8005a10:	e7d1      	b.n	80059b6 <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 8005a12:	2002      	movs	r0, #2
}
 8005a14:	4770      	bx	lr

08005a16 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a16:	f001 011f 	and.w	r1, r1, #31
 8005a1a:	f04f 0c01 	mov.w	ip, #1
 8005a1e:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a22:	6a03      	ldr	r3, [r0, #32]
 8005a24:	ea23 030c 	bic.w	r3, r3, ip
 8005a28:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a2a:	6a03      	ldr	r3, [r0, #32]
 8005a2c:	408a      	lsls	r2, r1
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	6203      	str	r3, [r0, #32]
}
 8005a32:	4770      	bx	lr

08005a34 <HAL_TIM_PWM_Start>:
{
 8005a34:	b510      	push	{r4, lr}
 8005a36:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a38:	4608      	mov	r0, r1
 8005a3a:	2900      	cmp	r1, #0
 8005a3c:	d141      	bne.n	8005ac2 <HAL_TIM_PWM_Start+0x8e>
 8005a3e:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8005a42:	3b01      	subs	r3, #1
 8005a44:	bf18      	it	ne
 8005a46:	2301      	movne	r3, #1
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d16b      	bne.n	8005b24 <HAL_TIM_PWM_Start+0xf0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a4c:	2800      	cmp	r0, #0
 8005a4e:	d14e      	bne.n	8005aee <HAL_TIM_PWM_Start+0xba>
 8005a50:	2302      	movs	r3, #2
 8005a52:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a56:	2201      	movs	r2, #1
 8005a58:	4601      	mov	r1, r0
 8005a5a:	6820      	ldr	r0, [r4, #0]
 8005a5c:	f7ff ffdb 	bl	8005a16 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a60:	6823      	ldr	r3, [r4, #0]
 8005a62:	4a32      	ldr	r2, [pc, #200]	@ (8005b2c <HAL_TIM_PWM_Start+0xf8>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d003      	beq.n	8005a70 <HAL_TIM_PWM_Start+0x3c>
 8005a68:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d103      	bne.n	8005a78 <HAL_TIM_PWM_Start+0x44>
    __HAL_TIM_MOE_ENABLE(htim);
 8005a70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a76:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a78:	6823      	ldr	r3, [r4, #0]
 8005a7a:	4a2c      	ldr	r2, [pc, #176]	@ (8005b2c <HAL_TIM_PWM_Start+0xf8>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d046      	beq.n	8005b0e <HAL_TIM_PWM_Start+0xda>
 8005a80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a84:	d043      	beq.n	8005b0e <HAL_TIM_PWM_Start+0xda>
 8005a86:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d03f      	beq.n	8005b0e <HAL_TIM_PWM_Start+0xda>
 8005a8e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d03b      	beq.n	8005b0e <HAL_TIM_PWM_Start+0xda>
 8005a96:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d037      	beq.n	8005b0e <HAL_TIM_PWM_Start+0xda>
 8005a9e:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d033      	beq.n	8005b0e <HAL_TIM_PWM_Start+0xda>
 8005aa6:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d02f      	beq.n	8005b0e <HAL_TIM_PWM_Start+0xda>
 8005aae:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d02b      	beq.n	8005b0e <HAL_TIM_PWM_Start+0xda>
    __HAL_TIM_ENABLE(htim);
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	f042 0201 	orr.w	r2, r2, #1
 8005abc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005abe:	2000      	movs	r0, #0
 8005ac0:	e02f      	b.n	8005b22 <HAL_TIM_PWM_Start+0xee>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ac2:	2904      	cmp	r1, #4
 8005ac4:	d007      	beq.n	8005ad6 <HAL_TIM_PWM_Start+0xa2>
 8005ac6:	2908      	cmp	r1, #8
 8005ac8:	d00b      	beq.n	8005ae2 <HAL_TIM_PWM_Start+0xae>
 8005aca:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8005ace:	3b01      	subs	r3, #1
 8005ad0:	bf18      	it	ne
 8005ad2:	2301      	movne	r3, #1
 8005ad4:	e7b8      	b.n	8005a48 <HAL_TIM_PWM_Start+0x14>
 8005ad6:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8005ada:	3b01      	subs	r3, #1
 8005adc:	bf18      	it	ne
 8005ade:	2301      	movne	r3, #1
 8005ae0:	e7b2      	b.n	8005a48 <HAL_TIM_PWM_Start+0x14>
 8005ae2:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	bf18      	it	ne
 8005aea:	2301      	movne	r3, #1
 8005aec:	e7ac      	b.n	8005a48 <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005aee:	2804      	cmp	r0, #4
 8005af0:	d005      	beq.n	8005afe <HAL_TIM_PWM_Start+0xca>
 8005af2:	2808      	cmp	r0, #8
 8005af4:	d007      	beq.n	8005b06 <HAL_TIM_PWM_Start+0xd2>
 8005af6:	2302      	movs	r3, #2
 8005af8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005afc:	e7ab      	b.n	8005a56 <HAL_TIM_PWM_Start+0x22>
 8005afe:	2302      	movs	r3, #2
 8005b00:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005b04:	e7a7      	b.n	8005a56 <HAL_TIM_PWM_Start+0x22>
 8005b06:	2302      	movs	r3, #2
 8005b08:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005b0c:	e7a3      	b.n	8005a56 <HAL_TIM_PWM_Start+0x22>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b0e:	689a      	ldr	r2, [r3, #8]
 8005b10:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b14:	2a06      	cmp	r2, #6
 8005b16:	d007      	beq.n	8005b28 <HAL_TIM_PWM_Start+0xf4>
      __HAL_TIM_ENABLE(htim);
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	f042 0201 	orr.w	r2, r2, #1
 8005b1e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005b20:	2000      	movs	r0, #0
}
 8005b22:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005b24:	2001      	movs	r0, #1
 8005b26:	e7fc      	b.n	8005b22 <HAL_TIM_PWM_Start+0xee>
  return HAL_OK;
 8005b28:	2000      	movs	r0, #0
 8005b2a:	e7fa      	b.n	8005b22 <HAL_TIM_PWM_Start+0xee>
 8005b2c:	40010000 	.word	0x40010000

08005b30 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b30:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005b34:	2a01      	cmp	r2, #1
 8005b36:	d03d      	beq.n	8005bb4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 8005b38:	b410      	push	{r4}
 8005b3a:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b42:	2202      	movs	r2, #2
 8005b44:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b48:	6802      	ldr	r2, [r0, #0]
 8005b4a:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b4c:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b4e:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b52:	6808      	ldr	r0, [r1, #0]
 8005b54:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b58:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	4816      	ldr	r0, [pc, #88]	@ (8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8005b5e:	4282      	cmp	r2, r0
 8005b60:	d01a      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8005b62:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005b66:	d017      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8005b68:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8005b6c:	4282      	cmp	r2, r0
 8005b6e:	d013      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8005b70:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005b74:	4282      	cmp	r2, r0
 8005b76:	d00f      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8005b78:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005b7c:	4282      	cmp	r2, r0
 8005b7e:	d00b      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8005b80:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8005b84:	4282      	cmp	r2, r0
 8005b86:	d007      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8005b88:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8005b8c:	4282      	cmp	r2, r0
 8005b8e:	d003      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8005b90:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8005b94:	4282      	cmp	r2, r0
 8005b96:	d104      	bne.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b98:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b9c:	6849      	ldr	r1, [r1, #4]
 8005b9e:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ba0:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ba8:	2000      	movs	r0, #0
 8005baa:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8005bae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005bb2:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005bb4:	2002      	movs	r0, #2
}
 8005bb6:	4770      	bx	lr
 8005bb8:	40010000 	.word	0x40010000

08005bbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bbc:	b510      	push	{r4, lr}
 8005bbe:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bc0:	6802      	ldr	r2, [r0, #0]
 8005bc2:	6913      	ldr	r3, [r2, #16]
 8005bc4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005bc8:	68c1      	ldr	r1, [r0, #12]
 8005bca:	430b      	orrs	r3, r1
 8005bcc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bce:	6883      	ldr	r3, [r0, #8]
 8005bd0:	6902      	ldr	r2, [r0, #16]
 8005bd2:	431a      	orrs	r2, r3
 8005bd4:	6943      	ldr	r3, [r0, #20]
 8005bd6:	431a      	orrs	r2, r3
 8005bd8:	69c3      	ldr	r3, [r0, #28]
 8005bda:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8005bdc:	6801      	ldr	r1, [r0, #0]
 8005bde:	68cb      	ldr	r3, [r1, #12]
 8005be0:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8005be4:	f023 030c 	bic.w	r3, r3, #12
 8005be8:	4313      	orrs	r3, r2
 8005bea:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bec:	6802      	ldr	r2, [r0, #0]
 8005bee:	6953      	ldr	r3, [r2, #20]
 8005bf0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bf4:	6981      	ldr	r1, [r0, #24]
 8005bf6:	430b      	orrs	r3, r1
 8005bf8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bfa:	6803      	ldr	r3, [r0, #0]
 8005bfc:	4a31      	ldr	r2, [pc, #196]	@ (8005cc4 <UART_SetConfig+0x108>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d006      	beq.n	8005c10 <UART_SetConfig+0x54>
 8005c02:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d002      	beq.n	8005c10 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c0a:	f7fe fe6b 	bl	80048e4 <HAL_RCC_GetPCLK1Freq>
 8005c0e:	e001      	b.n	8005c14 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c10:	f7fe fe78 	bl	8004904 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c14:	69e3      	ldr	r3, [r4, #28]
 8005c16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c1a:	d029      	beq.n	8005c70 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c1c:	2100      	movs	r1, #0
 8005c1e:	1803      	adds	r3, r0, r0
 8005c20:	4149      	adcs	r1, r1
 8005c22:	181b      	adds	r3, r3, r0
 8005c24:	f141 0100 	adc.w	r1, r1, #0
 8005c28:	00c9      	lsls	r1, r1, #3
 8005c2a:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8005c2e:	00db      	lsls	r3, r3, #3
 8005c30:	1818      	adds	r0, r3, r0
 8005c32:	6863      	ldr	r3, [r4, #4]
 8005c34:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8005c38:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8005c3c:	f141 0100 	adc.w	r1, r1, #0
 8005c40:	f7fa faa2 	bl	8000188 <__aeabi_uldivmod>
 8005c44:	4a20      	ldr	r2, [pc, #128]	@ (8005cc8 <UART_SetConfig+0x10c>)
 8005c46:	fba2 3100 	umull	r3, r1, r2, r0
 8005c4a:	0949      	lsrs	r1, r1, #5
 8005c4c:	2364      	movs	r3, #100	@ 0x64
 8005c4e:	fb03 0311 	mls	r3, r3, r1, r0
 8005c52:	011b      	lsls	r3, r3, #4
 8005c54:	3332      	adds	r3, #50	@ 0x32
 8005c56:	fba2 2303 	umull	r2, r3, r2, r3
 8005c5a:	095b      	lsrs	r3, r3, #5
 8005c5c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005c60:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8005c64:	f003 030f 	and.w	r3, r3, #15
 8005c68:	6821      	ldr	r1, [r4, #0]
 8005c6a:	4413      	add	r3, r2
 8005c6c:	608b      	str	r3, [r1, #8]
  }
}
 8005c6e:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c70:	2300      	movs	r3, #0
 8005c72:	1802      	adds	r2, r0, r0
 8005c74:	eb43 0103 	adc.w	r1, r3, r3
 8005c78:	1812      	adds	r2, r2, r0
 8005c7a:	f141 0100 	adc.w	r1, r1, #0
 8005c7e:	00c9      	lsls	r1, r1, #3
 8005c80:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005c84:	00d2      	lsls	r2, r2, #3
 8005c86:	1810      	adds	r0, r2, r0
 8005c88:	f141 0100 	adc.w	r1, r1, #0
 8005c8c:	6862      	ldr	r2, [r4, #4]
 8005c8e:	1892      	adds	r2, r2, r2
 8005c90:	415b      	adcs	r3, r3
 8005c92:	f7fa fa79 	bl	8000188 <__aeabi_uldivmod>
 8005c96:	4a0c      	ldr	r2, [pc, #48]	@ (8005cc8 <UART_SetConfig+0x10c>)
 8005c98:	fba2 3100 	umull	r3, r1, r2, r0
 8005c9c:	0949      	lsrs	r1, r1, #5
 8005c9e:	2364      	movs	r3, #100	@ 0x64
 8005ca0:	fb03 0311 	mls	r3, r3, r1, r0
 8005ca4:	00db      	lsls	r3, r3, #3
 8005ca6:	3332      	adds	r3, #50	@ 0x32
 8005ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cac:	095b      	lsrs	r3, r3, #5
 8005cae:	005a      	lsls	r2, r3, #1
 8005cb0:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8005cb4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8005cb8:	f003 0307 	and.w	r3, r3, #7
 8005cbc:	6821      	ldr	r1, [r4, #0]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	608b      	str	r3, [r1, #8]
 8005cc2:	e7d4      	b.n	8005c6e <UART_SetConfig+0xb2>
 8005cc4:	40011000 	.word	0x40011000
 8005cc8:	51eb851f 	.word	0x51eb851f

08005ccc <HAL_UART_Init>:
  if (huart == NULL)
 8005ccc:	b360      	cbz	r0, 8005d28 <HAL_UART_Init+0x5c>
{
 8005cce:	b510      	push	{r4, lr}
 8005cd0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8005cd2:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8005cd6:	b313      	cbz	r3, 8005d1e <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8005cd8:	2324      	movs	r3, #36	@ 0x24
 8005cda:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8005cde:	6822      	ldr	r2, [r4, #0]
 8005ce0:	68d3      	ldr	r3, [r2, #12]
 8005ce2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ce6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8005ce8:	4620      	mov	r0, r4
 8005cea:	f7ff ff67 	bl	8005bbc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005cee:	6822      	ldr	r2, [r4, #0]
 8005cf0:	6913      	ldr	r3, [r2, #16]
 8005cf2:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8005cf6:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005cf8:	6822      	ldr	r2, [r4, #0]
 8005cfa:	6953      	ldr	r3, [r2, #20]
 8005cfc:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8005d00:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8005d02:	6822      	ldr	r2, [r4, #0]
 8005d04:	68d3      	ldr	r3, [r2, #12]
 8005d06:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005d0a:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d0c:	2000      	movs	r0, #0
 8005d0e:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d10:	2320      	movs	r3, #32
 8005d12:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d16:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d1a:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8005d1c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8005d1e:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8005d22:	f7fd fc2f 	bl	8003584 <HAL_UART_MspInit>
 8005d26:	e7d7      	b.n	8005cd8 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8005d28:	2001      	movs	r0, #1
}
 8005d2a:	4770      	bx	lr

08005d2c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005d2c:	e7fe      	b.n	8005d2c <NMI_Handler>

08005d2e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005d2e:	e7fe      	b.n	8005d2e <HardFault_Handler>

08005d30 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005d30:	e7fe      	b.n	8005d30 <MemManage_Handler>

08005d32 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005d32:	e7fe      	b.n	8005d32 <BusFault_Handler>

08005d34 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005d34:	e7fe      	b.n	8005d34 <UsageFault_Handler>

08005d36 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005d36:	4770      	bx	lr

08005d38 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005d38:	4770      	bx	lr

08005d3a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005d3a:	4770      	bx	lr

08005d3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005d3c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005d3e:	f7fb fe1d 	bl	800197c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005d42:	bd08      	pop	{r3, pc}

08005d44 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8005d44:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8005d46:	4802      	ldr	r0, [pc, #8]	@ (8005d50 <DMA1_Stream4_IRQHandler+0xc>)
 8005d48:	f7fc f926 	bl	8001f98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8005d4c:	bd08      	pop	{r3, pc}
 8005d4e:	bf00      	nop
 8005d50:	200001f4 	.word	0x200001f4

08005d54 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005d54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005d56:	4802      	ldr	r0, [pc, #8]	@ (8005d60 <OTG_FS_IRQHandler+0xc>)
 8005d58:	f7fd ff7f 	bl	8003c5a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005d5c:	bd08      	pop	{r3, pc}
 8005d5e:	bf00      	nop
 8005d60:	20000b08 	.word	0x20000b08

08005d64 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005d64:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005d66:	2300      	movs	r3, #0
 8005d68:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d6a:	9b01      	ldr	r3, [sp, #4]
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8005d70:	9b01      	ldr	r3, [sp, #4]
 8005d72:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d76:	d81c      	bhi.n	8005db2 <USB_CoreReset+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d78:	6903      	ldr	r3, [r0, #16]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	daf5      	bge.n	8005d6a <USB_CoreReset+0x6>

  count = 10U;
 8005d7e:	230a      	movs	r3, #10
 8005d80:	9301      	str	r3, [sp, #4]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005d82:	e002      	b.n	8005d8a <USB_CoreReset+0x26>
  {
    count--;
 8005d84:	9b01      	ldr	r3, [sp, #4]
 8005d86:	3b01      	subs	r3, #1
 8005d88:	9301      	str	r3, [sp, #4]
  while (count > 0U)
 8005d8a:	9b01      	ldr	r3, [sp, #4]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d1f9      	bne.n	8005d84 <USB_CoreReset+0x20>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005d90:	6903      	ldr	r3, [r0, #16]
 8005d92:	f043 0301 	orr.w	r3, r3, #1
 8005d96:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 8005d98:	9b01      	ldr	r3, [sp, #4]
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8005d9e:	9b01      	ldr	r3, [sp, #4]
 8005da0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005da4:	d808      	bhi.n	8005db8 <USB_CoreReset+0x54>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005da6:	6903      	ldr	r3, [r0, #16]
 8005da8:	f013 0f01 	tst.w	r3, #1
 8005dac:	d1f4      	bne.n	8005d98 <USB_CoreReset+0x34>

  return HAL_OK;
 8005dae:	2000      	movs	r0, #0
 8005db0:	e000      	b.n	8005db4 <USB_CoreReset+0x50>
      return HAL_TIMEOUT;
 8005db2:	2003      	movs	r0, #3
}
 8005db4:	b002      	add	sp, #8
 8005db6:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005db8:	2003      	movs	r0, #3
 8005dba:	e7fb      	b.n	8005db4 <USB_CoreReset+0x50>

08005dbc <USB_CoreInit>:
{
 8005dbc:	b084      	sub	sp, #16
 8005dbe:	b510      	push	{r4, lr}
 8005dc0:	4604      	mov	r4, r0
 8005dc2:	a803      	add	r0, sp, #12
 8005dc4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005dc8:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d121      	bne.n	8005e14 <USB_CoreInit+0x58>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005dd0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005dd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dd6:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005dd8:	68e3      	ldr	r3, [r4, #12]
 8005dda:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005dde:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005de2:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005de4:	68e3      	ldr	r3, [r4, #12]
 8005de6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005dea:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 8005dec:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d00a      	beq.n	8005e0a <USB_CoreInit+0x4e>
    ret = USB_CoreReset(USBx);
 8005df4:	4620      	mov	r0, r4
 8005df6:	f7ff ffb5 	bl	8005d64 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8005dfa:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d01c      	beq.n	8005e3c <USB_CoreInit+0x80>
}
 8005e02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e06:	b004      	add	sp, #16
 8005e08:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005e0a:	68e3      	ldr	r3, [r4, #12]
 8005e0c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e10:	60e3      	str	r3, [r4, #12]
 8005e12:	e7ef      	b.n	8005df4 <USB_CoreInit+0x38>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005e14:	68e3      	ldr	r3, [r4, #12]
 8005e16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e1a:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	f7ff ffa1 	bl	8005d64 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8005e22:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8005e26:	b923      	cbnz	r3, 8005e32 <USB_CoreInit+0x76>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005e28:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005e2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e2e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005e30:	e7e3      	b.n	8005dfa <USB_CoreInit+0x3e>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005e32:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005e34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e38:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005e3a:	e7de      	b.n	8005dfa <USB_CoreInit+0x3e>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005e3c:	68a3      	ldr	r3, [r4, #8]
 8005e3e:	f043 0306 	orr.w	r3, r3, #6
 8005e42:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005e44:	68a3      	ldr	r3, [r4, #8]
 8005e46:	f043 0320 	orr.w	r3, r3, #32
 8005e4a:	60a3      	str	r3, [r4, #8]
 8005e4c:	e7d9      	b.n	8005e02 <USB_CoreInit+0x46>
	...

08005e50 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8005e50:	2a02      	cmp	r2, #2
 8005e52:	d00a      	beq.n	8005e6a <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005e54:	2209      	movs	r2, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005e56:	68c3      	ldr	r3, [r0, #12]
 8005e58:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8005e5c:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005e5e:	68c3      	ldr	r3, [r0, #12]
 8005e60:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8005e64:	60c3      	str	r3, [r0, #12]
}
 8005e66:	2000      	movs	r0, #0
 8005e68:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005e6a:	4b23      	ldr	r3, [pc, #140]	@ (8005ef8 <USB_SetTurnaroundTime+0xa8>)
 8005e6c:	440b      	add	r3, r1
 8005e6e:	4a23      	ldr	r2, [pc, #140]	@ (8005efc <USB_SetTurnaroundTime+0xac>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d92f      	bls.n	8005ed4 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005e74:	4b22      	ldr	r3, [pc, #136]	@ (8005f00 <USB_SetTurnaroundTime+0xb0>)
 8005e76:	440b      	add	r3, r1
 8005e78:	4a22      	ldr	r2, [pc, #136]	@ (8005f04 <USB_SetTurnaroundTime+0xb4>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d92c      	bls.n	8005ed8 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005e7e:	f5a1 0374 	sub.w	r3, r1, #15990784	@ 0xf40000
 8005e82:	f5a3 5310 	sub.w	r3, r3, #9216	@ 0x2400
 8005e86:	4a20      	ldr	r2, [pc, #128]	@ (8005f08 <USB_SetTurnaroundTime+0xb8>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d927      	bls.n	8005edc <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005e8c:	f1a1 7383 	sub.w	r3, r1, #17170432	@ 0x1060000
 8005e90:	f5a3 43e7 	sub.w	r3, r3, #29568	@ 0x7380
 8005e94:	4a1d      	ldr	r2, [pc, #116]	@ (8005f0c <USB_SetTurnaroundTime+0xbc>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d322      	bcc.n	8005ee0 <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005e9a:	4b1d      	ldr	r3, [pc, #116]	@ (8005f10 <USB_SetTurnaroundTime+0xc0>)
 8005e9c:	440b      	add	r3, r1
 8005e9e:	4a1d      	ldr	r2, [pc, #116]	@ (8005f14 <USB_SetTurnaroundTime+0xc4>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d91f      	bls.n	8005ee4 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005ea4:	4b1c      	ldr	r3, [pc, #112]	@ (8005f18 <USB_SetTurnaroundTime+0xc8>)
 8005ea6:	440b      	add	r3, r1
 8005ea8:	4a1c      	ldr	r2, [pc, #112]	@ (8005f1c <USB_SetTurnaroundTime+0xcc>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d31c      	bcc.n	8005ee8 <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005eae:	4b1c      	ldr	r3, [pc, #112]	@ (8005f20 <USB_SetTurnaroundTime+0xd0>)
 8005eb0:	440b      	add	r3, r1
 8005eb2:	4a1c      	ldr	r2, [pc, #112]	@ (8005f24 <USB_SetTurnaroundTime+0xd4>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d319      	bcc.n	8005eec <USB_SetTurnaroundTime+0x9c>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005eb8:	f1a1 73b7 	sub.w	r3, r1, #23986176	@ 0x16e0000
 8005ebc:	f5a3 5358 	sub.w	r3, r3, #13824	@ 0x3600
 8005ec0:	4a19      	ldr	r2, [pc, #100]	@ (8005f28 <USB_SetTurnaroundTime+0xd8>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d314      	bcc.n	8005ef0 <USB_SetTurnaroundTime+0xa0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005ec6:	4b19      	ldr	r3, [pc, #100]	@ (8005f2c <USB_SetTurnaroundTime+0xdc>)
 8005ec8:	440b      	add	r3, r1
 8005eca:	4a19      	ldr	r2, [pc, #100]	@ (8005f30 <USB_SetTurnaroundTime+0xe0>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d211      	bcs.n	8005ef4 <USB_SetTurnaroundTime+0xa4>
      UsbTrd = 0x7U;
 8005ed0:	2207      	movs	r2, #7
 8005ed2:	e7c0      	b.n	8005e56 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 8005ed4:	220f      	movs	r2, #15
 8005ed6:	e7be      	b.n	8005e56 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 8005ed8:	220e      	movs	r2, #14
 8005eda:	e7bc      	b.n	8005e56 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 8005edc:	220d      	movs	r2, #13
 8005ede:	e7ba      	b.n	8005e56 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 8005ee0:	220c      	movs	r2, #12
 8005ee2:	e7b8      	b.n	8005e56 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 8005ee4:	220b      	movs	r2, #11
 8005ee6:	e7b6      	b.n	8005e56 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8005ee8:	220a      	movs	r2, #10
 8005eea:	e7b4      	b.n	8005e56 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 8005eec:	2209      	movs	r2, #9
 8005eee:	e7b2      	b.n	8005e56 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 8005ef0:	2208      	movs	r2, #8
 8005ef2:	e7b0      	b.n	8005e56 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 8005ef4:	2206      	movs	r2, #6
 8005ef6:	e7ae      	b.n	8005e56 <USB_SetTurnaroundTime+0x6>
 8005ef8:	ff275340 	.word	0xff275340
 8005efc:	000c34ff 	.word	0x000c34ff
 8005f00:	ff1b1e40 	.word	0xff1b1e40
 8005f04:	000f423f 	.word	0x000f423f
 8005f08:	00124f7f 	.word	0x00124f7f
 8005f0c:	0013d620 	.word	0x0013d620
 8005f10:	fee5b660 	.word	0xfee5b660
 8005f14:	0016e35f 	.word	0x0016e35f
 8005f18:	feced300 	.word	0xfeced300
 8005f1c:	001b7740 	.word	0x001b7740
 8005f20:	feb35bc0 	.word	0xfeb35bc0
 8005f24:	002191c0 	.word	0x002191c0
 8005f28:	00387520 	.word	0x00387520
 8005f2c:	fe5954e0 	.word	0xfe5954e0
 8005f30:	00419ce0 	.word	0x00419ce0

08005f34 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005f34:	6883      	ldr	r3, [r0, #8]
 8005f36:	f043 0301 	orr.w	r3, r3, #1
 8005f3a:	6083      	str	r3, [r0, #8]
}
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	4770      	bx	lr

08005f40 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005f40:	6883      	ldr	r3, [r0, #8]
 8005f42:	f023 0301 	bic.w	r3, r3, #1
 8005f46:	6083      	str	r3, [r0, #8]
}
 8005f48:	2000      	movs	r0, #0
 8005f4a:	4770      	bx	lr

08005f4c <USB_FlushTxFifo>:
{
 8005f4c:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	9301      	str	r3, [sp, #4]
    count++;
 8005f52:	9b01      	ldr	r3, [sp, #4]
 8005f54:	3301      	adds	r3, #1
 8005f56:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8005f58:	9b01      	ldr	r3, [sp, #4]
 8005f5a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f5e:	d815      	bhi.n	8005f8c <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f60:	6903      	ldr	r3, [r0, #16]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	daf5      	bge.n	8005f52 <USB_FlushTxFifo+0x6>
  count = 0U;
 8005f66:	2300      	movs	r3, #0
 8005f68:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005f6a:	0189      	lsls	r1, r1, #6
 8005f6c:	f041 0120 	orr.w	r1, r1, #32
 8005f70:	6101      	str	r1, [r0, #16]
    count++;
 8005f72:	9b01      	ldr	r3, [sp, #4]
 8005f74:	3301      	adds	r3, #1
 8005f76:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8005f78:	9b01      	ldr	r3, [sp, #4]
 8005f7a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f7e:	d808      	bhi.n	8005f92 <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005f80:	6903      	ldr	r3, [r0, #16]
 8005f82:	f013 0f20 	tst.w	r3, #32
 8005f86:	d1f4      	bne.n	8005f72 <USB_FlushTxFifo+0x26>
  return HAL_OK;
 8005f88:	2000      	movs	r0, #0
 8005f8a:	e000      	b.n	8005f8e <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 8005f8c:	2003      	movs	r0, #3
}
 8005f8e:	b002      	add	sp, #8
 8005f90:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005f92:	2003      	movs	r0, #3
 8005f94:	e7fb      	b.n	8005f8e <USB_FlushTxFifo+0x42>

08005f96 <USB_FlushRxFifo>:
{
 8005f96:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	9301      	str	r3, [sp, #4]
    count++;
 8005f9c:	9b01      	ldr	r3, [sp, #4]
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8005fa2:	9b01      	ldr	r3, [sp, #4]
 8005fa4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fa8:	d813      	bhi.n	8005fd2 <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005faa:	6903      	ldr	r3, [r0, #16]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	daf5      	bge.n	8005f9c <USB_FlushRxFifo+0x6>
  count = 0U;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005fb4:	2310      	movs	r3, #16
 8005fb6:	6103      	str	r3, [r0, #16]
    count++;
 8005fb8:	9b01      	ldr	r3, [sp, #4]
 8005fba:	3301      	adds	r3, #1
 8005fbc:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8005fbe:	9b01      	ldr	r3, [sp, #4]
 8005fc0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fc4:	d808      	bhi.n	8005fd8 <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005fc6:	6903      	ldr	r3, [r0, #16]
 8005fc8:	f013 0f10 	tst.w	r3, #16
 8005fcc:	d1f4      	bne.n	8005fb8 <USB_FlushRxFifo+0x22>
  return HAL_OK;
 8005fce:	2000      	movs	r0, #0
 8005fd0:	e000      	b.n	8005fd4 <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 8005fd2:	2003      	movs	r0, #3
}
 8005fd4:	b002      	add	sp, #8
 8005fd6:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005fd8:	2003      	movs	r0, #3
 8005fda:	e7fb      	b.n	8005fd4 <USB_FlushRxFifo+0x3e>

08005fdc <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8005fdc:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8005fe0:	4319      	orrs	r1, r3
 8005fe2:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 8005fe6:	2000      	movs	r0, #0
 8005fe8:	4770      	bx	lr
	...

08005fec <USB_DevInit>:
{
 8005fec:	b084      	sub	sp, #16
 8005fee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ff0:	4604      	mov	r4, r0
 8005ff2:	a807      	add	r0, sp, #28
 8005ff4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	e006      	b.n	800600a <USB_DevInit+0x1e>
    USBx->DIEPTXF[i] = 0U;
 8005ffc:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8006000:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006004:	2100      	movs	r1, #0
 8006006:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8006008:	3301      	adds	r3, #1
 800600a:	2b0e      	cmp	r3, #14
 800600c:	d9f6      	bls.n	8005ffc <USB_DevInit+0x10>
  if (cfg.vbus_sensing_enable == 0U)
 800600e:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
 8006012:	bb06      	cbnz	r6, 8006056 <USB_DevInit+0x6a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006014:	f8d4 3804 	ldr.w	r3, [r4, #2052]	@ 0x804
 8006018:	f043 0302 	orr.w	r3, r3, #2
 800601c:	f8c4 3804 	str.w	r3, [r4, #2052]	@ 0x804
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006020:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006022:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006026:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006028:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800602a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800602e:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006030:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006032:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006036:	63a3      	str	r3, [r4, #56]	@ 0x38
  USBx_PCGCCTL = 0U;
 8006038:	2300      	movs	r3, #0
 800603a:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800603e:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8006042:	2b01      	cmp	r3, #1
 8006044:	d115      	bne.n	8006072 <USB_DevInit+0x86>
    if (cfg.speed == USBD_HS_SPEED)
 8006046:	f89d 301f 	ldrb.w	r3, [sp, #31]
 800604a:	b96b      	cbnz	r3, 8006068 <USB_DevInit+0x7c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800604c:	2100      	movs	r1, #0
 800604e:	4620      	mov	r0, r4
 8006050:	f7ff ffc4 	bl	8005fdc <USB_SetDevSpeed>
 8006054:	e011      	b.n	800607a <USB_DevInit+0x8e>
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006056:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006058:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800605c:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800605e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006060:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006064:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006066:	e7e7      	b.n	8006038 <USB_DevInit+0x4c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006068:	2101      	movs	r1, #1
 800606a:	4620      	mov	r0, r4
 800606c:	f7ff ffb6 	bl	8005fdc <USB_SetDevSpeed>
 8006070:	e003      	b.n	800607a <USB_DevInit+0x8e>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006072:	2103      	movs	r1, #3
 8006074:	4620      	mov	r0, r4
 8006076:	f7ff ffb1 	bl	8005fdc <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800607a:	2110      	movs	r1, #16
 800607c:	4620      	mov	r0, r4
 800607e:	f7ff ff65 	bl	8005f4c <USB_FlushTxFifo>
 8006082:	4605      	mov	r5, r0
 8006084:	b100      	cbz	r0, 8006088 <USB_DevInit+0x9c>
    ret = HAL_ERROR;
 8006086:	2501      	movs	r5, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006088:	4620      	mov	r0, r4
 800608a:	f7ff ff84 	bl	8005f96 <USB_FlushRxFifo>
 800608e:	b100      	cbz	r0, 8006092 <USB_DevInit+0xa6>
    ret = HAL_ERROR;
 8006090:	2501      	movs	r5, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8006092:	f504 6c00 	add.w	ip, r4, #2048	@ 0x800
 8006096:	2300      	movs	r3, #0
 8006098:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800609c:	f8cc 3014 	str.w	r3, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80060a0:	f8cc 301c 	str.w	r3, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80060a4:	e00d      	b.n	80060c2 <USB_DevInit+0xd6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80060a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80060aa:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 80060ae:	e002      	b.n	80060b6 <USB_DevInit+0xca>
      USBx_INEP(i)->DIEPCTL = 0U;
 80060b0:	2000      	movs	r0, #0
 80060b2:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80060b6:	2200      	movs	r2, #0
 80060b8:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80060ba:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 80060be:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80060c0:	3301      	adds	r3, #1
 80060c2:	f89d 101c 	ldrb.w	r1, [sp, #28]
 80060c6:	4299      	cmp	r1, r3
 80060c8:	d90e      	bls.n	80060e8 <USB_DevInit+0xfc>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80060ca:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 80060ce:	f502 6110 	add.w	r1, r2, #2304	@ 0x900
 80060d2:	f8d2 0900 	ldr.w	r0, [r2, #2304]	@ 0x900
 80060d6:	2800      	cmp	r0, #0
 80060d8:	daea      	bge.n	80060b0 <USB_DevInit+0xc4>
      if (i == 0U)
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d1e3      	bne.n	80060a6 <USB_DevInit+0xba>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80060de:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 80060e2:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 80060e6:	e7e6      	b.n	80060b6 <USB_DevInit+0xca>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80060e8:	2300      	movs	r3, #0
 80060ea:	e00a      	b.n	8006102 <USB_DevInit+0x116>
      if (i == 0U)
 80060ec:	b1bb      	cbz	r3, 800611e <USB_DevInit+0x132>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80060ee:	f04f 4790 	mov.w	r7, #1207959552	@ 0x48000000
 80060f2:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80060f6:	2200      	movs	r2, #0
 80060f8:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80060fa:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 80060fe:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006100:	3301      	adds	r3, #1
 8006102:	4299      	cmp	r1, r3
 8006104:	d910      	bls.n	8006128 <USB_DevInit+0x13c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006106:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 800610a:	f502 6030 	add.w	r0, r2, #2816	@ 0xb00
 800610e:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	@ 0xb00
 8006112:	2f00      	cmp	r7, #0
 8006114:	dbea      	blt.n	80060ec <USB_DevInit+0x100>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006116:	2700      	movs	r7, #0
 8006118:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 800611c:	e7eb      	b.n	80060f6 <USB_DevInit+0x10a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800611e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
 8006122:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8006126:	e7e6      	b.n	80060f6 <USB_DevInit+0x10a>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006128:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800612c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006130:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006138:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 800613c:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 800613e:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8006142:	b91b      	cbnz	r3, 800614c <USB_DevInit+0x160>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006144:	69a3      	ldr	r3, [r4, #24]
 8006146:	f043 0310 	orr.w	r3, r3, #16
 800614a:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800614c:	69a2      	ldr	r2, [r4, #24]
 800614e:	4b0c      	ldr	r3, [pc, #48]	@ (8006180 <USB_DevInit+0x194>)
 8006150:	4313      	orrs	r3, r2
 8006152:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8006154:	f89d 3022 	ldrb.w	r3, [sp, #34]	@ 0x22
 8006158:	b11b      	cbz	r3, 8006162 <USB_DevInit+0x176>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800615a:	69a3      	ldr	r3, [r4, #24]
 800615c:	f043 0308 	orr.w	r3, r3, #8
 8006160:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8006162:	2e01      	cmp	r6, #1
 8006164:	d004      	beq.n	8006170 <USB_DevInit+0x184>
}
 8006166:	4628      	mov	r0, r5
 8006168:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800616c:	b004      	add	sp, #16
 800616e:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006170:	69a3      	ldr	r3, [r4, #24]
 8006172:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006176:	f043 0304 	orr.w	r3, r3, #4
 800617a:	61a3      	str	r3, [r4, #24]
 800617c:	e7f3      	b.n	8006166 <USB_DevInit+0x17a>
 800617e:	bf00      	nop
 8006180:	803c3800 	.word	0x803c3800

08006184 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006184:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8006188:	f003 0306 	and.w	r3, r3, #6
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800618c:	2b02      	cmp	r3, #2
 800618e:	d004      	beq.n	800619a <USB_GetDevSpeed+0x16>
 8006190:	2b06      	cmp	r3, #6
 8006192:	d004      	beq.n	800619e <USB_GetDevSpeed+0x1a>
 8006194:	b92b      	cbnz	r3, 80061a2 <USB_GetDevSpeed+0x1e>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006196:	2000      	movs	r0, #0
 8006198:	4770      	bx	lr
 800619a:	2002      	movs	r0, #2
 800619c:	4770      	bx	lr
 800619e:	2002      	movs	r0, #2
 80061a0:	4770      	bx	lr
 80061a2:	200f      	movs	r0, #15
}
 80061a4:	4770      	bx	lr

080061a6 <USB_ActivateEndpoint>:
{
 80061a6:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 80061a8:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 80061ac:	784b      	ldrb	r3, [r1, #1]
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d023      	beq.n	80061fa <USB_ActivateEndpoint+0x54>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80061b2:	f500 6e00 	add.w	lr, r0, #2048	@ 0x800
 80061b6:	f8d0 381c 	ldr.w	r3, [r0, #2076]	@ 0x81c
 80061ba:	f00c 040f 	and.w	r4, ip, #15
 80061be:	2201      	movs	r2, #1
 80061c0:	40a2      	lsls	r2, r4
 80061c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061c6:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80061ca:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 80061ce:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80061d2:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80061d6:	d10e      	bne.n	80061f6 <USB_ActivateEndpoint+0x50>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80061d8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80061dc:	688a      	ldr	r2, [r1, #8]
 80061de:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80061e2:	7909      	ldrb	r1, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80061e4:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 80061e8:	4313      	orrs	r3, r2
 80061ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061f2:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 80061f6:	2000      	movs	r0, #0
 80061f8:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80061fa:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 80061fe:	f00c 0e0f 	and.w	lr, ip, #15
 8006202:	fa03 f30e 	lsl.w	r3, r3, lr
 8006206:	b29b      	uxth	r3, r3
 8006208:	4313      	orrs	r3, r2
 800620a:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800620e:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8006212:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8006216:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800621a:	d1ec      	bne.n	80061f6 <USB_ActivateEndpoint+0x50>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800621c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8006220:	688a      	ldr	r2, [r1, #8]
 8006222:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006226:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006228:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800622c:	ea42 528c 	orr.w	r2, r2, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006230:	4313      	orrs	r3, r2
 8006232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006236:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800623a:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 800623e:	e7da      	b.n	80061f6 <USB_ActivateEndpoint+0x50>

08006240 <USB_DeactivateEndpoint>:
{
 8006240:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 8006242:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8006244:	784a      	ldrb	r2, [r1, #1]
 8006246:	2a01      	cmp	r2, #1
 8006248:	d026      	beq.n	8006298 <USB_DeactivateEndpoint+0x58>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800624a:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800624e:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8006252:	2a00      	cmp	r2, #0
 8006254:	db52      	blt.n	80062fc <USB_DeactivateEndpoint+0xbc>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006256:	f8d0 483c 	ldr.w	r4, [r0, #2108]	@ 0x83c
 800625a:	780a      	ldrb	r2, [r1, #0]
 800625c:	f002 020f 	and.w	r2, r2, #15
 8006260:	f04f 0c01 	mov.w	ip, #1
 8006264:	fa0c f202 	lsl.w	r2, ip, r2
 8006268:	ea24 4202 	bic.w	r2, r4, r2, lsl #16
 800626c:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006270:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8006274:	7809      	ldrb	r1, [r1, #0]
 8006276:	f001 010f 	and.w	r1, r1, #15
 800627a:	fa0c fc01 	lsl.w	ip, ip, r1
 800627e:	ea22 420c 	bic.w	r2, r2, ip, lsl #16
 8006282:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006286:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 800628a:	4a23      	ldr	r2, [pc, #140]	@ (8006318 <USB_DeactivateEndpoint+0xd8>)
 800628c:	400a      	ands	r2, r1
 800628e:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
}
 8006292:	2000      	movs	r0, #0
 8006294:	bc30      	pop	{r4, r5}
 8006296:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006298:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800629c:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 80062a0:	2a00      	cmp	r2, #0
 80062a2:	db1e      	blt.n	80062e2 <USB_DeactivateEndpoint+0xa2>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80062a4:	f8d0 583c 	ldr.w	r5, [r0, #2108]	@ 0x83c
 80062a8:	780a      	ldrb	r2, [r1, #0]
 80062aa:	f002 020f 	and.w	r2, r2, #15
 80062ae:	2401      	movs	r4, #1
 80062b0:	fa04 f202 	lsl.w	r2, r4, r2
 80062b4:	b292      	uxth	r2, r2
 80062b6:	ea25 0202 	bic.w	r2, r5, r2
 80062ba:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80062be:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 80062c2:	7809      	ldrb	r1, [r1, #0]
 80062c4:	f001 010f 	and.w	r1, r1, #15
 80062c8:	408c      	lsls	r4, r1
 80062ca:	b2a4      	uxth	r4, r4
 80062cc:	ea22 0204 	bic.w	r2, r2, r4
 80062d0:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80062d4:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 80062d8:	4a10      	ldr	r2, [pc, #64]	@ (800631c <USB_DeactivateEndpoint+0xdc>)
 80062da:	400a      	ands	r2, r1
 80062dc:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 80062e0:	e7d7      	b.n	8006292 <USB_DeactivateEndpoint+0x52>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80062e2:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 80062e6:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 80062ea:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80062ee:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 80062f2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80062f6:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 80062fa:	e7d3      	b.n	80062a4 <USB_DeactivateEndpoint+0x64>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80062fc:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8006300:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8006304:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006308:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800630c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006310:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8006314:	e79f      	b.n	8006256 <USB_DeactivateEndpoint+0x16>
 8006316:	bf00      	nop
 8006318:	eff37800 	.word	0xeff37800
 800631c:	ec337800 	.word	0xec337800

08006320 <USB_EPStopXfer>:
{
 8006320:	b410      	push	{r4}
 8006322:	b083      	sub	sp, #12
 8006324:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 8006326:	2300      	movs	r3, #0
 8006328:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 800632a:	7848      	ldrb	r0, [r1, #1]
 800632c:	2801      	cmp	r0, #1
 800632e:	d00b      	beq.n	8006348 <USB_EPStopXfer+0x28>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006330:	780b      	ldrb	r3, [r1, #0]
 8006332:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8006336:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 800633a:	2800      	cmp	r0, #0
 800633c:	db2d      	blt.n	800639a <USB_EPStopXfer+0x7a>
  HAL_StatusTypeDef ret = HAL_OK;
 800633e:	2000      	movs	r0, #0
}
 8006340:	b003      	add	sp, #12
 8006342:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006346:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006348:	780b      	ldrb	r3, [r1, #0]
 800634a:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800634e:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8006352:	2c00      	cmp	r4, #0
 8006354:	db01      	blt.n	800635a <USB_EPStopXfer+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;
 8006356:	2000      	movs	r0, #0
 8006358:	e7f2      	b.n	8006340 <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800635a:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 800635e:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 8006362:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006366:	780b      	ldrb	r3, [r1, #0]
 8006368:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800636c:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8006370:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8006374:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        count++;
 8006378:	9b01      	ldr	r3, [sp, #4]
 800637a:	3301      	adds	r3, #1
 800637c:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 800637e:	9c01      	ldr	r4, [sp, #4]
 8006380:	f242 7310 	movw	r3, #10000	@ 0x2710
 8006384:	429c      	cmp	r4, r3
 8006386:	d8db      	bhi.n	8006340 <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006388:	780b      	ldrb	r3, [r1, #0]
 800638a:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800638e:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8006392:	2b00      	cmp	r3, #0
 8006394:	dbf0      	blt.n	8006378 <USB_EPStopXfer+0x58>
  HAL_StatusTypeDef ret = HAL_OK;
 8006396:	2000      	movs	r0, #0
 8006398:	e7d2      	b.n	8006340 <USB_EPStopXfer+0x20>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800639a:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 800639e:	f040 6000 	orr.w	r0, r0, #134217728	@ 0x8000000
 80063a2:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80063a6:	780b      	ldrb	r3, [r1, #0]
 80063a8:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80063ac:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 80063b0:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 80063b4:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
        count++;
 80063b8:	9b01      	ldr	r3, [sp, #4]
 80063ba:	3301      	adds	r3, #1
 80063bc:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 80063be:	9801      	ldr	r0, [sp, #4]
 80063c0:	f242 7310 	movw	r3, #10000	@ 0x2710
 80063c4:	4298      	cmp	r0, r3
 80063c6:	d808      	bhi.n	80063da <USB_EPStopXfer+0xba>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80063c8:	780b      	ldrb	r3, [r1, #0]
 80063ca:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80063ce:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	dbf0      	blt.n	80063b8 <USB_EPStopXfer+0x98>
  HAL_StatusTypeDef ret = HAL_OK;
 80063d6:	2000      	movs	r0, #0
 80063d8:	e7b2      	b.n	8006340 <USB_EPStopXfer+0x20>
          ret = HAL_ERROR;
 80063da:	2001      	movs	r0, #1
 80063dc:	e7b0      	b.n	8006340 <USB_EPStopXfer+0x20>

080063de <USB_WritePacket>:
{
 80063de:	b510      	push	{r4, lr}
 80063e0:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 80063e4:	b984      	cbnz	r4, 8006408 <USB_WritePacket+0x2a>
    count32b = ((uint32_t)len + 3U) / 4U;
 80063e6:	3303      	adds	r3, #3
 80063e8:	ea4f 0e93 	mov.w	lr, r3, lsr #2
    for (i = 0U; i < count32b; i++)
 80063ec:	f04f 0c00 	mov.w	ip, #0
 80063f0:	e008      	b.n	8006404 <USB_WritePacket+0x26>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80063f2:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 80063f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063fa:	f851 4b04 	ldr.w	r4, [r1], #4
 80063fe:	601c      	str	r4, [r3, #0]
    for (i = 0U; i < count32b; i++)
 8006400:	f10c 0c01 	add.w	ip, ip, #1
 8006404:	45f4      	cmp	ip, lr
 8006406:	d3f4      	bcc.n	80063f2 <USB_WritePacket+0x14>
}
 8006408:	2000      	movs	r0, #0
 800640a:	bd10      	pop	{r4, pc}

0800640c <USB_EPStartXfer>:
{
 800640c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800640e:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 8006410:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8006412:	784b      	ldrb	r3, [r1, #1]
 8006414:	2b01      	cmp	r3, #1
 8006416:	d02d      	beq.n	8006474 <USB_EPStartXfer+0x68>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006418:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 800641c:	f50c 6330 	add.w	r3, ip, #2816	@ 0xb00
 8006420:	691d      	ldr	r5, [r3, #16]
 8006422:	f36f 0512 	bfc	r5, #0, #19
 8006426:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006428:	691d      	ldr	r5, [r3, #16]
 800642a:	f36f 45dc 	bfc	r5, #19, #10
 800642e:	611d      	str	r5, [r3, #16]
    if (epnum == 0U)
 8006430:	2c00      	cmp	r4, #0
 8006432:	f040 80ce 	bne.w	80065d2 <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 8006436:	690c      	ldr	r4, [r1, #16]
 8006438:	b10c      	cbz	r4, 800643e <USB_EPStartXfer+0x32>
        ep->xfer_len = ep->maxpacket;
 800643a:	688c      	ldr	r4, [r1, #8]
 800643c:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 800643e:	688c      	ldr	r4, [r1, #8]
 8006440:	620c      	str	r4, [r1, #32]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006442:	691d      	ldr	r5, [r3, #16]
 8006444:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8006448:	432c      	orrs	r4, r5
 800644a:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800644c:	691c      	ldr	r4, [r3, #16]
 800644e:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8006452:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8006454:	2a01      	cmp	r2, #1
 8006456:	f000 80df 	beq.w	8006618 <USB_EPStartXfer+0x20c>
    if (ep->type == EP_TYPE_ISOC)
 800645a:	790b      	ldrb	r3, [r1, #4]
 800645c:	2b01      	cmp	r3, #1
 800645e:	f000 80e1 	beq.w	8006624 <USB_EPStartXfer+0x218>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006462:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8006466:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800646a:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
}
 800646e:	2000      	movs	r0, #0
 8006470:	b003      	add	sp, #12
 8006472:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 8006474:	690b      	ldr	r3, [r1, #16]
 8006476:	bb73      	cbnz	r3, 80064d6 <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006478:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 800647c:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8006480:	f36f 45dc 	bfc	r5, #19, #10
 8006484:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006488:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 800648c:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8006490:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006494:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8006498:	f36f 0512 	bfc	r5, #0, #19
 800649c:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
    if (dma == 1U)
 80064a0:	2a01      	cmp	r2, #1
 80064a2:	d054      	beq.n	800654e <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80064a4:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 80064a8:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80064ac:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80064b0:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 80064b4:	790b      	ldrb	r3, [r1, #4]
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d072      	beq.n	80065a0 <USB_EPStartXfer+0x194>
        if (ep->xfer_len > 0U)
 80064ba:	690b      	ldr	r3, [r1, #16]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d0d6      	beq.n	800646e <USB_EPStartXfer+0x62>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80064c0:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
 80064c4:	7809      	ldrb	r1, [r1, #0]
 80064c6:	f001 010f 	and.w	r1, r1, #15
 80064ca:	2201      	movs	r2, #1
 80064cc:	408a      	lsls	r2, r1
 80064ce:	4313      	orrs	r3, r2
 80064d0:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 80064d4:	e7cb      	b.n	800646e <USB_EPStartXfer+0x62>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80064d6:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80064da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064de:	691d      	ldr	r5, [r3, #16]
 80064e0:	f36f 0512 	bfc	r5, #0, #19
 80064e4:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80064e6:	691d      	ldr	r5, [r3, #16]
 80064e8:	f36f 45dc 	bfc	r5, #19, #10
 80064ec:	611d      	str	r5, [r3, #16]
      if (epnum == 0U)
 80064ee:	b984      	cbnz	r4, 8006512 <USB_EPStartXfer+0x106>
        if (ep->xfer_len > ep->maxpacket)
 80064f0:	690e      	ldr	r6, [r1, #16]
 80064f2:	688d      	ldr	r5, [r1, #8]
 80064f4:	42ae      	cmp	r6, r5
 80064f6:	d900      	bls.n	80064fa <USB_EPStartXfer+0xee>
          ep->xfer_len = ep->maxpacket;
 80064f8:	610d      	str	r5, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80064fa:	691d      	ldr	r5, [r3, #16]
 80064fc:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8006500:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006502:	691d      	ldr	r5, [r3, #16]
 8006504:	690e      	ldr	r6, [r1, #16]
 8006506:	f3c6 0c12 	ubfx	ip, r6, #0, #19
 800650a:	ea45 050c 	orr.w	r5, r5, ip
 800650e:	611d      	str	r5, [r3, #16]
 8006510:	e7c6      	b.n	80064a0 <USB_EPStartXfer+0x94>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006512:	690d      	ldr	r5, [r1, #16]
 8006514:	688e      	ldr	r6, [r1, #8]
 8006516:	4435      	add	r5, r6
 8006518:	3d01      	subs	r5, #1
 800651a:	fbb5 f5f6 	udiv	r5, r5, r6
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800651e:	691e      	ldr	r6, [r3, #16]
 8006520:	fa1f fc85 	uxth.w	ip, r5
 8006524:	4f49      	ldr	r7, [pc, #292]	@ (800664c <USB_EPStartXfer+0x240>)
 8006526:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 800652a:	4335      	orrs	r5, r6
 800652c:	611d      	str	r5, [r3, #16]
        if (ep->type == EP_TYPE_ISOC)
 800652e:	790d      	ldrb	r5, [r1, #4]
 8006530:	2d01      	cmp	r5, #1
 8006532:	d1e6      	bne.n	8006502 <USB_EPStartXfer+0xf6>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006534:	691d      	ldr	r5, [r3, #16]
 8006536:	f025 45c0 	bic.w	r5, r5, #1610612736	@ 0x60000000
 800653a:	611d      	str	r5, [r3, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800653c:	691d      	ldr	r5, [r3, #16]
 800653e:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 8006542:	f00c 4cc0 	and.w	ip, ip, #1610612736	@ 0x60000000
 8006546:	ea45 050c 	orr.w	r5, r5, ip
 800654a:	611d      	str	r5, [r3, #16]
 800654c:	e7d9      	b.n	8006502 <USB_EPStartXfer+0xf6>
      if ((uint32_t)ep->dma_addr != 0U)
 800654e:	69cb      	ldr	r3, [r1, #28]
 8006550:	b11b      	cbz	r3, 800655a <USB_EPStartXfer+0x14e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006552:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8006556:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
      if (ep->type == EP_TYPE_ISOC)
 800655a:	790b      	ldrb	r3, [r1, #4]
 800655c:	2b01      	cmp	r3, #1
 800655e:	d008      	beq.n	8006572 <USB_EPStartXfer+0x166>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006560:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8006564:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8006568:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800656c:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 8006570:	e77d      	b.n	800646e <USB_EPStartXfer+0x62>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006572:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8006576:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800657a:	d108      	bne.n	800658e <USB_EPStartXfer+0x182>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800657c:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8006580:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8006584:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006588:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 800658c:	e7e8      	b.n	8006560 <USB_EPStartXfer+0x154>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800658e:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8006592:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8006596:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800659a:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 800659e:	e7df      	b.n	8006560 <USB_EPStartXfer+0x154>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80065a0:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 80065a4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80065a8:	d10c      	bne.n	80065c4 <USB_EPStartXfer+0x1b8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80065aa:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80065ae:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80065b2:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80065b6:	9200      	str	r2, [sp, #0]
 80065b8:	8a0b      	ldrh	r3, [r1, #16]
 80065ba:	780a      	ldrb	r2, [r1, #0]
 80065bc:	68c9      	ldr	r1, [r1, #12]
 80065be:	f7ff ff0e 	bl	80063de <USB_WritePacket>
 80065c2:	e754      	b.n	800646e <USB_EPStartXfer+0x62>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80065c4:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80065c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065cc:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 80065d0:	e7f1      	b.n	80065b6 <USB_EPStartXfer+0x1aa>
      if (ep->xfer_len == 0U)
 80065d2:	690c      	ldr	r4, [r1, #16]
 80065d4:	b954      	cbnz	r4, 80065ec <USB_EPStartXfer+0x1e0>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80065d6:	691c      	ldr	r4, [r3, #16]
 80065d8:	688d      	ldr	r5, [r1, #8]
 80065da:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80065de:	432c      	orrs	r4, r5
 80065e0:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80065e2:	691c      	ldr	r4, [r3, #16]
 80065e4:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 80065e8:	611c      	str	r4, [r3, #16]
 80065ea:	e733      	b.n	8006454 <USB_EPStartXfer+0x48>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80065ec:	688d      	ldr	r5, [r1, #8]
 80065ee:	442c      	add	r4, r5
 80065f0:	3c01      	subs	r4, #1
 80065f2:	fbb4 f4f5 	udiv	r4, r4, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 80065f6:	b2a4      	uxth	r4, r4
 80065f8:	fb04 f505 	mul.w	r5, r4, r5
 80065fc:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80065fe:	691d      	ldr	r5, [r3, #16]
 8006600:	4e12      	ldr	r6, [pc, #72]	@ (800664c <USB_EPStartXfer+0x240>)
 8006602:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 8006606:	432c      	orrs	r4, r5
 8006608:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800660a:	691c      	ldr	r4, [r3, #16]
 800660c:	6a0d      	ldr	r5, [r1, #32]
 800660e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8006612:	432c      	orrs	r4, r5
 8006614:	611c      	str	r4, [r3, #16]
 8006616:	e71d      	b.n	8006454 <USB_EPStartXfer+0x48>
      if ((uint32_t)ep->xfer_buff != 0U)
 8006618:	68ca      	ldr	r2, [r1, #12]
 800661a:	2a00      	cmp	r2, #0
 800661c:	f43f af1d 	beq.w	800645a <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006620:	615a      	str	r2, [r3, #20]
 8006622:	e71a      	b.n	800645a <USB_EPStartXfer+0x4e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006624:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8006628:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800662c:	d106      	bne.n	800663c <USB_EPStartXfer+0x230>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800662e:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8006632:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006636:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 800663a:	e712      	b.n	8006462 <USB_EPStartXfer+0x56>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800663c:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8006640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006644:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8006648:	e70b      	b.n	8006462 <USB_EPStartXfer+0x56>
 800664a:	bf00      	nop
 800664c:	1ff80000 	.word	0x1ff80000

08006650 <USB_ReadPacket>:
{
 8006650:	b510      	push	{r4, lr}
 8006652:	4684      	mov	ip, r0
 8006654:	4608      	mov	r0, r1
  uint32_t count32b = (uint32_t)len >> 2U;
 8006656:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 800665a:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 800665e:	2300      	movs	r3, #0
 8006660:	e005      	b.n	800666e <USB_ReadPacket+0x1e>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006662:	f50c 5180 	add.w	r1, ip, #4096	@ 0x1000
 8006666:	6809      	ldr	r1, [r1, #0]
 8006668:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 800666c:	3301      	adds	r3, #1
 800666e:	4573      	cmp	r3, lr
 8006670:	d3f7      	bcc.n	8006662 <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 8006672:	b17a      	cbz	r2, 8006694 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006674:	f50c 5c80 	add.w	ip, ip, #4096	@ 0x1000
 8006678:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 800667c:	2100      	movs	r1, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800667e:	b2cb      	uxtb	r3, r1
 8006680:	00db      	lsls	r3, r3, #3
 8006682:	fa24 f303 	lsr.w	r3, r4, r3
 8006686:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 800668a:	3101      	adds	r1, #1
      remaining_bytes--;
 800668c:	3a01      	subs	r2, #1
 800668e:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 8006690:	2a00      	cmp	r2, #0
 8006692:	d1f4      	bne.n	800667e <USB_ReadPacket+0x2e>
}
 8006694:	bd10      	pop	{r4, pc}

08006696 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8006696:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8006698:	784a      	ldrb	r2, [r1, #1]
 800669a:	2a01      	cmp	r2, #1
 800669c:	d014      	beq.n	80066c8 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800669e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80066a2:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 80066a6:	2a00      	cmp	r2, #0
 80066a8:	db06      	blt.n	80066b8 <USB_EPSetStall+0x22>
 80066aa:	b12b      	cbz	r3, 80066b8 <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80066ac:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80066b0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80066b4:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80066b8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80066bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80066c0:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 80066c4:	2000      	movs	r0, #0
 80066c6:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80066c8:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80066cc:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 80066d0:	2a00      	cmp	r2, #0
 80066d2:	db06      	blt.n	80066e2 <USB_EPSetStall+0x4c>
 80066d4:	b12b      	cbz	r3, 80066e2 <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80066d6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80066da:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80066de:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80066e2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80066e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80066ea:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 80066ee:	e7e9      	b.n	80066c4 <USB_EPSetStall+0x2e>

080066f0 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 80066f0:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80066f2:	784a      	ldrb	r2, [r1, #1]
 80066f4:	2a01      	cmp	r2, #1
 80066f6:	d00e      	beq.n	8006716 <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80066f8:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80066fc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8006700:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006704:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006708:	790b      	ldrb	r3, [r1, #4]
 800670a:	3b02      	subs	r3, #2
 800670c:	b2db      	uxtb	r3, r3
 800670e:	2b01      	cmp	r3, #1
 8006710:	d915      	bls.n	800673e <USB_EPClearStall+0x4e>
}
 8006712:	2000      	movs	r0, #0
 8006714:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006716:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800671a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800671e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006722:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006726:	790b      	ldrb	r3, [r1, #4]
 8006728:	3b02      	subs	r3, #2
 800672a:	b2db      	uxtb	r3, r3
 800672c:	2b01      	cmp	r3, #1
 800672e:	d8f0      	bhi.n	8006712 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006730:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8006734:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006738:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 800673c:	e7e9      	b.n	8006712 <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800673e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8006742:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006746:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 800674a:	e7e2      	b.n	8006712 <USB_EPClearStall+0x22>

0800674c <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800674c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8006750:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006754:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006758:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 800675c:	0109      	lsls	r1, r1, #4
 800675e:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 8006762:	430b      	orrs	r3, r1
 8006764:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
}
 8006768:	2000      	movs	r0, #0
 800676a:	4770      	bx	lr

0800676c <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800676c:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8006770:	f023 0303 	bic.w	r3, r3, #3
 8006774:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006778:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 800677c:	f023 0302 	bic.w	r3, r3, #2
 8006780:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8006784:	2000      	movs	r0, #0
 8006786:	4770      	bx	lr

08006788 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006788:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 800678c:	f023 0303 	bic.w	r3, r3, #3
 8006790:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006794:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8006798:	f043 0302 	orr.w	r3, r3, #2
 800679c:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 80067a0:	2000      	movs	r0, #0
 80067a2:	4770      	bx	lr

080067a4 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 80067a4:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 80067a6:	6980      	ldr	r0, [r0, #24]
}
 80067a8:	4010      	ands	r0, r2
 80067aa:	4770      	bx	lr

080067ac <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80067ac:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 80067b0:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80067b4:	69c0      	ldr	r0, [r0, #28]
 80067b6:	4018      	ands	r0, r3
}
 80067b8:	0c00      	lsrs	r0, r0, #16
 80067ba:	4770      	bx	lr

080067bc <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80067bc:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 80067c0:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80067c4:	69c0      	ldr	r0, [r0, #28]
 80067c6:	4018      	ands	r0, r3
}
 80067c8:	b280      	uxth	r0, r0
 80067ca:	4770      	bx	lr

080067cc <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80067cc:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 80067d0:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80067d4:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 80067d8:	6940      	ldr	r0, [r0, #20]
}
 80067da:	4010      	ands	r0, r2
 80067dc:	4770      	bx	lr

080067de <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 80067de:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 80067e2:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80067e6:	f001 0c0f 	and.w	ip, r1, #15
 80067ea:	fa23 f30c 	lsr.w	r3, r3, ip
 80067ee:	01db      	lsls	r3, r3, #7
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80067f4:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 80067f8:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 80067fc:	6880      	ldr	r0, [r0, #8]
}
 80067fe:	4018      	ands	r0, r3
 8006800:	4770      	bx	lr

08006802 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8006802:	6940      	ldr	r0, [r0, #20]
}
 8006804:	f000 0001 	and.w	r0, r0, #1
 8006808:	4770      	bx	lr

0800680a <USB_SetCurrentMode>:
{
 800680a:	b538      	push	{r3, r4, r5, lr}
 800680c:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800680e:	68c3      	ldr	r3, [r0, #12]
 8006810:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006814:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8006816:	2901      	cmp	r1, #1
 8006818:	d013      	beq.n	8006842 <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 800681a:	bb19      	cbnz	r1, 8006864 <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800681c:	68c3      	ldr	r3, [r0, #12]
 800681e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006822:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8006824:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8006826:	200a      	movs	r0, #10
 8006828:	f7fb f8ba 	bl	80019a0 <HAL_Delay>
      ms += 10U;
 800682c:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800682e:	4628      	mov	r0, r5
 8006830:	f7ff ffe7 	bl	8006802 <USB_GetMode>
 8006834:	b108      	cbz	r0, 800683a <USB_SetCurrentMode+0x30>
 8006836:	2cc7      	cmp	r4, #199	@ 0xc7
 8006838:	d9f5      	bls.n	8006826 <USB_SetCurrentMode+0x1c>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800683a:	2cc8      	cmp	r4, #200	@ 0xc8
 800683c:	d014      	beq.n	8006868 <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 800683e:	2000      	movs	r0, #0
}
 8006840:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006842:	68c3      	ldr	r3, [r0, #12]
 8006844:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006848:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 800684a:	2400      	movs	r4, #0
      HAL_Delay(10U);
 800684c:	200a      	movs	r0, #10
 800684e:	f7fb f8a7 	bl	80019a0 <HAL_Delay>
      ms += 10U;
 8006852:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006854:	4628      	mov	r0, r5
 8006856:	f7ff ffd4 	bl	8006802 <USB_GetMode>
 800685a:	2801      	cmp	r0, #1
 800685c:	d0ed      	beq.n	800683a <USB_SetCurrentMode+0x30>
 800685e:	2cc7      	cmp	r4, #199	@ 0xc7
 8006860:	d9f4      	bls.n	800684c <USB_SetCurrentMode+0x42>
 8006862:	e7ea      	b.n	800683a <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 8006864:	2001      	movs	r0, #1
 8006866:	e7eb      	b.n	8006840 <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 8006868:	2001      	movs	r0, #1
 800686a:	e7e9      	b.n	8006840 <USB_SetCurrentMode+0x36>

0800686c <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800686c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8006870:	f36f 030a 	bfc	r3, #0, #11
 8006874:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006878:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 800687c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006880:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8006884:	2000      	movs	r0, #0
 8006886:	4770      	bx	lr

08006888 <USB_EP0_OutStart>:
{
 8006888:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800688a:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800688c:	4b15      	ldr	r3, [pc, #84]	@ (80068e4 <USB_EP0_OutStart+0x5c>)
 800688e:	429c      	cmp	r4, r3
 8006890:	d903      	bls.n	800689a <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006892:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8006896:	2b00      	cmp	r3, #0
 8006898:	db16      	blt.n	80068c8 <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800689a:	2400      	movs	r4, #0
 800689c:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80068a0:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 80068a4:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 80068a8:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80068ac:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 80068b0:	f044 0418 	orr.w	r4, r4, #24
 80068b4:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80068b8:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 80068bc:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 80068c0:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  if (dma == 1U)
 80068c4:	2901      	cmp	r1, #1
 80068c6:	d003      	beq.n	80068d0 <USB_EP0_OutStart+0x48>
}
 80068c8:	2000      	movs	r0, #0
 80068ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068ce:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80068d0:	f8c0 2b14 	str.w	r2, [r0, #2836]	@ 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80068d4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80068d8:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80068dc:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 80068e0:	e7f2      	b.n	80068c8 <USB_EP0_OutStart+0x40>
 80068e2:	bf00      	nop
 80068e4:	4f54300a 	.word	0x4f54300a

080068e8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80068e8:	4a03      	ldr	r2, [pc, #12]	@ (80068f8 <SystemInit+0x10>)
 80068ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80068ee:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80068f2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80068f6:	4770      	bx	lr
 80068f8:	e000ed00 	.word	0xe000ed00

080068fc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80068fc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80068fe:	2200      	movs	r2, #0
 8006900:	490f      	ldr	r1, [pc, #60]	@ (8006940 <MX_USB_DEVICE_Init+0x44>)
 8006902:	4810      	ldr	r0, [pc, #64]	@ (8006944 <MX_USB_DEVICE_Init+0x48>)
 8006904:	f000 f982 	bl	8006c0c <USBD_Init>
 8006908:	b970      	cbnz	r0, 8006928 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 800690a:	490f      	ldr	r1, [pc, #60]	@ (8006948 <MX_USB_DEVICE_Init+0x4c>)
 800690c:	480d      	ldr	r0, [pc, #52]	@ (8006944 <MX_USB_DEVICE_Init+0x48>)
 800690e:	f000 f994 	bl	8006c3a <USBD_RegisterClass>
 8006912:	b960      	cbnz	r0, 800692e <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8006914:	490d      	ldr	r1, [pc, #52]	@ (800694c <MX_USB_DEVICE_Init+0x50>)
 8006916:	480b      	ldr	r0, [pc, #44]	@ (8006944 <MX_USB_DEVICE_Init+0x48>)
 8006918:	f001 f996 	bl	8007c48 <USBD_MSC_RegisterStorage>
 800691c:	b950      	cbnz	r0, 8006934 <MX_USB_DEVICE_Init+0x38>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800691e:	4809      	ldr	r0, [pc, #36]	@ (8006944 <MX_USB_DEVICE_Init+0x48>)
 8006920:	f000 f9ab 	bl	8006c7a <USBD_Start>
 8006924:	b948      	cbnz	r0, 800693a <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006926:	bd08      	pop	{r3, pc}
    Error_Handler();
 8006928:	f7fa fc5e 	bl	80011e8 <Error_Handler>
 800692c:	e7ed      	b.n	800690a <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 800692e:	f7fa fc5b 	bl	80011e8 <Error_Handler>
 8006932:	e7ef      	b.n	8006914 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8006934:	f7fa fc58 	bl	80011e8 <Error_Handler>
 8006938:	e7f1      	b.n	800691e <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 800693a:	f7fa fc55 	bl	80011e8 <Error_Handler>
}
 800693e:	e7f2      	b.n	8006926 <MX_USB_DEVICE_Init+0x2a>
 8006940:	20000040 	.word	0x20000040
 8006944:	200005a4 	.word	0x200005a4
 8006948:	2000008c 	.word	0x2000008c
 800694c:	200000e0 	.word	0x200000e0

08006950 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006950:	b530      	push	{r4, r5, lr}
 8006952:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006954:	2300      	movs	r3, #0
 8006956:	9303      	str	r3, [sp, #12]
 8006958:	9304      	str	r3, [sp, #16]
 800695a:	9305      	str	r3, [sp, #20]
 800695c:	9306      	str	r3, [sp, #24]
 800695e:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 8006960:	6803      	ldr	r3, [r0, #0]
 8006962:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006966:	d001      	beq.n	800696c <HAL_PCD_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8006968:	b009      	add	sp, #36	@ 0x24
 800696a:	bd30      	pop	{r4, r5, pc}
 800696c:	aa03      	add	r2, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800696e:	2500      	movs	r5, #0
 8006970:	9501      	str	r5, [sp, #4]
 8006972:	4c17      	ldr	r4, [pc, #92]	@ (80069d0 <HAL_PCD_MspInit+0x80>)
 8006974:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006976:	f043 0301 	orr.w	r3, r3, #1
 800697a:	6323      	str	r3, [r4, #48]	@ 0x30
 800697c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800697e:	f003 0301 	and.w	r3, r3, #1
 8006982:	9301      	str	r3, [sp, #4]
 8006984:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006986:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800698a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800698c:	2302      	movs	r3, #2
 800698e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006990:	2303      	movs	r3, #3
 8006992:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8006994:	230a      	movs	r3, #10
 8006996:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006998:	4611      	mov	r1, r2
 800699a:	480e      	ldr	r0, [pc, #56]	@ (80069d4 <HAL_PCD_MspInit+0x84>)
 800699c:	f7fb fbea 	bl	8002174 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80069a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80069a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80069a8:	9502      	str	r5, [sp, #8]
 80069aa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80069ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80069b0:	6463      	str	r3, [r4, #68]	@ 0x44
 80069b2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80069b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069b8:	9302      	str	r3, [sp, #8]
 80069ba:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80069bc:	462a      	mov	r2, r5
 80069be:	4629      	mov	r1, r5
 80069c0:	2043      	movs	r0, #67	@ 0x43
 80069c2:	f7fb f9e5 	bl	8001d90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80069c6:	2043      	movs	r0, #67	@ 0x43
 80069c8:	f7fb f9f2 	bl	8001db0 <HAL_NVIC_EnableIRQ>
}
 80069cc:	e7cc      	b.n	8006968 <HAL_PCD_MspInit+0x18>
 80069ce:	bf00      	nop
 80069d0:	40023800 	.word	0x40023800
 80069d4:	40020000 	.word	0x40020000

080069d8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80069d8:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80069da:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 80069de:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80069e2:	f000 f960 	bl	8006ca6 <USBD_LL_SetupStage>
}
 80069e6:	bd08      	pop	{r3, pc}

080069e8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80069e8:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80069ea:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80069ee:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80069f2:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 80069f6:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80069fa:	f000 fa22 	bl	8006e42 <USBD_LL_DataOutStage>
}
 80069fe:	bd08      	pop	{r3, pc}

08006a00 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a00:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006a02:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8006a06:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006a0a:	6a1a      	ldr	r2, [r3, #32]
 8006a0c:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006a10:	f000 fa7a 	bl	8006f08 <USBD_LL_DataInStage>
}
 8006a14:	bd08      	pop	{r3, pc}

08006a16 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a16:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006a18:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006a1c:	f000 f9bf 	bl	8006d9e <USBD_LL_SOF>
}
 8006a20:	bd08      	pop	{r3, pc}

08006a22 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a22:	b510      	push	{r4, lr}
 8006a24:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8006a26:	79c1      	ldrb	r1, [r0, #7]
 8006a28:	b111      	cbz	r1, 8006a30 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8006a2a:	2902      	cmp	r1, #2
 8006a2c:	d109      	bne.n	8006a42 <HAL_PCD_ResetCallback+0x20>
  {
    speed = USBD_SPEED_FULL;
 8006a2e:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006a30:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8006a34:	f000 f996 	bl	8006d64 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006a38:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8006a3c:	f000 f95f 	bl	8006cfe <USBD_LL_Reset>
}
 8006a40:	bd10      	pop	{r4, pc}
    Error_Handler();
 8006a42:	f7fa fbd1 	bl	80011e8 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006a46:	2101      	movs	r1, #1
 8006a48:	e7f2      	b.n	8006a30 <HAL_PCD_ResetCallback+0xe>
	...

08006a4c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a4c:	b510      	push	{r4, lr}
 8006a4e:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006a50:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006a54:	f000 f989 	bl	8006d6a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8006a58:	6822      	ldr	r2, [r4, #0]
 8006a5a:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 8006a5e:	f043 0301 	orr.w	r3, r3, #1
 8006a62:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006a66:	7ae3      	ldrb	r3, [r4, #11]
 8006a68:	b123      	cbz	r3, 8006a74 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006a6a:	4a03      	ldr	r2, [pc, #12]	@ (8006a78 <HAL_PCD_SuspendCallback+0x2c>)
 8006a6c:	6913      	ldr	r3, [r2, #16]
 8006a6e:	f043 0306 	orr.w	r3, r3, #6
 8006a72:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006a74:	bd10      	pop	{r4, pc}
 8006a76:	bf00      	nop
 8006a78:	e000ed00 	.word	0xe000ed00

08006a7c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a7c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006a7e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006a82:	f000 f980 	bl	8006d86 <USBD_LL_Resume>
}
 8006a86:	bd08      	pop	{r3, pc}

08006a88 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a88:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8006a8a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006a8e:	f000 f9ac 	bl	8006dea <USBD_LL_IsoOUTIncomplete>
}
 8006a92:	bd08      	pop	{r3, pc}

08006a94 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a94:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8006a96:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006a9a:	f000 f990 	bl	8006dbe <USBD_LL_IsoINIncomplete>
}
 8006a9e:	bd08      	pop	{r3, pc}

08006aa0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006aa0:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8006aa2:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006aa6:	f000 f9b6 	bl	8006e16 <USBD_LL_DevConnected>
}
 8006aaa:	bd08      	pop	{r3, pc}

08006aac <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006aac:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8006aae:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006ab2:	f000 f9b2 	bl	8006e1a <USBD_LL_DevDisconnected>
}
 8006ab6:	bd08      	pop	{r3, pc}

08006ab8 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8006ab8:	7802      	ldrb	r2, [r0, #0]
 8006aba:	b10a      	cbz	r2, 8006ac0 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 8006abc:	2000      	movs	r0, #0
 8006abe:	4770      	bx	lr
{
 8006ac0:	b510      	push	{r4, lr}
 8006ac2:	4603      	mov	r3, r0
  hpcd_USB_OTG_FS.pData = pdev;
 8006ac4:	4815      	ldr	r0, [pc, #84]	@ (8006b1c <USBD_LL_Init+0x64>)
 8006ac6:	f8c0 34e0 	str.w	r3, [r0, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8006aca:	f8c3 02c8 	str.w	r0, [r3, #712]	@ 0x2c8
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006ace:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006ad2:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8006ad4:	2304      	movs	r3, #4
 8006ad6:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8006ad8:	2202      	movs	r2, #2
 8006ada:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006adc:	2300      	movs	r3, #0
 8006ade:	7183      	strb	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006ae0:	7242      	strb	r2, [r0, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8006ae2:	7283      	strb	r3, [r0, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8006ae4:	72c3      	strb	r3, [r0, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8006ae6:	7303      	strb	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8006ae8:	7383      	strb	r3, [r0, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8006aea:	73c3      	strb	r3, [r0, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8006aec:	f7fc fdec 	bl	80036c8 <HAL_PCD_Init>
 8006af0:	b980      	cbnz	r0, 8006b14 <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8006af2:	4c0a      	ldr	r4, [pc, #40]	@ (8006b1c <USBD_LL_Init+0x64>)
 8006af4:	2180      	movs	r1, #128	@ 0x80
 8006af6:	4620      	mov	r0, r4
 8006af8:	f7fd fbcf 	bl	800429a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8006afc:	2240      	movs	r2, #64	@ 0x40
 8006afe:	2100      	movs	r1, #0
 8006b00:	4620      	mov	r0, r4
 8006b02:	f7fd fba4 	bl	800424e <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8006b06:	2280      	movs	r2, #128	@ 0x80
 8006b08:	2101      	movs	r1, #1
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	f7fd fb9f 	bl	800424e <HAL_PCDEx_SetTxFiFo>
}
 8006b10:	2000      	movs	r0, #0
 8006b12:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8006b14:	f7fa fb68 	bl	80011e8 <Error_Handler>
 8006b18:	e7eb      	b.n	8006af2 <USBD_LL_Init+0x3a>
 8006b1a:	bf00      	nop
 8006b1c:	20000b08 	.word	0x20000b08

08006b20 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006b20:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8

  if((ep_addr & 0x80) == 0x80)
 8006b24:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8006b28:	d108      	bne.n	8006b3c <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8006b2a:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8006b2e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8006b32:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006b36:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
  }
}
 8006b3a:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8006b3c:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8006b40:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8006b44:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006b48:	7d98      	ldrb	r0, [r3, #22]
 8006b4a:	4770      	bx	lr

08006b4c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006b4c:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8006b4e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006b52:	f7fc ffbd 	bl	8003ad0 <HAL_PCD_EP_GetRxCount>
}
 8006b56:	bd08      	pop	{r3, pc}

08006b58 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8006b58:	4800      	ldr	r0, [pc, #0]	@ (8006b5c <USBD_static_malloc+0x4>)
 8006b5a:	4770      	bx	lr
 8006b5c:	20000880 	.word	0x20000880

08006b60 <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{

}
 8006b60:	4770      	bx	lr

08006b62 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8006b62:	2803      	cmp	r0, #3
 8006b64:	d805      	bhi.n	8006b72 <USBD_Get_USB_Status+0x10>
 8006b66:	e8df f000 	tbb	[pc, r0]
 8006b6a:	0405      	.short	0x0405
 8006b6c:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006b6e:	2001      	movs	r0, #1
    break;
 8006b70:	4770      	bx	lr
      usb_status = USBD_FAIL;
 8006b72:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8006b74:	4770      	bx	lr

08006b76 <USBD_LL_Start>:
{
 8006b76:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8006b78:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006b7c:	f7fc fe25 	bl	80037ca <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006b80:	f7ff ffef 	bl	8006b62 <USBD_Get_USB_Status>
}
 8006b84:	bd08      	pop	{r3, pc}

08006b86 <USBD_LL_OpenEP>:
{
 8006b86:	b508      	push	{r3, lr}
 8006b88:	4694      	mov	ip, r2
 8006b8a:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006b8c:	4663      	mov	r3, ip
 8006b8e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006b92:	f7fc fefa 	bl	800398a <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006b96:	f7ff ffe4 	bl	8006b62 <USBD_Get_USB_Status>
}
 8006b9a:	bd08      	pop	{r3, pc}

08006b9c <USBD_LL_CloseEP>:
{
 8006b9c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006b9e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006ba2:	f7fc ff38 	bl	8003a16 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006ba6:	f7ff ffdc 	bl	8006b62 <USBD_Get_USB_Status>
}
 8006baa:	bd08      	pop	{r3, pc}

08006bac <USBD_LL_FlushEP>:
{
 8006bac:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8006bae:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006bb2:	f7fd fb31 	bl	8004218 <HAL_PCD_EP_Flush>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006bb6:	f7ff ffd4 	bl	8006b62 <USBD_Get_USB_Status>
}
 8006bba:	bd08      	pop	{r3, pc}

08006bbc <USBD_LL_StallEP>:
{
 8006bbc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006bbe:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006bc2:	f7fc ffb3 	bl	8003b2c <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006bc6:	f7ff ffcc 	bl	8006b62 <USBD_Get_USB_Status>
}
 8006bca:	bd08      	pop	{r3, pc}

08006bcc <USBD_LL_ClearStallEP>:
{
 8006bcc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8006bce:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006bd2:	f7fc ffee 	bl	8003bb2 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006bd6:	f7ff ffc4 	bl	8006b62 <USBD_Get_USB_Status>
}
 8006bda:	bd08      	pop	{r3, pc}

08006bdc <USBD_LL_SetUSBAddress>:
{
 8006bdc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006bde:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006be2:	f7fc febf 	bl	8003964 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006be6:	f7ff ffbc 	bl	8006b62 <USBD_Get_USB_Status>
}
 8006bea:	bd08      	pop	{r3, pc}

08006bec <USBD_LL_Transmit>:
{
 8006bec:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006bee:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006bf2:	f7fc ff76 	bl	8003ae2 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006bf6:	f7ff ffb4 	bl	8006b62 <USBD_Get_USB_Status>
}
 8006bfa:	bd08      	pop	{r3, pc}

08006bfc <USBD_LL_PrepareReceive>:
{
 8006bfc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006bfe:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006c02:	f7fc ff40 	bl	8003a86 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006c06:	f7ff ffac 	bl	8006b62 <USBD_Get_USB_Status>
}
 8006c0a:	bd08      	pop	{r3, pc}

08006c0c <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006c0c:	b198      	cbz	r0, 8006c36 <USBD_Init+0x2a>
{
 8006c0e:	b508      	push	{r3, lr}
 8006c10:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006c12:	2000      	movs	r0, #0
 8006c14:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006c18:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006c1c:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006c20:	b109      	cbz	r1, 8006c26 <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 8006c22:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006c26:	2101      	movs	r1, #1
 8006c28:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006c2c:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f7ff ff42 	bl	8006ab8 <USBD_LL_Init>

  return ret;
}
 8006c34:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8006c36:	2003      	movs	r0, #3
}
 8006c38:	4770      	bx	lr

08006c3a <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006c3a:	b510      	push	{r4, lr}
 8006c3c:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8006c44:	b1b9      	cbz	r1, 8006c76 <USBD_RegisterClass+0x3c>
 8006c46:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006c48:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006c4c:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 8006c50:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8006c52:	b143      	cbz	r3, 8006c66 <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006c54:	32ae      	adds	r2, #174	@ 0xae
 8006c56:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8006c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c5c:	f10d 0006 	add.w	r0, sp, #6
 8006c60:	4798      	blx	r3
 8006c62:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006c66:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 8006c6a:	3301      	adds	r3, #1
 8006c6c:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 8006c70:	2000      	movs	r0, #0
}
 8006c72:	b002      	add	sp, #8
 8006c74:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8006c76:	2003      	movs	r0, #3
 8006c78:	e7fb      	b.n	8006c72 <USBD_RegisterClass+0x38>

08006c7a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006c7a:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006c7c:	f7ff ff7b 	bl	8006b76 <USBD_LL_Start>
}
 8006c80:	bd08      	pop	{r3, pc}

08006c82 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006c82:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006c84:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006c88:	b113      	cbz	r3, 8006c90 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8006c8e:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8006c90:	2000      	movs	r0, #0
 8006c92:	e7fc      	b.n	8006c8e <USBD_SetClassConfig+0xc>

08006c94 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006c94:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006c96:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	4798      	blx	r3
 8006c9e:	b900      	cbnz	r0, 8006ca2 <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8006ca0:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 8006ca2:	2003      	movs	r0, #3
 8006ca4:	e7fc      	b.n	8006ca0 <USBD_ClrClassConfig+0xc>

08006ca6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006ca6:	b538      	push	{r3, r4, r5, lr}
 8006ca8:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006caa:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 8006cae:	4628      	mov	r0, r5
 8006cb0:	f000 f9c4 	bl	800703c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006cba:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 8006cbe:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006cc2:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 8006cc6:	f001 031f 	and.w	r3, r1, #31
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d007      	beq.n	8006cde <USBD_LL_SetupStage+0x38>
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	d00a      	beq.n	8006ce8 <USBD_LL_SetupStage+0x42>
 8006cd2:	b973      	cbnz	r3, 8006cf2 <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006cd4:	4629      	mov	r1, r5
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	f000 fb84 	bl	80073e4 <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 8006cdc:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006cde:	4629      	mov	r1, r5
 8006ce0:	4620      	mov	r0, r4
 8006ce2:	f000 fbba 	bl	800745a <USBD_StdItfReq>
      break;
 8006ce6:	e7f9      	b.n	8006cdc <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006ce8:	4629      	mov	r1, r5
 8006cea:	4620      	mov	r0, r4
 8006cec:	f000 fbf7 	bl	80074de <USBD_StdEPReq>
      break;
 8006cf0:	e7f4      	b.n	8006cdc <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006cf2:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8006cf6:	4620      	mov	r0, r4
 8006cf8:	f7ff ff60 	bl	8006bbc <USBD_LL_StallEP>
      break;
 8006cfc:	e7ee      	b.n	8006cdc <USBD_LL_SetupStage+0x36>

08006cfe <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006cfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d00:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006d02:	2301      	movs	r3, #1
 8006d04:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006d0e:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8006d10:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006d14:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006d18:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006d1c:	b1e3      	cbz	r3, 8006d58 <USBD_LL_Reset+0x5a>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	b1e3      	cbz	r3, 8006d5c <USBD_LL_Reset+0x5e>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006d22:	2100      	movs	r1, #0
 8006d24:	4798      	blx	r3
 8006d26:	4607      	mov	r7, r0
 8006d28:	b9d0      	cbnz	r0, 8006d60 <USBD_LL_Reset+0x62>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006d2a:	2340      	movs	r3, #64	@ 0x40
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	4611      	mov	r1, r2
 8006d30:	4620      	mov	r0, r4
 8006d32:	f7ff ff28 	bl	8006b86 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006d36:	2601      	movs	r6, #1
 8006d38:	f884 6163 	strb.w	r6, [r4, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006d3c:	2540      	movs	r5, #64	@ 0x40
 8006d3e:	f8a4 5160 	strh.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006d42:	462b      	mov	r3, r5
 8006d44:	2200      	movs	r2, #0
 8006d46:	2180      	movs	r1, #128	@ 0x80
 8006d48:	4620      	mov	r0, r4
 8006d4a:	f7ff ff1c 	bl	8006b86 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006d4e:	f884 6023 	strb.w	r6, [r4, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006d52:	8425      	strh	r5, [r4, #32]

  return ret;
}
 8006d54:	4638      	mov	r0, r7
 8006d56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8006d58:	2700      	movs	r7, #0
 8006d5a:	e7e6      	b.n	8006d2a <USBD_LL_Reset+0x2c>
 8006d5c:	2700      	movs	r7, #0
 8006d5e:	e7e4      	b.n	8006d2a <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 8006d60:	2703      	movs	r7, #3
 8006d62:	e7e2      	b.n	8006d2a <USBD_LL_Reset+0x2c>

08006d64 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8006d64:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8006d66:	2000      	movs	r0, #0
 8006d68:	4770      	bx	lr

08006d6a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006d6a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006d6e:	2b04      	cmp	r3, #4
 8006d70:	d004      	beq.n	8006d7c <USBD_LL_Suspend+0x12>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006d72:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006d7c:	2304      	movs	r3, #4
 8006d7e:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 8006d82:	2000      	movs	r0, #0
 8006d84:	4770      	bx	lr

08006d86 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006d86:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006d8a:	2b04      	cmp	r3, #4
 8006d8c:	d001      	beq.n	8006d92 <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8006d8e:	2000      	movs	r0, #0
 8006d90:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8006d92:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 8006d9c:	e7f7      	b.n	8006d8e <USBD_LL_Resume+0x8>

08006d9e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006d9e:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006da0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006da4:	2b03      	cmp	r3, #3
 8006da6:	d001      	beq.n	8006dac <USBD_LL_SOF+0xe>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 8006da8:	2000      	movs	r0, #0
 8006daa:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 8006dac:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d0f9      	beq.n	8006da8 <USBD_LL_SOF+0xa>
      if (pdev->pClass[0]->SOF != NULL)
 8006db4:	69db      	ldr	r3, [r3, #28]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d0f6      	beq.n	8006da8 <USBD_LL_SOF+0xa>
        (void)pdev->pClass[0]->SOF(pdev);
 8006dba:	4798      	blx	r3
 8006dbc:	e7f4      	b.n	8006da8 <USBD_LL_SOF+0xa>

08006dbe <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006dbe:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8006dc0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006dc4:	33ae      	adds	r3, #174	@ 0xae
 8006dc6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006dca:	b153      	cbz	r3, 8006de2 <USBD_LL_IsoINIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006dcc:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8006dd0:	2a03      	cmp	r2, #3
 8006dd2:	d001      	beq.n	8006dd8 <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8006dd4:	2000      	movs	r0, #0
}
 8006dd6:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006dd8:	6a1b      	ldr	r3, [r3, #32]
 8006dda:	b123      	cbz	r3, 8006de6 <USBD_LL_IsoINIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006ddc:	4798      	blx	r3
  return USBD_OK;
 8006dde:	2000      	movs	r0, #0
 8006de0:	e7f9      	b.n	8006dd6 <USBD_LL_IsoINIncomplete+0x18>
    return USBD_FAIL;
 8006de2:	2003      	movs	r0, #3
 8006de4:	e7f7      	b.n	8006dd6 <USBD_LL_IsoINIncomplete+0x18>
  return USBD_OK;
 8006de6:	2000      	movs	r0, #0
 8006de8:	e7f5      	b.n	8006dd6 <USBD_LL_IsoINIncomplete+0x18>

08006dea <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006dea:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8006dec:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006df0:	33ae      	adds	r3, #174	@ 0xae
 8006df2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006df6:	b153      	cbz	r3, 8006e0e <USBD_LL_IsoOUTIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006df8:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8006dfc:	2a03      	cmp	r2, #3
 8006dfe:	d001      	beq.n	8006e04 <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8006e00:	2000      	movs	r0, #0
}
 8006e02:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e06:	b123      	cbz	r3, 8006e12 <USBD_LL_IsoOUTIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006e08:	4798      	blx	r3
  return USBD_OK;
 8006e0a:	2000      	movs	r0, #0
 8006e0c:	e7f9      	b.n	8006e02 <USBD_LL_IsoOUTIncomplete+0x18>
    return USBD_FAIL;
 8006e0e:	2003      	movs	r0, #3
 8006e10:	e7f7      	b.n	8006e02 <USBD_LL_IsoOUTIncomplete+0x18>
  return USBD_OK;
 8006e12:	2000      	movs	r0, #0
 8006e14:	e7f5      	b.n	8006e02 <USBD_LL_IsoOUTIncomplete+0x18>

08006e16 <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8006e16:	2000      	movs	r0, #0
 8006e18:	4770      	bx	lr

08006e1a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006e1a:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006e22:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006e26:	b123      	cbz	r3, 8006e32 <USBD_LL_DevDisconnected+0x18>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	7901      	ldrb	r1, [r0, #4]
 8006e2c:	4798      	blx	r3
 8006e2e:	b910      	cbnz	r0, 8006e36 <USBD_LL_DevDisconnected+0x1c>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8006e30:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 8006e32:	2000      	movs	r0, #0
 8006e34:	e7fc      	b.n	8006e30 <USBD_LL_DevDisconnected+0x16>
      ret = USBD_FAIL;
 8006e36:	2003      	movs	r0, #3
 8006e38:	e7fa      	b.n	8006e30 <USBD_LL_DevDisconnected+0x16>

08006e3a <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	4770      	bx	lr

08006e3e <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8006e3e:	2000      	movs	r0, #0
 8006e40:	4770      	bx	lr

08006e42 <USBD_LL_DataOutStage>:
{
 8006e42:	b538      	push	{r3, r4, r5, lr}
 8006e44:	4604      	mov	r4, r0
  if (epnum == 0U)
 8006e46:	460d      	mov	r5, r1
 8006e48:	2900      	cmp	r1, #0
 8006e4a:	d144      	bne.n	8006ed6 <USBD_LL_DataOutStage+0x94>
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006e4c:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 8006e50:	2b03      	cmp	r3, #3
 8006e52:	d001      	beq.n	8006e58 <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 8006e54:	4608      	mov	r0, r1
}
 8006e56:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8006e58:	f8d0 3158 	ldr.w	r3, [r0, #344]	@ 0x158
 8006e5c:	f8b0 2160 	ldrh.w	r2, [r0, #352]	@ 0x160
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d809      	bhi.n	8006e78 <USBD_LL_DataOutStage+0x36>
        switch (pdev->request.bmRequest & 0x1FU)
 8006e64:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 8006e68:	f003 031f 	and.w	r3, r3, #31
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d012      	beq.n	8006e96 <USBD_LL_DataOutStage+0x54>
 8006e70:	2b02      	cmp	r3, #2
 8006e72:	d01e      	beq.n	8006eb2 <USBD_LL_DataOutStage+0x70>
 8006e74:	4608      	mov	r0, r1
 8006e76:	e013      	b.n	8006ea0 <USBD_LL_DataOutStage+0x5e>
        pep->rem_length -= pep->maxpacket;
 8006e78:	1a9b      	subs	r3, r3, r2
 8006e7a:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158
        pep->pbuffer += pep->maxpacket;
 8006e7e:	f8d0 1164 	ldr.w	r1, [r0, #356]	@ 0x164
 8006e82:	4411      	add	r1, r2
 8006e84:	f8c0 1164 	str.w	r1, [r0, #356]	@ 0x164
        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	bf38      	it	cc
 8006e8c:	461a      	movcc	r2, r3
 8006e8e:	f000 fd17 	bl	80078c0 <USBD_CtlContinueRx>
  return USBD_OK;
 8006e92:	4628      	mov	r0, r5
 8006e94:	e7df      	b.n	8006e56 <USBD_LL_DataOutStage+0x14>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006e96:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8006e9a:	f7ff ffce 	bl	8006e3a <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006e9e:	b918      	cbnz	r0, 8006ea8 <USBD_LL_DataOutStage+0x66>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ea0:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8006ea4:	2b03      	cmp	r3, #3
 8006ea6:	d009      	beq.n	8006ebc <USBD_LL_DataOutStage+0x7a>
        (void)USBD_CtlSendStatus(pdev);
 8006ea8:	4620      	mov	r0, r4
 8006eaa:	f000 fd11 	bl	80078d0 <USBD_CtlSendStatus>
  return USBD_OK;
 8006eae:	4628      	mov	r0, r5
 8006eb0:	e7d1      	b.n	8006e56 <USBD_LL_DataOutStage+0x14>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006eb2:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8006eb6:	f7ff ffc2 	bl	8006e3e <USBD_CoreFindEP>
            break;
 8006eba:	e7f0      	b.n	8006e9e <USBD_LL_DataOutStage+0x5c>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006ebc:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8006ec0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8006ec4:	691a      	ldr	r2, [r3, #16]
 8006ec6:	2a00      	cmp	r2, #0
 8006ec8:	d0ee      	beq.n	8006ea8 <USBD_LL_DataOutStage+0x66>
              pdev->classId = idx;
 8006eca:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006ece:	691b      	ldr	r3, [r3, #16]
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	4798      	blx	r3
 8006ed4:	e7e8      	b.n	8006ea8 <USBD_LL_DataOutStage+0x66>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006ed6:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8006eda:	f7ff ffb0 	bl	8006e3e <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006ede:	b988      	cbnz	r0, 8006f04 <USBD_LL_DataOutStage+0xc2>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ee0:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8006ee4:	2b03      	cmp	r3, #3
 8006ee6:	d1b6      	bne.n	8006e56 <USBD_LL_DataOutStage+0x14>
        if (pdev->pClass[idx]->DataOut != NULL)
 8006ee8:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8006eec:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8006ef0:	699a      	ldr	r2, [r3, #24]
 8006ef2:	2a00      	cmp	r2, #0
 8006ef4:	d0af      	beq.n	8006e56 <USBD_LL_DataOutStage+0x14>
          pdev->classId = idx;
 8006ef6:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006efa:	699b      	ldr	r3, [r3, #24]
 8006efc:	4629      	mov	r1, r5
 8006efe:	4620      	mov	r0, r4
 8006f00:	4798      	blx	r3
      if (ret != USBD_OK)
 8006f02:	e7a8      	b.n	8006e56 <USBD_LL_DataOutStage+0x14>
  return USBD_OK;
 8006f04:	2000      	movs	r0, #0
 8006f06:	e7a6      	b.n	8006e56 <USBD_LL_DataOutStage+0x14>

08006f08 <USBD_LL_DataInStage>:
{
 8006f08:	b538      	push	{r3, r4, r5, lr}
 8006f0a:	4604      	mov	r4, r0
  if (epnum == 0U)
 8006f0c:	460d      	mov	r5, r1
 8006f0e:	2900      	cmp	r1, #0
 8006f10:	d14b      	bne.n	8006faa <USBD_LL_DataInStage+0xa2>
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006f12:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 8006f16:	2b02      	cmp	r3, #2
 8006f18:	d007      	beq.n	8006f2a <USBD_LL_DataInStage+0x22>
    if (pdev->dev_test_mode != 0U)
 8006f1a:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 8006f1e:	b118      	cbz	r0, 8006f28 <USBD_LL_DataInStage+0x20>
      pdev->dev_test_mode = 0U;
 8006f20:	2300      	movs	r3, #0
 8006f22:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 8006f26:	4628      	mov	r0, r5
}
 8006f28:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8006f2a:	6982      	ldr	r2, [r0, #24]
 8006f2c:	8c03      	ldrh	r3, [r0, #32]
 8006f2e:	429a      	cmp	r2, r3
 8006f30:	d80d      	bhi.n	8006f4e <USBD_LL_DataInStage+0x46>
        if ((pep->maxpacket == pep->rem_length) &&
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d019      	beq.n	8006f6a <USBD_LL_DataInStage+0x62>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f36:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8006f3a:	2b03      	cmp	r3, #3
 8006f3c:	d029      	beq.n	8006f92 <USBD_LL_DataInStage+0x8a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006f3e:	2180      	movs	r1, #128	@ 0x80
 8006f40:	4620      	mov	r0, r4
 8006f42:	f7ff fe3b 	bl	8006bbc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006f46:	4620      	mov	r0, r4
 8006f48:	f000 fccd 	bl	80078e6 <USBD_CtlReceiveStatus>
 8006f4c:	e7e5      	b.n	8006f1a <USBD_LL_DataInStage+0x12>
        pep->rem_length -= pep->maxpacket;
 8006f4e:	1ad2      	subs	r2, r2, r3
 8006f50:	6182      	str	r2, [r0, #24]
        pep->pbuffer += pep->maxpacket;
 8006f52:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8006f54:	4419      	add	r1, r3
 8006f56:	6241      	str	r1, [r0, #36]	@ 0x24
        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8006f58:	f000 fcaa 	bl	80078b0 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	461a      	mov	r2, r3
 8006f60:	4619      	mov	r1, r3
 8006f62:	4620      	mov	r0, r4
 8006f64:	f7ff fe4a 	bl	8006bfc <USBD_LL_PrepareReceive>
 8006f68:	e7d7      	b.n	8006f1a <USBD_LL_DataInStage+0x12>
            (pep->total_length >= pep->maxpacket) &&
 8006f6a:	6942      	ldr	r2, [r0, #20]
        if ((pep->maxpacket == pep->rem_length) &&
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d8e2      	bhi.n	8006f36 <USBD_LL_DataInStage+0x2e>
            (pep->total_length < pdev->ep0_data_len))
 8006f70:	f8d0 3298 	ldr.w	r3, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d2de      	bcs.n	8006f36 <USBD_LL_DataInStage+0x2e>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006f78:	2200      	movs	r2, #0
 8006f7a:	4611      	mov	r1, r2
 8006f7c:	f000 fc98 	bl	80078b0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006f80:	2100      	movs	r1, #0
 8006f82:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006f86:	460b      	mov	r3, r1
 8006f88:	460a      	mov	r2, r1
 8006f8a:	4620      	mov	r0, r4
 8006f8c:	f7ff fe36 	bl	8006bfc <USBD_LL_PrepareReceive>
 8006f90:	e7c3      	b.n	8006f1a <USBD_LL_DataInStage+0x12>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006f92:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8006f96:	68da      	ldr	r2, [r3, #12]
 8006f98:	2a00      	cmp	r2, #0
 8006f9a:	d0d0      	beq.n	8006f3e <USBD_LL_DataInStage+0x36>
              pdev->classId = 0U;
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006fa2:	68db      	ldr	r3, [r3, #12]
 8006fa4:	4620      	mov	r0, r4
 8006fa6:	4798      	blx	r3
 8006fa8:	e7c9      	b.n	8006f3e <USBD_LL_DataInStage+0x36>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006faa:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8006fae:	f7ff ff46 	bl	8006e3e <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006fb2:	b988      	cbnz	r0, 8006fd8 <USBD_LL_DataInStage+0xd0>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fb4:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8006fb8:	2b03      	cmp	r3, #3
 8006fba:	d1b5      	bne.n	8006f28 <USBD_LL_DataInStage+0x20>
        if (pdev->pClass[idx]->DataIn != NULL)
 8006fbc:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8006fc0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8006fc4:	695a      	ldr	r2, [r3, #20]
 8006fc6:	2a00      	cmp	r2, #0
 8006fc8:	d0ae      	beq.n	8006f28 <USBD_LL_DataInStage+0x20>
          pdev->classId = idx;
 8006fca:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006fce:	695b      	ldr	r3, [r3, #20]
 8006fd0:	4629      	mov	r1, r5
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	4798      	blx	r3
          if (ret != USBD_OK)
 8006fd6:	e7a7      	b.n	8006f28 <USBD_LL_DataInStage+0x20>
  return USBD_OK;
 8006fd8:	2000      	movs	r0, #0
 8006fda:	e7a5      	b.n	8006f28 <USBD_LL_DataInStage+0x20>

08006fdc <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 8006fdc:	880b      	ldrh	r3, [r1, #0]
 8006fde:	7802      	ldrb	r2, [r0, #0]
 8006fe0:	4413      	add	r3, r2
 8006fe2:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006fe4:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 8006fe6:	4418      	add	r0, r3
 8006fe8:	4770      	bx	lr

08006fea <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 8006fea:	8842      	ldrh	r2, [r0, #2]
 8006fec:	7803      	ldrb	r3, [r0, #0]
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d918      	bls.n	8007024 <USBD_GetEpDesc+0x3a>
{
 8006ff2:	b530      	push	{r4, r5, lr}
 8006ff4:	b083      	sub	sp, #12
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	460d      	mov	r5, r1
    ptr = desc->bLength;
 8006ffa:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 8006ffe:	8863      	ldrh	r3, [r4, #2]
 8007000:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8007004:	429a      	cmp	r2, r3
 8007006:	d20a      	bcs.n	800701e <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007008:	f10d 0106 	add.w	r1, sp, #6
 800700c:	f7ff ffe6 	bl	8006fdc <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007010:	7843      	ldrb	r3, [r0, #1]
 8007012:	2b05      	cmp	r3, #5
 8007014:	d1f3      	bne.n	8006ffe <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 8007016:	7883      	ldrb	r3, [r0, #2]
 8007018:	42ab      	cmp	r3, r5
 800701a:	d1f0      	bne.n	8006ffe <USBD_GetEpDesc+0x14>
 800701c:	e000      	b.n	8007020 <USBD_GetEpDesc+0x36>
 800701e:	2000      	movs	r0, #0
}
 8007020:	b003      	add	sp, #12
 8007022:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007024:	2000      	movs	r0, #0
}
 8007026:	4770      	bx	lr

08007028 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007028:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 800702a:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800702c:	e002      	b.n	8007034 <USBD_GetLen+0xc>
  {
    len++;
 800702e:	3001      	adds	r0, #1
 8007030:	b2c0      	uxtb	r0, r0
    pbuff++;
 8007032:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8007034:	781a      	ldrb	r2, [r3, #0]
 8007036:	2a00      	cmp	r2, #0
 8007038:	d1f9      	bne.n	800702e <USBD_GetLen+0x6>
  }

  return len;
}
 800703a:	4770      	bx	lr

0800703c <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800703c:	780b      	ldrb	r3, [r1, #0]
 800703e:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8007040:	784b      	ldrb	r3, [r1, #1]
 8007042:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8007044:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8007046:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007048:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800704c:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 800704e:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8007050:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007052:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8007056:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8007058:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 800705a:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800705c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8007060:	80c3      	strh	r3, [r0, #6]
}
 8007062:	4770      	bx	lr

08007064 <USBD_CtlError>:
{
 8007064:	b510      	push	{r4, lr}
 8007066:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007068:	2180      	movs	r1, #128	@ 0x80
 800706a:	f7ff fda7 	bl	8006bbc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800706e:	2100      	movs	r1, #0
 8007070:	4620      	mov	r0, r4
 8007072:	f7ff fda3 	bl	8006bbc <USBD_LL_StallEP>
}
 8007076:	bd10      	pop	{r4, pc}

08007078 <USBD_GetDescriptor>:
{
 8007078:	b530      	push	{r4, r5, lr}
 800707a:	b083      	sub	sp, #12
 800707c:	4604      	mov	r4, r0
 800707e:	460d      	mov	r5, r1
  uint16_t len = 0U;
 8007080:	2300      	movs	r3, #0
 8007082:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8007086:	884a      	ldrh	r2, [r1, #2]
 8007088:	0a13      	lsrs	r3, r2, #8
 800708a:	3b01      	subs	r3, #1
 800708c:	2b06      	cmp	r3, #6
 800708e:	f200 80aa 	bhi.w	80071e6 <USBD_GetDescriptor+0x16e>
 8007092:	e8df f003 	tbb	[pc, r3]
 8007096:	1e04      	.short	0x1e04
 8007098:	8ca8a832 	.word	0x8ca8a832
 800709c:	99          	.byte	0x99
 800709d:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800709e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f10d 0106 	add.w	r1, sp, #6
 80070a8:	7c00      	ldrb	r0, [r0, #16]
 80070aa:	4798      	blx	r3
  if (req->wLength != 0U)
 80070ac:	88ea      	ldrh	r2, [r5, #6]
 80070ae:	2a00      	cmp	r2, #0
 80070b0:	f000 80a3 	beq.w	80071fa <USBD_GetDescriptor+0x182>
    if (len != 0U)
 80070b4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	f000 8099 	beq.w	80071f0 <USBD_GetDescriptor+0x178>
      len = MIN(len, req->wLength);
 80070be:	429a      	cmp	r2, r3
 80070c0:	bf28      	it	cs
 80070c2:	461a      	movcs	r2, r3
 80070c4:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80070c8:	4601      	mov	r1, r0
 80070ca:	4620      	mov	r0, r4
 80070cc:	f000 fbe2 	bl	8007894 <USBD_CtlSendData>
 80070d0:	e08c      	b.n	80071ec <USBD_GetDescriptor+0x174>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80070d2:	7c03      	ldrb	r3, [r0, #16]
 80070d4:	b943      	cbnz	r3, 80070e8 <USBD_GetDescriptor+0x70>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80070d6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80070da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070dc:	f10d 0006 	add.w	r0, sp, #6
 80070e0:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80070e2:	2302      	movs	r3, #2
 80070e4:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80070e6:	e7e1      	b.n	80070ac <USBD_GetDescriptor+0x34>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80070e8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80070ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ee:	f10d 0006 	add.w	r0, sp, #6
 80070f2:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80070f4:	2302      	movs	r3, #2
 80070f6:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80070f8:	e7d8      	b.n	80070ac <USBD_GetDescriptor+0x34>
      switch ((uint8_t)(req->wValue))
 80070fa:	b2d2      	uxtb	r2, r2
 80070fc:	2a05      	cmp	r2, #5
 80070fe:	d852      	bhi.n	80071a6 <USBD_GetDescriptor+0x12e>
 8007100:	e8df f002 	tbb	[pc, r2]
 8007104:	2a1d1003 	.word	0x2a1d1003
 8007108:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800710a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	b123      	cbz	r3, 800711c <USBD_GetDescriptor+0xa4>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007112:	f10d 0106 	add.w	r1, sp, #6
 8007116:	7c00      	ldrb	r0, [r0, #16]
 8007118:	4798      	blx	r3
  if (err != 0U)
 800711a:	e7c7      	b.n	80070ac <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800711c:	4629      	mov	r1, r5
 800711e:	f7ff ffa1 	bl	8007064 <USBD_CtlError>
  if (err != 0U)
 8007122:	e063      	b.n	80071ec <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007124:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	b123      	cbz	r3, 8007136 <USBD_GetDescriptor+0xbe>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800712c:	f10d 0106 	add.w	r1, sp, #6
 8007130:	7c00      	ldrb	r0, [r0, #16]
 8007132:	4798      	blx	r3
  if (err != 0U)
 8007134:	e7ba      	b.n	80070ac <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8007136:	4629      	mov	r1, r5
 8007138:	f7ff ff94 	bl	8007064 <USBD_CtlError>
  if (err != 0U)
 800713c:	e056      	b.n	80071ec <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800713e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007142:	68db      	ldr	r3, [r3, #12]
 8007144:	b123      	cbz	r3, 8007150 <USBD_GetDescriptor+0xd8>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007146:	f10d 0106 	add.w	r1, sp, #6
 800714a:	7c00      	ldrb	r0, [r0, #16]
 800714c:	4798      	blx	r3
  if (err != 0U)
 800714e:	e7ad      	b.n	80070ac <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8007150:	4629      	mov	r1, r5
 8007152:	f7ff ff87 	bl	8007064 <USBD_CtlError>
  if (err != 0U)
 8007156:	e049      	b.n	80071ec <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007158:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800715c:	691b      	ldr	r3, [r3, #16]
 800715e:	b123      	cbz	r3, 800716a <USBD_GetDescriptor+0xf2>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007160:	f10d 0106 	add.w	r1, sp, #6
 8007164:	7c00      	ldrb	r0, [r0, #16]
 8007166:	4798      	blx	r3
  if (err != 0U)
 8007168:	e7a0      	b.n	80070ac <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800716a:	4629      	mov	r1, r5
 800716c:	f7ff ff7a 	bl	8007064 <USBD_CtlError>
  if (err != 0U)
 8007170:	e03c      	b.n	80071ec <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007172:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007176:	695b      	ldr	r3, [r3, #20]
 8007178:	b123      	cbz	r3, 8007184 <USBD_GetDescriptor+0x10c>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800717a:	f10d 0106 	add.w	r1, sp, #6
 800717e:	7c00      	ldrb	r0, [r0, #16]
 8007180:	4798      	blx	r3
  if (err != 0U)
 8007182:	e793      	b.n	80070ac <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8007184:	4629      	mov	r1, r5
 8007186:	f7ff ff6d 	bl	8007064 <USBD_CtlError>
  if (err != 0U)
 800718a:	e02f      	b.n	80071ec <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800718c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007190:	699b      	ldr	r3, [r3, #24]
 8007192:	b123      	cbz	r3, 800719e <USBD_GetDescriptor+0x126>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007194:	f10d 0106 	add.w	r1, sp, #6
 8007198:	7c00      	ldrb	r0, [r0, #16]
 800719a:	4798      	blx	r3
  if (err != 0U)
 800719c:	e786      	b.n	80070ac <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800719e:	4629      	mov	r1, r5
 80071a0:	f7ff ff60 	bl	8007064 <USBD_CtlError>
  if (err != 0U)
 80071a4:	e022      	b.n	80071ec <USBD_GetDescriptor+0x174>
          USBD_CtlError(pdev, req);
 80071a6:	4629      	mov	r1, r5
 80071a8:	f7ff ff5c 	bl	8007064 <USBD_CtlError>
  if (err != 0U)
 80071ac:	e01e      	b.n	80071ec <USBD_GetDescriptor+0x174>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80071ae:	7c03      	ldrb	r3, [r0, #16]
 80071b0:	b933      	cbnz	r3, 80071c0 <USBD_GetDescriptor+0x148>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80071b2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80071b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071b8:	f10d 0006 	add.w	r0, sp, #6
 80071bc:	4798      	blx	r3
  if (err != 0U)
 80071be:	e775      	b.n	80070ac <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 80071c0:	4629      	mov	r1, r5
 80071c2:	f7ff ff4f 	bl	8007064 <USBD_CtlError>
  if (err != 0U)
 80071c6:	e011      	b.n	80071ec <USBD_GetDescriptor+0x174>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80071c8:	7c03      	ldrb	r3, [r0, #16]
 80071ca:	b943      	cbnz	r3, 80071de <USBD_GetDescriptor+0x166>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80071cc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80071d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071d2:	f10d 0006 	add.w	r0, sp, #6
 80071d6:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80071d8:	2307      	movs	r3, #7
 80071da:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80071dc:	e766      	b.n	80070ac <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 80071de:	4629      	mov	r1, r5
 80071e0:	f7ff ff40 	bl	8007064 <USBD_CtlError>
  if (err != 0U)
 80071e4:	e002      	b.n	80071ec <USBD_GetDescriptor+0x174>
      USBD_CtlError(pdev, req);
 80071e6:	4629      	mov	r1, r5
 80071e8:	f7ff ff3c 	bl	8007064 <USBD_CtlError>
}
 80071ec:	b003      	add	sp, #12
 80071ee:	bd30      	pop	{r4, r5, pc}
      USBD_CtlError(pdev, req);
 80071f0:	4629      	mov	r1, r5
 80071f2:	4620      	mov	r0, r4
 80071f4:	f7ff ff36 	bl	8007064 <USBD_CtlError>
 80071f8:	e7f8      	b.n	80071ec <USBD_GetDescriptor+0x174>
    (void)USBD_CtlSendStatus(pdev);
 80071fa:	4620      	mov	r0, r4
 80071fc:	f000 fb68 	bl	80078d0 <USBD_CtlSendStatus>
 8007200:	e7f4      	b.n	80071ec <USBD_GetDescriptor+0x174>

08007202 <USBD_SetAddress>:
{
 8007202:	b538      	push	{r3, r4, r5, lr}
 8007204:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007206:	888b      	ldrh	r3, [r1, #4]
 8007208:	b9f3      	cbnz	r3, 8007248 <USBD_SetAddress+0x46>
 800720a:	88cb      	ldrh	r3, [r1, #6]
 800720c:	b9e3      	cbnz	r3, 8007248 <USBD_SetAddress+0x46>
 800720e:	884b      	ldrh	r3, [r1, #2]
 8007210:	2b7f      	cmp	r3, #127	@ 0x7f
 8007212:	d819      	bhi.n	8007248 <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007214:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007218:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800721c:	2b03      	cmp	r3, #3
 800721e:	d00c      	beq.n	800723a <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 8007220:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007224:	4629      	mov	r1, r5
 8007226:	f7ff fcd9 	bl	8006bdc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800722a:	4620      	mov	r0, r4
 800722c:	f000 fb50 	bl	80078d0 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8007230:	b135      	cbz	r5, 8007240 <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007232:	2302      	movs	r3, #2
 8007234:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007238:	e009      	b.n	800724e <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 800723a:	f7ff ff13 	bl	8007064 <USBD_CtlError>
 800723e:	e006      	b.n	800724e <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007240:	2301      	movs	r3, #1
 8007242:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007246:	e002      	b.n	800724e <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 8007248:	4620      	mov	r0, r4
 800724a:	f7ff ff0b 	bl	8007064 <USBD_CtlError>
}
 800724e:	bd38      	pop	{r3, r4, r5, pc}

08007250 <USBD_SetConfig>:
{
 8007250:	b570      	push	{r4, r5, r6, lr}
 8007252:	4604      	mov	r4, r0
 8007254:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8007256:	788d      	ldrb	r5, [r1, #2]
 8007258:	4b2f      	ldr	r3, [pc, #188]	@ (8007318 <USBD_SetConfig+0xc8>)
 800725a:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800725c:	2d01      	cmp	r5, #1
 800725e:	d810      	bhi.n	8007282 <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 8007260:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007264:	b2da      	uxtb	r2, r3
 8007266:	2b02      	cmp	r3, #2
 8007268:	d00f      	beq.n	800728a <USBD_SetConfig+0x3a>
 800726a:	2a03      	cmp	r2, #3
 800726c:	d026      	beq.n	80072bc <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 800726e:	f7ff fef9 	bl	8007064 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007272:	4b29      	ldr	r3, [pc, #164]	@ (8007318 <USBD_SetConfig+0xc8>)
 8007274:	7819      	ldrb	r1, [r3, #0]
 8007276:	4620      	mov	r0, r4
 8007278:	f7ff fd0c 	bl	8006c94 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800727c:	2503      	movs	r5, #3
}
 800727e:	4628      	mov	r0, r5
 8007280:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 8007282:	f7ff feef 	bl	8007064 <USBD_CtlError>
    return USBD_FAIL;
 8007286:	2503      	movs	r5, #3
 8007288:	e7f9      	b.n	800727e <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 800728a:	b1a5      	cbz	r5, 80072b6 <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 800728c:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800728e:	4629      	mov	r1, r5
 8007290:	f7ff fcf7 	bl	8006c82 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8007294:	4605      	mov	r5, r0
 8007296:	b138      	cbz	r0, 80072a8 <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 8007298:	4631      	mov	r1, r6
 800729a:	4620      	mov	r0, r4
 800729c:	f7ff fee2 	bl	8007064 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80072a0:	2302      	movs	r3, #2
 80072a2:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80072a6:	e7ea      	b.n	800727e <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 80072a8:	4620      	mov	r0, r4
 80072aa:	f000 fb11 	bl	80078d0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80072ae:	2303      	movs	r3, #3
 80072b0:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80072b4:	e7e3      	b.n	800727e <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 80072b6:	f000 fb0b 	bl	80078d0 <USBD_CtlSendStatus>
 80072ba:	e7e0      	b.n	800727e <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 80072bc:	b1cd      	cbz	r5, 80072f2 <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 80072be:	6841      	ldr	r1, [r0, #4]
 80072c0:	428d      	cmp	r5, r1
 80072c2:	d025      	beq.n	8007310 <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80072c4:	b2c9      	uxtb	r1, r1
 80072c6:	f7ff fce5 	bl	8006c94 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80072ca:	4b13      	ldr	r3, [pc, #76]	@ (8007318 <USBD_SetConfig+0xc8>)
 80072cc:	7819      	ldrb	r1, [r3, #0]
 80072ce:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80072d0:	4620      	mov	r0, r4
 80072d2:	f7ff fcd6 	bl	8006c82 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 80072d6:	4605      	mov	r5, r0
 80072d8:	b1b0      	cbz	r0, 8007308 <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 80072da:	4631      	mov	r1, r6
 80072dc:	4620      	mov	r0, r4
 80072de:	f7ff fec1 	bl	8007064 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80072e2:	7921      	ldrb	r1, [r4, #4]
 80072e4:	4620      	mov	r0, r4
 80072e6:	f7ff fcd5 	bl	8006c94 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80072ea:	2302      	movs	r3, #2
 80072ec:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80072f0:	e7c5      	b.n	800727e <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80072f2:	2302      	movs	r3, #2
 80072f4:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80072f8:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80072fa:	4629      	mov	r1, r5
 80072fc:	f7ff fcca 	bl	8006c94 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007300:	4620      	mov	r0, r4
 8007302:	f000 fae5 	bl	80078d0 <USBD_CtlSendStatus>
 8007306:	e7ba      	b.n	800727e <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8007308:	4620      	mov	r0, r4
 800730a:	f000 fae1 	bl	80078d0 <USBD_CtlSendStatus>
 800730e:	e7b6      	b.n	800727e <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8007310:	f000 fade 	bl	80078d0 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8007314:	2500      	movs	r5, #0
 8007316:	e7b2      	b.n	800727e <USBD_SetConfig+0x2e>
 8007318:	20000fec 	.word	0x20000fec

0800731c <USBD_GetConfig>:
{
 800731c:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 800731e:	88cb      	ldrh	r3, [r1, #6]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d10b      	bne.n	800733c <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8007324:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007328:	b2da      	uxtb	r2, r3
 800732a:	2b02      	cmp	r3, #2
 800732c:	d909      	bls.n	8007342 <USBD_GetConfig+0x26>
 800732e:	2a03      	cmp	r2, #3
 8007330:	d111      	bne.n	8007356 <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007332:	2201      	movs	r2, #1
 8007334:	1d01      	adds	r1, r0, #4
 8007336:	f000 faad 	bl	8007894 <USBD_CtlSendData>
        break;
 800733a:	e001      	b.n	8007340 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 800733c:	f7ff fe92 	bl	8007064 <USBD_CtlError>
}
 8007340:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 8007342:	b252      	sxtb	r2, r2
 8007344:	b13a      	cbz	r2, 8007356 <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 8007346:	4601      	mov	r1, r0
 8007348:	2300      	movs	r3, #0
 800734a:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800734e:	2201      	movs	r2, #1
 8007350:	f000 faa0 	bl	8007894 <USBD_CtlSendData>
        break;
 8007354:	e7f4      	b.n	8007340 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 8007356:	f7ff fe85 	bl	8007064 <USBD_CtlError>
}
 800735a:	e7f1      	b.n	8007340 <USBD_GetConfig+0x24>

0800735c <USBD_GetStatus>:
{
 800735c:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800735e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007362:	3b01      	subs	r3, #1
 8007364:	2b02      	cmp	r3, #2
 8007366:	d812      	bhi.n	800738e <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8007368:	88cb      	ldrh	r3, [r1, #6]
 800736a:	2b02      	cmp	r3, #2
 800736c:	d10c      	bne.n	8007388 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800736e:	2301      	movs	r3, #1
 8007370:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 8007372:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 8007376:	b10b      	cbz	r3, 800737c <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007378:	2303      	movs	r3, #3
 800737a:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800737c:	2202      	movs	r2, #2
 800737e:	f100 010c 	add.w	r1, r0, #12
 8007382:	f000 fa87 	bl	8007894 <USBD_CtlSendData>
}
 8007386:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 8007388:	f7ff fe6c 	bl	8007064 <USBD_CtlError>
        break;
 800738c:	e7fb      	b.n	8007386 <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 800738e:	f7ff fe69 	bl	8007064 <USBD_CtlError>
}
 8007392:	e7f8      	b.n	8007386 <USBD_GetStatus+0x2a>

08007394 <USBD_SetFeature>:
{
 8007394:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007396:	884b      	ldrh	r3, [r1, #2]
 8007398:	2b01      	cmp	r3, #1
 800739a:	d004      	beq.n	80073a6 <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800739c:	2b02      	cmp	r3, #2
 800739e:	d007      	beq.n	80073b0 <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 80073a0:	f7ff fe60 	bl	8007064 <USBD_CtlError>
}
 80073a4:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 80073a6:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80073aa:	f000 fa91 	bl	80078d0 <USBD_CtlSendStatus>
 80073ae:	e7f9      	b.n	80073a4 <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80073b0:	888b      	ldrh	r3, [r1, #4]
 80073b2:	0a1b      	lsrs	r3, r3, #8
 80073b4:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80073b8:	f000 fa8a 	bl	80078d0 <USBD_CtlSendStatus>
 80073bc:	e7f2      	b.n	80073a4 <USBD_SetFeature+0x10>

080073be <USBD_ClrFeature>:
{
 80073be:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 80073c0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80073c4:	3b01      	subs	r3, #1
 80073c6:	2b02      	cmp	r3, #2
 80073c8:	d809      	bhi.n	80073de <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80073ca:	884b      	ldrh	r3, [r1, #2]
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d000      	beq.n	80073d2 <USBD_ClrFeature+0x14>
}
 80073d0:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 80073d2:	2300      	movs	r3, #0
 80073d4:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80073d8:	f000 fa7a 	bl	80078d0 <USBD_CtlSendStatus>
 80073dc:	e7f8      	b.n	80073d0 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 80073de:	f7ff fe41 	bl	8007064 <USBD_CtlError>
}
 80073e2:	e7f5      	b.n	80073d0 <USBD_ClrFeature+0x12>

080073e4 <USBD_StdDevReq>:
{
 80073e4:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80073e6:	780c      	ldrb	r4, [r1, #0]
 80073e8:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 80073ec:	2c20      	cmp	r4, #32
 80073ee:	d006      	beq.n	80073fe <USBD_StdDevReq+0x1a>
 80073f0:	2c40      	cmp	r4, #64	@ 0x40
 80073f2:	d004      	beq.n	80073fe <USBD_StdDevReq+0x1a>
 80073f4:	b16c      	cbz	r4, 8007412 <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 80073f6:	f7ff fe35 	bl	8007064 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80073fa:	2400      	movs	r4, #0
      break;
 80073fc:	e007      	b.n	800740e <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80073fe:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007402:	33ae      	adds	r3, #174	@ 0xae
 8007404:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	4798      	blx	r3
 800740c:	4604      	mov	r4, r0
}
 800740e:	4620      	mov	r0, r4
 8007410:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 8007412:	784d      	ldrb	r5, [r1, #1]
 8007414:	2d09      	cmp	r5, #9
 8007416:	d81d      	bhi.n	8007454 <USBD_StdDevReq+0x70>
 8007418:	e8df f005 	tbb	[pc, r5]
 800741c:	161c1912 	.word	0x161c1912
 8007420:	1c05081c 	.word	0x1c05081c
 8007424:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 8007426:	f7ff fe27 	bl	8007078 <USBD_GetDescriptor>
          break;
 800742a:	e7f0      	b.n	800740e <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 800742c:	f7ff fee9 	bl	8007202 <USBD_SetAddress>
          break;
 8007430:	e7ed      	b.n	800740e <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 8007432:	f7ff ff0d 	bl	8007250 <USBD_SetConfig>
 8007436:	4604      	mov	r4, r0
          break;
 8007438:	e7e9      	b.n	800740e <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 800743a:	f7ff ff6f 	bl	800731c <USBD_GetConfig>
          break;
 800743e:	e7e6      	b.n	800740e <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 8007440:	f7ff ff8c 	bl	800735c <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8007444:	462c      	mov	r4, r5
          break;
 8007446:	e7e2      	b.n	800740e <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 8007448:	f7ff ffa4 	bl	8007394 <USBD_SetFeature>
          break;
 800744c:	e7df      	b.n	800740e <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 800744e:	f7ff ffb6 	bl	80073be <USBD_ClrFeature>
          break;
 8007452:	e7dc      	b.n	800740e <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 8007454:	f7ff fe06 	bl	8007064 <USBD_CtlError>
          break;
 8007458:	e7d9      	b.n	800740e <USBD_StdDevReq+0x2a>

0800745a <USBD_StdItfReq>:
{
 800745a:	b570      	push	{r4, r5, r6, lr}
 800745c:	4605      	mov	r5, r0
 800745e:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007460:	780b      	ldrb	r3, [r1, #0]
 8007462:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007466:	2b20      	cmp	r3, #32
 8007468:	d007      	beq.n	800747a <USBD_StdItfReq+0x20>
 800746a:	2b40      	cmp	r3, #64	@ 0x40
 800746c:	d005      	beq.n	800747a <USBD_StdItfReq+0x20>
 800746e:	b123      	cbz	r3, 800747a <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8007470:	f7ff fdf8 	bl	8007064 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007474:	2600      	movs	r6, #0
}
 8007476:	4630      	mov	r0, r6
 8007478:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 800747a:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 800747e:	3b01      	subs	r3, #1
 8007480:	2b02      	cmp	r3, #2
 8007482:	d826      	bhi.n	80074d2 <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007484:	7921      	ldrb	r1, [r4, #4]
 8007486:	2901      	cmp	r1, #1
 8007488:	d905      	bls.n	8007496 <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 800748a:	4621      	mov	r1, r4
 800748c:	4628      	mov	r0, r5
 800748e:	f7ff fde9 	bl	8007064 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007492:	2600      	movs	r6, #0
 8007494:	e7ef      	b.n	8007476 <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007496:	4628      	mov	r0, r5
 8007498:	f7ff fccf 	bl	8006e3a <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800749c:	b968      	cbnz	r0, 80074ba <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 800749e:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 80074a2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80074a6:	6891      	ldr	r1, [r2, #8]
 80074a8:	b189      	cbz	r1, 80074ce <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 80074aa:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80074ae:	6893      	ldr	r3, [r2, #8]
 80074b0:	4621      	mov	r1, r4
 80074b2:	4628      	mov	r0, r5
 80074b4:	4798      	blx	r3
 80074b6:	4606      	mov	r6, r0
 80074b8:	e000      	b.n	80074bc <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 80074ba:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80074bc:	88e3      	ldrh	r3, [r4, #6]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1d9      	bne.n	8007476 <USBD_StdItfReq+0x1c>
 80074c2:	2e00      	cmp	r6, #0
 80074c4:	d1d7      	bne.n	8007476 <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 80074c6:	4628      	mov	r0, r5
 80074c8:	f000 fa02 	bl	80078d0 <USBD_CtlSendStatus>
 80074cc:	e7d3      	b.n	8007476 <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 80074ce:	2603      	movs	r6, #3
 80074d0:	e7f4      	b.n	80074bc <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 80074d2:	4621      	mov	r1, r4
 80074d4:	4628      	mov	r0, r5
 80074d6:	f7ff fdc5 	bl	8007064 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80074da:	2600      	movs	r6, #0
          break;
 80074dc:	e7cb      	b.n	8007476 <USBD_StdItfReq+0x1c>

080074de <USBD_StdEPReq>:
{
 80074de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074e2:	4606      	mov	r6, r0
 80074e4:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 80074e6:	888b      	ldrh	r3, [r1, #4]
 80074e8:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074ea:	780c      	ldrb	r4, [r1, #0]
 80074ec:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 80074f0:	2c20      	cmp	r4, #32
 80074f2:	d008      	beq.n	8007506 <USBD_StdEPReq+0x28>
 80074f4:	2c40      	cmp	r4, #64	@ 0x40
 80074f6:	d006      	beq.n	8007506 <USBD_StdEPReq+0x28>
 80074f8:	b1dc      	cbz	r4, 8007532 <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 80074fa:	f7ff fdb3 	bl	8007064 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80074fe:	2400      	movs	r4, #0
}
 8007500:	4620      	mov	r0, r4
 8007502:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007506:	4639      	mov	r1, r7
 8007508:	4630      	mov	r0, r6
 800750a:	f7ff fc98 	bl	8006e3e <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800750e:	4604      	mov	r4, r0
 8007510:	2800      	cmp	r0, #0
 8007512:	f040 80fd 	bne.w	8007710 <USBD_StdEPReq+0x232>
        pdev->classId = idx;
 8007516:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 800751a:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 800751e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d0eb      	beq.n	8007500 <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007528:	4629      	mov	r1, r5
 800752a:	4630      	mov	r0, r6
 800752c:	4798      	blx	r3
 800752e:	4604      	mov	r4, r0
 8007530:	e7e6      	b.n	8007500 <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 8007532:	f891 8001 	ldrb.w	r8, [r1, #1]
 8007536:	f1b8 0f01 	cmp.w	r8, #1
 800753a:	d031      	beq.n	80075a0 <USBD_StdEPReq+0xc2>
 800753c:	f1b8 0f03 	cmp.w	r8, #3
 8007540:	d005      	beq.n	800754e <USBD_StdEPReq+0x70>
 8007542:	f1b8 0f00 	cmp.w	r8, #0
 8007546:	d067      	beq.n	8007618 <USBD_StdEPReq+0x13a>
          USBD_CtlError(pdev, req);
 8007548:	f7ff fd8c 	bl	8007064 <USBD_CtlError>
          break;
 800754c:	e7d8      	b.n	8007500 <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 800754e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007552:	b2da      	uxtb	r2, r3
 8007554:	2b02      	cmp	r3, #2
 8007556:	d004      	beq.n	8007562 <USBD_StdEPReq+0x84>
 8007558:	2a03      	cmp	r2, #3
 800755a:	d012      	beq.n	8007582 <USBD_StdEPReq+0xa4>
              USBD_CtlError(pdev, req);
 800755c:	f7ff fd82 	bl	8007064 <USBD_CtlError>
              break;
 8007560:	e7ce      	b.n	8007500 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007562:	b10f      	cbz	r7, 8007568 <USBD_StdEPReq+0x8a>
 8007564:	2f80      	cmp	r7, #128	@ 0x80
 8007566:	d104      	bne.n	8007572 <USBD_StdEPReq+0x94>
                USBD_CtlError(pdev, req);
 8007568:	4629      	mov	r1, r5
 800756a:	4630      	mov	r0, r6
 800756c:	f7ff fd7a 	bl	8007064 <USBD_CtlError>
 8007570:	e7c6      	b.n	8007500 <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007572:	4639      	mov	r1, r7
 8007574:	f7ff fb22 	bl	8006bbc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007578:	2180      	movs	r1, #128	@ 0x80
 800757a:	4630      	mov	r0, r6
 800757c:	f7ff fb1e 	bl	8006bbc <USBD_LL_StallEP>
 8007580:	e7be      	b.n	8007500 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007582:	884b      	ldrh	r3, [r1, #2]
 8007584:	b923      	cbnz	r3, 8007590 <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007586:	b11f      	cbz	r7, 8007590 <USBD_StdEPReq+0xb2>
 8007588:	2f80      	cmp	r7, #128	@ 0x80
 800758a:	d001      	beq.n	8007590 <USBD_StdEPReq+0xb2>
 800758c:	88cb      	ldrh	r3, [r1, #6]
 800758e:	b11b      	cbz	r3, 8007598 <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 8007590:	4630      	mov	r0, r6
 8007592:	f000 f99d 	bl	80078d0 <USBD_CtlSendStatus>
              break;
 8007596:	e7b3      	b.n	8007500 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007598:	4639      	mov	r1, r7
 800759a:	f7ff fb0f 	bl	8006bbc <USBD_LL_StallEP>
 800759e:	e7f7      	b.n	8007590 <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 80075a0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80075a4:	b2da      	uxtb	r2, r3
 80075a6:	2b02      	cmp	r3, #2
 80075a8:	d004      	beq.n	80075b4 <USBD_StdEPReq+0xd6>
 80075aa:	2a03      	cmp	r2, #3
 80075ac:	d012      	beq.n	80075d4 <USBD_StdEPReq+0xf6>
              USBD_CtlError(pdev, req);
 80075ae:	f7ff fd59 	bl	8007064 <USBD_CtlError>
              break;
 80075b2:	e7a5      	b.n	8007500 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80075b4:	b10f      	cbz	r7, 80075ba <USBD_StdEPReq+0xdc>
 80075b6:	2f80      	cmp	r7, #128	@ 0x80
 80075b8:	d104      	bne.n	80075c4 <USBD_StdEPReq+0xe6>
                USBD_CtlError(pdev, req);
 80075ba:	4629      	mov	r1, r5
 80075bc:	4630      	mov	r0, r6
 80075be:	f7ff fd51 	bl	8007064 <USBD_CtlError>
 80075c2:	e79d      	b.n	8007500 <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80075c4:	4639      	mov	r1, r7
 80075c6:	f7ff faf9 	bl	8006bbc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80075ca:	2180      	movs	r1, #128	@ 0x80
 80075cc:	4630      	mov	r0, r6
 80075ce:	f7ff faf5 	bl	8006bbc <USBD_LL_StallEP>
 80075d2:	e795      	b.n	8007500 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80075d4:	884b      	ldrh	r3, [r1, #2]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d192      	bne.n	8007500 <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 80075da:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 80075de:	d117      	bne.n	8007610 <USBD_StdEPReq+0x132>
                (void)USBD_CtlSendStatus(pdev);
 80075e0:	4630      	mov	r0, r6
 80075e2:	f000 f975 	bl	80078d0 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80075e6:	4639      	mov	r1, r7
 80075e8:	4630      	mov	r0, r6
 80075ea:	f7ff fc28 	bl	8006e3e <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80075ee:	2800      	cmp	r0, #0
 80075f0:	d186      	bne.n	8007500 <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 80075f2:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 80075f6:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 80075fa:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 80075fe:	6892      	ldr	r2, [r2, #8]
 8007600:	2a00      	cmp	r2, #0
 8007602:	f000 8087 	beq.w	8007714 <USBD_StdEPReq+0x236>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007606:	4629      	mov	r1, r5
 8007608:	4630      	mov	r0, r6
 800760a:	4790      	blx	r2
 800760c:	4604      	mov	r4, r0
 800760e:	e777      	b.n	8007500 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007610:	4639      	mov	r1, r7
 8007612:	f7ff fadb 	bl	8006bcc <USBD_LL_ClearStallEP>
 8007616:	e7e3      	b.n	80075e0 <USBD_StdEPReq+0x102>
          switch (pdev->dev_state)
 8007618:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800761c:	b2d1      	uxtb	r1, r2
 800761e:	2a02      	cmp	r2, #2
 8007620:	d006      	beq.n	8007630 <USBD_StdEPReq+0x152>
 8007622:	2903      	cmp	r1, #3
 8007624:	d02a      	beq.n	800767c <USBD_StdEPReq+0x19e>
              USBD_CtlError(pdev, req);
 8007626:	4629      	mov	r1, r5
 8007628:	f7ff fd1c 	bl	8007064 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800762c:	4644      	mov	r4, r8
              break;
 800762e:	e767      	b.n	8007500 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007630:	b10f      	cbz	r7, 8007636 <USBD_StdEPReq+0x158>
 8007632:	2f80      	cmp	r7, #128	@ 0x80
 8007634:	d114      	bne.n	8007660 <USBD_StdEPReq+0x182>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007636:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800763a:	d116      	bne.n	800766a <USBD_StdEPReq+0x18c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800763c:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007640:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8007644:	00b9      	lsls	r1, r7, #2
 8007646:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800764a:	4431      	add	r1, r6
 800764c:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 800764e:	2300      	movs	r3, #0
 8007650:	f801 3f0e 	strb.w	r3, [r1, #14]!
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007654:	2202      	movs	r2, #2
 8007656:	4630      	mov	r0, r6
 8007658:	f000 f91c 	bl	8007894 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800765c:	4644      	mov	r4, r8
              break;
 800765e:	e74f      	b.n	8007500 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8007660:	4629      	mov	r1, r5
 8007662:	f7ff fcff 	bl	8007064 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007666:	4644      	mov	r4, r8
                break;
 8007668:	e74a      	b.n	8007500 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800766a:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 800766e:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8007672:	00b9      	lsls	r1, r7, #2
 8007674:	3110      	adds	r1, #16
 8007676:	4431      	add	r1, r6
 8007678:	3104      	adds	r1, #4
 800767a:	e7e8      	b.n	800764e <USBD_StdEPReq+0x170>
              if ((ep_addr & 0x80U) == 0x80U)
 800767c:	b25b      	sxtb	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	db20      	blt.n	80076c4 <USBD_StdEPReq+0x1e6>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007682:	f007 020f 	and.w	r2, r7, #15
 8007686:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800768a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800768e:	f892 4163 	ldrb.w	r4, [r2, #355]	@ 0x163
 8007692:	b32c      	cbz	r4, 80076e0 <USBD_StdEPReq+0x202>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007694:	2b00      	cmp	r3, #0
 8007696:	db27      	blt.n	80076e8 <USBD_StdEPReq+0x20a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007698:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800769c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80076a0:	009c      	lsls	r4, r3, #2
 80076a2:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 80076a6:	4434      	add	r4, r6
 80076a8:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80076aa:	b10f      	cbz	r7, 80076b0 <USBD_StdEPReq+0x1d2>
 80076ac:	2f80      	cmp	r7, #128	@ 0x80
 80076ae:	d124      	bne.n	80076fa <USBD_StdEPReq+0x21c>
                pep->status = 0x0000U;
 80076b0:	2300      	movs	r3, #0
 80076b2:	73a3      	strb	r3, [r4, #14]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80076b4:	2202      	movs	r2, #2
 80076b6:	f104 010e 	add.w	r1, r4, #14
 80076ba:	4630      	mov	r0, r6
 80076bc:	f000 f8ea 	bl	8007894 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80076c0:	4644      	mov	r4, r8
              break;
 80076c2:	e71d      	b.n	8007500 <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80076c4:	f007 020f 	and.w	r2, r7, #15
 80076c8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80076cc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80076d0:	f892 4023 	ldrb.w	r4, [r2, #35]	@ 0x23
 80076d4:	2c00      	cmp	r4, #0
 80076d6:	d1dd      	bne.n	8007694 <USBD_StdEPReq+0x1b6>
                  USBD_CtlError(pdev, req);
 80076d8:	4629      	mov	r1, r5
 80076da:	f7ff fcc3 	bl	8007064 <USBD_CtlError>
                  break;
 80076de:	e70f      	b.n	8007500 <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 80076e0:	4629      	mov	r1, r5
 80076e2:	f7ff fcbf 	bl	8007064 <USBD_CtlError>
                  break;
 80076e6:	e70b      	b.n	8007500 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80076e8:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 80076ec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80076f0:	009c      	lsls	r4, r3, #2
 80076f2:	3410      	adds	r4, #16
 80076f4:	4434      	add	r4, r6
 80076f6:	3404      	adds	r4, #4
 80076f8:	e7d7      	b.n	80076aa <USBD_StdEPReq+0x1cc>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80076fa:	4639      	mov	r1, r7
 80076fc:	4630      	mov	r0, r6
 80076fe:	f7ff fa0f 	bl	8006b20 <USBD_LL_IsStallEP>
 8007702:	b110      	cbz	r0, 800770a <USBD_StdEPReq+0x22c>
                pep->status = 0x0001U;
 8007704:	2301      	movs	r3, #1
 8007706:	73a3      	strb	r3, [r4, #14]
 8007708:	e7d4      	b.n	80076b4 <USBD_StdEPReq+0x1d6>
                pep->status = 0x0000U;
 800770a:	2300      	movs	r3, #0
 800770c:	73a3      	strb	r3, [r4, #14]
 800770e:	e7d1      	b.n	80076b4 <USBD_StdEPReq+0x1d6>
  USBD_StatusTypeDef ret = USBD_OK;
 8007710:	2400      	movs	r4, #0
 8007712:	e6f5      	b.n	8007500 <USBD_StdEPReq+0x22>
 8007714:	4604      	mov	r4, r0
 8007716:	e6f3      	b.n	8007500 <USBD_StdEPReq+0x22>

08007718 <USBD_GetString>:
  if (desc == NULL)
 8007718:	b300      	cbz	r0, 800775c <USBD_GetString+0x44>
{
 800771a:	b570      	push	{r4, r5, r6, lr}
 800771c:	460d      	mov	r5, r1
 800771e:	4616      	mov	r6, r2
 8007720:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007722:	f7ff fc81 	bl	8007028 <USBD_GetLen>
 8007726:	3001      	adds	r0, #1
 8007728:	0043      	lsls	r3, r0, #1
 800772a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800772e:	d806      	bhi.n	800773e <USBD_GetString+0x26>
 8007730:	b29b      	uxth	r3, r3
 8007732:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 8007734:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007736:	2303      	movs	r3, #3
 8007738:	706b      	strb	r3, [r5, #1]
  idx++;
 800773a:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800773c:	e00a      	b.n	8007754 <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800773e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007742:	e7f6      	b.n	8007732 <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 8007744:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 8007746:	3401      	adds	r4, #1
    idx++;
 8007748:	1c5a      	adds	r2, r3, #1
 800774a:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 800774c:	2100      	movs	r1, #0
 800774e:	54a9      	strb	r1, [r5, r2]
    idx++;
 8007750:	3302      	adds	r3, #2
 8007752:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 8007754:	7822      	ldrb	r2, [r4, #0]
 8007756:	2a00      	cmp	r2, #0
 8007758:	d1f4      	bne.n	8007744 <USBD_GetString+0x2c>
}
 800775a:	bd70      	pop	{r4, r5, r6, pc}
 800775c:	4770      	bx	lr
	...

08007760 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007760:	2312      	movs	r3, #18
 8007762:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8007764:	4800      	ldr	r0, [pc, #0]	@ (8007768 <USBD_FS_DeviceDescriptor+0x8>)
 8007766:	4770      	bx	lr
 8007768:	2000002c 	.word	0x2000002c

0800776c <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800776c:	2304      	movs	r3, #4
 800776e:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8007770:	4800      	ldr	r0, [pc, #0]	@ (8007774 <USBD_FS_LangIDStrDescriptor+0x8>)
 8007772:	4770      	bx	lr
 8007774:	20000028 	.word	0x20000028

08007778 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8007778:	2300      	movs	r3, #0
 800777a:	4293      	cmp	r3, r2
 800777c:	d21e      	bcs.n	80077bc <IntToUnicode+0x44>
{
 800777e:	b500      	push	{lr}
 8007780:	e010      	b.n	80077a4 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007782:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 8007786:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 800778a:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 800778c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007790:	f10c 0c01 	add.w	ip, ip, #1
 8007794:	f04f 0e00 	mov.w	lr, #0
 8007798:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 800779c:	3301      	adds	r3, #1
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d209      	bcs.n	80077b8 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 80077a4:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 80077a8:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 80077ac:	d2e9      	bcs.n	8007782 <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 80077ae:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 80077b2:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 80077b6:	e7e8      	b.n	800778a <IntToUnicode+0x12>
  }
}
 80077b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80077bc:	4770      	bx	lr
	...

080077c0 <Get_SerialNum>:
{
 80077c0:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80077c2:	4b0b      	ldr	r3, [pc, #44]	@ (80077f0 <Get_SerialNum+0x30>)
 80077c4:	f8d3 0a10 	ldr.w	r0, [r3, #2576]	@ 0xa10
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80077c8:	f8d3 4a14 	ldr.w	r4, [r3, #2580]	@ 0xa14
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80077cc:	f8d3 3a18 	ldr.w	r3, [r3, #2584]	@ 0xa18
  if (deviceserial0 != 0)
 80077d0:	18c0      	adds	r0, r0, r3
 80077d2:	d100      	bne.n	80077d6 <Get_SerialNum+0x16>
}
 80077d4:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80077d6:	4d07      	ldr	r5, [pc, #28]	@ (80077f4 <Get_SerialNum+0x34>)
 80077d8:	2208      	movs	r2, #8
 80077da:	4629      	mov	r1, r5
 80077dc:	f7ff ffcc 	bl	8007778 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80077e0:	2204      	movs	r2, #4
 80077e2:	f105 0110 	add.w	r1, r5, #16
 80077e6:	4620      	mov	r0, r4
 80077e8:	f7ff ffc6 	bl	8007778 <IntToUnicode>
}
 80077ec:	e7f2      	b.n	80077d4 <Get_SerialNum+0x14>
 80077ee:	bf00      	nop
 80077f0:	1fff7000 	.word	0x1fff7000
 80077f4:	2000000e 	.word	0x2000000e

080077f8 <USBD_FS_SerialStrDescriptor>:
{
 80077f8:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 80077fa:	231a      	movs	r3, #26
 80077fc:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 80077fe:	f7ff ffdf 	bl	80077c0 <Get_SerialNum>
}
 8007802:	4801      	ldr	r0, [pc, #4]	@ (8007808 <USBD_FS_SerialStrDescriptor+0x10>)
 8007804:	bd08      	pop	{r3, pc}
 8007806:	bf00      	nop
 8007808:	2000000c 	.word	0x2000000c

0800780c <USBD_FS_ProductStrDescriptor>:
{
 800780c:	b508      	push	{r3, lr}
 800780e:	460a      	mov	r2, r1
  if(speed == 0)
 8007810:	b928      	cbnz	r0, 800781e <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007812:	4905      	ldr	r1, [pc, #20]	@ (8007828 <USBD_FS_ProductStrDescriptor+0x1c>)
 8007814:	4805      	ldr	r0, [pc, #20]	@ (800782c <USBD_FS_ProductStrDescriptor+0x20>)
 8007816:	f7ff ff7f 	bl	8007718 <USBD_GetString>
}
 800781a:	4803      	ldr	r0, [pc, #12]	@ (8007828 <USBD_FS_ProductStrDescriptor+0x1c>)
 800781c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800781e:	4902      	ldr	r1, [pc, #8]	@ (8007828 <USBD_FS_ProductStrDescriptor+0x1c>)
 8007820:	4802      	ldr	r0, [pc, #8]	@ (800782c <USBD_FS_ProductStrDescriptor+0x20>)
 8007822:	f7ff ff79 	bl	8007718 <USBD_GetString>
 8007826:	e7f8      	b.n	800781a <USBD_FS_ProductStrDescriptor+0xe>
 8007828:	20000ff0 	.word	0x20000ff0
 800782c:	080091cc 	.word	0x080091cc

08007830 <USBD_FS_ManufacturerStrDescriptor>:
{
 8007830:	b510      	push	{r4, lr}
 8007832:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007834:	4c03      	ldr	r4, [pc, #12]	@ (8007844 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8007836:	4621      	mov	r1, r4
 8007838:	4803      	ldr	r0, [pc, #12]	@ (8007848 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800783a:	f7ff ff6d 	bl	8007718 <USBD_GetString>
}
 800783e:	4620      	mov	r0, r4
 8007840:	bd10      	pop	{r4, pc}
 8007842:	bf00      	nop
 8007844:	20000ff0 	.word	0x20000ff0
 8007848:	080091e0 	.word	0x080091e0

0800784c <USBD_FS_ConfigStrDescriptor>:
{
 800784c:	b508      	push	{r3, lr}
 800784e:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8007850:	b928      	cbnz	r0, 800785e <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007852:	4905      	ldr	r1, [pc, #20]	@ (8007868 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8007854:	4805      	ldr	r0, [pc, #20]	@ (800786c <USBD_FS_ConfigStrDescriptor+0x20>)
 8007856:	f7ff ff5f 	bl	8007718 <USBD_GetString>
}
 800785a:	4803      	ldr	r0, [pc, #12]	@ (8007868 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800785c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800785e:	4902      	ldr	r1, [pc, #8]	@ (8007868 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8007860:	4802      	ldr	r0, [pc, #8]	@ (800786c <USBD_FS_ConfigStrDescriptor+0x20>)
 8007862:	f7ff ff59 	bl	8007718 <USBD_GetString>
 8007866:	e7f8      	b.n	800785a <USBD_FS_ConfigStrDescriptor+0xe>
 8007868:	20000ff0 	.word	0x20000ff0
 800786c:	080091f4 	.word	0x080091f4

08007870 <USBD_FS_InterfaceStrDescriptor>:
{
 8007870:	b508      	push	{r3, lr}
 8007872:	460a      	mov	r2, r1
  if(speed == 0)
 8007874:	b928      	cbnz	r0, 8007882 <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007876:	4905      	ldr	r1, [pc, #20]	@ (800788c <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8007878:	4805      	ldr	r0, [pc, #20]	@ (8007890 <USBD_FS_InterfaceStrDescriptor+0x20>)
 800787a:	f7ff ff4d 	bl	8007718 <USBD_GetString>
}
 800787e:	4803      	ldr	r0, [pc, #12]	@ (800788c <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8007880:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007882:	4902      	ldr	r1, [pc, #8]	@ (800788c <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8007884:	4802      	ldr	r0, [pc, #8]	@ (8007890 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8007886:	f7ff ff47 	bl	8007718 <USBD_GetString>
 800788a:	e7f8      	b.n	800787e <USBD_FS_InterfaceStrDescriptor+0xe>
 800788c:	20000ff0 	.word	0x20000ff0
 8007890:	08009200 	.word	0x08009200

08007894 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007894:	b508      	push	{r3, lr}
 8007896:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007898:	2202      	movs	r2, #2
 800789a:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800789e:	6143      	str	r3, [r0, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80078a0:	6241      	str	r1, [r0, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80078a2:	6183      	str	r3, [r0, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80078a4:	460a      	mov	r2, r1
 80078a6:	2100      	movs	r1, #0
 80078a8:	f7ff f9a0 	bl	8006bec <USBD_LL_Transmit>

  return USBD_OK;
}
 80078ac:	2000      	movs	r0, #0
 80078ae:	bd08      	pop	{r3, pc}

080078b0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80078b0:	b508      	push	{r3, lr}
 80078b2:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80078b4:	460a      	mov	r2, r1
 80078b6:	2100      	movs	r1, #0
 80078b8:	f7ff f998 	bl	8006bec <USBD_LL_Transmit>

  return USBD_OK;
}
 80078bc:	2000      	movs	r0, #0
 80078be:	bd08      	pop	{r3, pc}

080078c0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80078c0:	b508      	push	{r3, lr}
 80078c2:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80078c4:	460a      	mov	r2, r1
 80078c6:	2100      	movs	r1, #0
 80078c8:	f7ff f998 	bl	8006bfc <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80078cc:	2000      	movs	r0, #0
 80078ce:	bd08      	pop	{r3, pc}

080078d0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80078d0:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80078d2:	2204      	movs	r2, #4
 80078d4:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80078d8:	2300      	movs	r3, #0
 80078da:	461a      	mov	r2, r3
 80078dc:	4619      	mov	r1, r3
 80078de:	f7ff f985 	bl	8006bec <USBD_LL_Transmit>

  return USBD_OK;
}
 80078e2:	2000      	movs	r0, #0
 80078e4:	bd08      	pop	{r3, pc}

080078e6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80078e6:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80078e8:	2205      	movs	r2, #5
 80078ea:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80078ee:	2300      	movs	r3, #0
 80078f0:	461a      	mov	r2, r3
 80078f2:	4619      	mov	r1, r3
 80078f4:	f7ff f982 	bl	8006bfc <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80078f8:	2000      	movs	r0, #0
 80078fa:	bd08      	pop	{r3, pc}

080078fc <USBD_MSC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 80078fc:	230a      	movs	r3, #10
 80078fe:	8003      	strh	r3, [r0, #0]

  return USBD_MSC_DeviceQualifierDesc;
}
 8007900:	4800      	ldr	r0, [pc, #0]	@ (8007904 <USBD_MSC_GetDeviceQualifierDescriptor+0x8>)
 8007902:	4770      	bx	lr
 8007904:	20000060 	.word	0x20000060

08007908 <USBD_MSC_Init>:
{
 8007908:	b570      	push	{r4, r5, r6, lr}
 800790a:	4604      	mov	r4, r0
  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800790c:	f44f 7021 	mov.w	r0, #644	@ 0x284
 8007910:	f7ff f922 	bl	8006b58 <USBD_static_malloc>
  if (hmsc == NULL)
 8007914:	b380      	cbz	r0, 8007978 <USBD_MSC_Init+0x70>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 8007916:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800791a:	33b0      	adds	r3, #176	@ 0xb0
 800791c:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007920:	f8c4 02bc 	str.w	r0, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007924:	7c23      	ldrb	r3, [r4, #16]
 8007926:	bb7b      	cbnz	r3, 8007988 <USBD_MSC_Init+0x80>
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8007928:	4d28      	ldr	r5, [pc, #160]	@ (80079cc <USBD_MSC_Init+0xc4>)
 800792a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800792e:	2202      	movs	r2, #2
 8007930:	7829      	ldrb	r1, [r5, #0]
 8007932:	4620      	mov	r0, r4
 8007934:	f7ff f927 	bl	8006b86 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 8007938:	782b      	ldrb	r3, [r5, #0]
 800793a:	f003 030f 	and.w	r3, r3, #15
 800793e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007942:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007946:	2501      	movs	r5, #1
 8007948:	f883 5163 	strb.w	r5, [r3, #355]	@ 0x163
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800794c:	4e20      	ldr	r6, [pc, #128]	@ (80079d0 <USBD_MSC_Init+0xc8>)
 800794e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007952:	2202      	movs	r2, #2
 8007954:	7831      	ldrb	r1, [r6, #0]
 8007956:	4620      	mov	r0, r4
 8007958:	f7ff f915 	bl	8006b86 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800795c:	7833      	ldrb	r3, [r6, #0]
 800795e:	f003 030f 	and.w	r3, r3, #15
 8007962:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007966:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800796a:	f883 5023 	strb.w	r5, [r3, #35]	@ 0x23
  MSC_BOT_Init(pdev);
 800796e:	4620      	mov	r0, r4
 8007970:	f000 f9c4 	bl	8007cfc <MSC_BOT_Init>
  return (uint8_t)USBD_OK;
 8007974:	2000      	movs	r0, #0
}
 8007976:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007978:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800797c:	33b0      	adds	r3, #176	@ 0xb0
 800797e:	2200      	movs	r2, #0
 8007980:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007984:	2002      	movs	r0, #2
 8007986:	e7f6      	b.n	8007976 <USBD_MSC_Init+0x6e>
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8007988:	4d10      	ldr	r5, [pc, #64]	@ (80079cc <USBD_MSC_Init+0xc4>)
 800798a:	2340      	movs	r3, #64	@ 0x40
 800798c:	2202      	movs	r2, #2
 800798e:	7829      	ldrb	r1, [r5, #0]
 8007990:	4620      	mov	r0, r4
 8007992:	f7ff f8f8 	bl	8006b86 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 8007996:	782b      	ldrb	r3, [r5, #0]
 8007998:	f003 030f 	and.w	r3, r3, #15
 800799c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80079a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80079a4:	2501      	movs	r5, #1
 80079a6:	f883 5163 	strb.w	r5, [r3, #355]	@ 0x163
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 80079aa:	4e09      	ldr	r6, [pc, #36]	@ (80079d0 <USBD_MSC_Init+0xc8>)
 80079ac:	2340      	movs	r3, #64	@ 0x40
 80079ae:	2202      	movs	r2, #2
 80079b0:	7831      	ldrb	r1, [r6, #0]
 80079b2:	4620      	mov	r0, r4
 80079b4:	f7ff f8e7 	bl	8006b86 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 80079b8:	7833      	ldrb	r3, [r6, #0]
 80079ba:	f003 030f 	and.w	r3, r3, #15
 80079be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80079c2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80079c6:	f883 5023 	strb.w	r5, [r3, #35]	@ 0x23
 80079ca:	e7d0      	b.n	800796e <USBD_MSC_Init+0x66>
 80079cc:	2000005c 	.word	0x2000005c
 80079d0:	2000005d 	.word	0x2000005d

080079d4 <USBD_MSC_DeInit>:
{
 80079d4:	b570      	push	{r4, r5, r6, lr}
 80079d6:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 80079d8:	4d1a      	ldr	r5, [pc, #104]	@ (8007a44 <USBD_MSC_DeInit+0x70>)
 80079da:	7829      	ldrb	r1, [r5, #0]
 80079dc:	f7ff f8de 	bl	8006b9c <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 80079e0:	782b      	ldrb	r3, [r5, #0]
 80079e2:	f003 030f 	and.w	r3, r3, #15
 80079e6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80079ea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80079ee:	2500      	movs	r5, #0
 80079f0:	f883 5163 	strb.w	r5, [r3, #355]	@ 0x163
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 80079f4:	4e14      	ldr	r6, [pc, #80]	@ (8007a48 <USBD_MSC_DeInit+0x74>)
 80079f6:	7831      	ldrb	r1, [r6, #0]
 80079f8:	4620      	mov	r0, r4
 80079fa:	f7ff f8cf 	bl	8006b9c <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 80079fe:	7833      	ldrb	r3, [r6, #0]
 8007a00:	f003 030f 	and.w	r3, r3, #15
 8007a04:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007a08:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007a0c:	f883 5023 	strb.w	r5, [r3, #35]	@ 0x23
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007a10:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8007a14:	33b0      	adds	r3, #176	@ 0xb0
 8007a16:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8007a1a:	b183      	cbz	r3, 8007a3e <USBD_MSC_DeInit+0x6a>
    MSC_BOT_DeInit(pdev);
 8007a1c:	4620      	mov	r0, r4
 8007a1e:	f000 f9bf 	bl	8007da0 <MSC_BOT_DeInit>
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007a22:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8007a26:	33b0      	adds	r3, #176	@ 0xb0
 8007a28:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 8007a2c:	f7ff f898 	bl	8006b60 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 8007a30:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8007a34:	33b0      	adds	r3, #176	@ 0xb0
 8007a36:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 8007a3a:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 8007a3e:	2000      	movs	r0, #0
 8007a40:	bd70      	pop	{r4, r5, r6, pc}
 8007a42:	bf00      	nop
 8007a44:	2000005c 	.word	0x2000005c
 8007a48:	2000005d 	.word	0x2000005d

08007a4c <USBD_MSC_Setup>:
{
 8007a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a50:	b082      	sub	sp, #8
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a52:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 8007a56:	f102 03b0 	add.w	r3, r2, #176	@ 0xb0
 8007a5a:	f850 7023 	ldr.w	r7, [r0, r3, lsl #2]
  uint16_t status_info = 0U;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (hmsc == NULL)
 8007a64:	2f00      	cmp	r7, #0
 8007a66:	f000 808f 	beq.w	8007b88 <USBD_MSC_Setup+0x13c>
 8007a6a:	4604      	mov	r4, r0
 8007a6c:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a6e:	780b      	ldrb	r3, [r1, #0]
 8007a70:	f013 0660 	ands.w	r6, r3, #96	@ 0x60
 8007a74:	d03b      	beq.n	8007aee <USBD_MSC_Setup+0xa2>
 8007a76:	2e20      	cmp	r6, #32
 8007a78:	d17f      	bne.n	8007b7a <USBD_MSC_Setup+0x12e>
      switch (req->bRequest)
 8007a7a:	7849      	ldrb	r1, [r1, #1]
 8007a7c:	29fe      	cmp	r1, #254	@ 0xfe
 8007a7e:	d006      	beq.n	8007a8e <USBD_MSC_Setup+0x42>
 8007a80:	29ff      	cmp	r1, #255	@ 0xff
 8007a82:	d023      	beq.n	8007acc <USBD_MSC_Setup+0x80>
          USBD_CtlError(pdev, req);
 8007a84:	4629      	mov	r1, r5
 8007a86:	f7ff faed 	bl	8007064 <USBD_CtlError>
          ret = USBD_FAIL;
 8007a8a:	2603      	movs	r6, #3
          break;
 8007a8c:	e078      	b.n	8007b80 <USBD_MSC_Setup+0x134>
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8007a8e:	8869      	ldrh	r1, [r5, #2]
 8007a90:	b911      	cbnz	r1, 8007a98 <USBD_MSC_Setup+0x4c>
 8007a92:	88e9      	ldrh	r1, [r5, #6]
 8007a94:	2901      	cmp	r1, #1
 8007a96:	d005      	beq.n	8007aa4 <USBD_MSC_Setup+0x58>
            USBD_CtlError(pdev, req);
 8007a98:	4629      	mov	r1, r5
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	f7ff fae2 	bl	8007064 <USBD_CtlError>
            ret = USBD_FAIL;
 8007aa0:	2603      	movs	r6, #3
 8007aa2:	e06d      	b.n	8007b80 <USBD_MSC_Setup+0x134>
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8007aa4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007aa8:	d0f6      	beq.n	8007a98 <USBD_MSC_Setup+0x4c>
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 8007aaa:	32b0      	adds	r2, #176	@ 0xb0
 8007aac:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007ab0:	6853      	ldr	r3, [r2, #4]
 8007ab2:	699b      	ldr	r3, [r3, #24]
 8007ab4:	4798      	blx	r3
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 8007ab6:	2802      	cmp	r0, #2
 8007ab8:	bf28      	it	cs
 8007aba:	2002      	movcs	r0, #2
 8007abc:	6038      	str	r0, [r7, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 8007abe:	2201      	movs	r2, #1
 8007ac0:	4639      	mov	r1, r7
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	f7ff fee6 	bl	8007894 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8007ac8:	2600      	movs	r6, #0
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 8007aca:	e059      	b.n	8007b80 <USBD_MSC_Setup+0x134>
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8007acc:	886a      	ldrh	r2, [r5, #2]
 8007ace:	b942      	cbnz	r2, 8007ae2 <USBD_MSC_Setup+0x96>
 8007ad0:	88ea      	ldrh	r2, [r5, #6]
 8007ad2:	b932      	cbnz	r2, 8007ae2 <USBD_MSC_Setup+0x96>
 8007ad4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ad8:	d103      	bne.n	8007ae2 <USBD_MSC_Setup+0x96>
            MSC_BOT_Reset(pdev);
 8007ada:	f000 f93f 	bl	8007d5c <MSC_BOT_Reset>
  USBD_StatusTypeDef ret = USBD_OK;
 8007ade:	2600      	movs	r6, #0
            MSC_BOT_Reset(pdev);
 8007ae0:	e04e      	b.n	8007b80 <USBD_MSC_Setup+0x134>
            USBD_CtlError(pdev, req);
 8007ae2:	4629      	mov	r1, r5
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	f7ff fabd 	bl	8007064 <USBD_CtlError>
            ret = USBD_FAIL;
 8007aea:	2603      	movs	r6, #3
 8007aec:	e048      	b.n	8007b80 <USBD_MSC_Setup+0x134>
      switch (req->bRequest)
 8007aee:	f891 8001 	ldrb.w	r8, [r1, #1]
 8007af2:	f1b8 0f0b 	cmp.w	r8, #11
 8007af6:	d83c      	bhi.n	8007b72 <USBD_MSC_Setup+0x126>
 8007af8:	e8df f008 	tbb	[pc, r8]
 8007afc:	3b3b2d06 	.word	0x3b3b2d06
 8007b00:	3b3b3b3b 	.word	0x3b3b3b3b
 8007b04:	22153b3b 	.word	0x22153b3b
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b08:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007b0c:	2b03      	cmp	r3, #3
 8007b0e:	d003      	beq.n	8007b18 <USBD_MSC_Setup+0xcc>
            USBD_CtlError(pdev, req);
 8007b10:	f7ff faa8 	bl	8007064 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b14:	2603      	movs	r6, #3
 8007b16:	e033      	b.n	8007b80 <USBD_MSC_Setup+0x134>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007b18:	2202      	movs	r2, #2
 8007b1a:	f10d 0106 	add.w	r1, sp, #6
 8007b1e:	f7ff feb9 	bl	8007894 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8007b22:	4646      	mov	r6, r8
 8007b24:	e02c      	b.n	8007b80 <USBD_MSC_Setup+0x134>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b26:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007b2a:	2b03      	cmp	r3, #3
 8007b2c:	d003      	beq.n	8007b36 <USBD_MSC_Setup+0xea>
            USBD_CtlError(pdev, req);
 8007b2e:	f7ff fa99 	bl	8007064 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b32:	2603      	movs	r6, #3
 8007b34:	e024      	b.n	8007b80 <USBD_MSC_Setup+0x134>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 8007b36:	2201      	movs	r2, #1
 8007b38:	1d39      	adds	r1, r7, #4
 8007b3a:	f7ff feab 	bl	8007894 <USBD_CtlSendData>
 8007b3e:	e01f      	b.n	8007b80 <USBD_MSC_Setup+0x134>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b40:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007b44:	2b03      	cmp	r3, #3
 8007b46:	d102      	bne.n	8007b4e <USBD_MSC_Setup+0x102>
            hmsc->interface = (uint8_t)(req->wValue);
 8007b48:	788b      	ldrb	r3, [r1, #2]
 8007b4a:	607b      	str	r3, [r7, #4]
 8007b4c:	e018      	b.n	8007b80 <USBD_MSC_Setup+0x134>
            USBD_CtlError(pdev, req);
 8007b4e:	f7ff fa89 	bl	8007064 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b52:	2603      	movs	r6, #3
 8007b54:	e014      	b.n	8007b80 <USBD_MSC_Setup+0x134>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b56:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007b5a:	2b03      	cmp	r3, #3
 8007b5c:	d110      	bne.n	8007b80 <USBD_MSC_Setup+0x134>
            if (req->wValue == USB_FEATURE_EP_HALT)
 8007b5e:	884b      	ldrh	r3, [r1, #2]
 8007b60:	b973      	cbnz	r3, 8007b80 <USBD_MSC_Setup+0x134>
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8007b62:	7909      	ldrb	r1, [r1, #4]
 8007b64:	f7ff f822 	bl	8006bac <USBD_LL_FlushEP>
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8007b68:	7929      	ldrb	r1, [r5, #4]
 8007b6a:	4620      	mov	r0, r4
 8007b6c:	f000 f9e4 	bl	8007f38 <MSC_BOT_CplClrFeature>
 8007b70:	e006      	b.n	8007b80 <USBD_MSC_Setup+0x134>
          USBD_CtlError(pdev, req);
 8007b72:	f7ff fa77 	bl	8007064 <USBD_CtlError>
          ret = USBD_FAIL;
 8007b76:	2603      	movs	r6, #3
          break;
 8007b78:	e002      	b.n	8007b80 <USBD_MSC_Setup+0x134>
      USBD_CtlError(pdev, req);
 8007b7a:	f7ff fa73 	bl	8007064 <USBD_CtlError>
      ret = USBD_FAIL;
 8007b7e:	2603      	movs	r6, #3
}
 8007b80:	4630      	mov	r0, r6
 8007b82:	b002      	add	sp, #8
 8007b84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_FAIL;
 8007b88:	2603      	movs	r6, #3
 8007b8a:	e7f9      	b.n	8007b80 <USBD_MSC_Setup+0x134>

08007b8c <USBD_MSC_DataIn>:
{
 8007b8c:	b508      	push	{r3, lr}
  MSC_BOT_DataIn(pdev, epnum);
 8007b8e:	f000 f937 	bl	8007e00 <MSC_BOT_DataIn>
}
 8007b92:	2000      	movs	r0, #0
 8007b94:	bd08      	pop	{r3, pc}

08007b96 <USBD_MSC_DataOut>:
{
 8007b96:	b508      	push	{r3, lr}
  MSC_BOT_DataOut(pdev, epnum);
 8007b98:	f000 f9b0 	bl	8007efc <MSC_BOT_DataOut>
}
 8007b9c:	2000      	movs	r0, #0
 8007b9e:	bd08      	pop	{r3, pc}

08007ba0 <USBD_MSC_GetHSCfgDesc>:
{
 8007ba0:	b570      	push	{r4, r5, r6, lr}
 8007ba2:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8007ba4:	4e0b      	ldr	r6, [pc, #44]	@ (8007bd4 <USBD_MSC_GetHSCfgDesc+0x34>)
 8007ba6:	2181      	movs	r1, #129	@ 0x81
 8007ba8:	4630      	mov	r0, r6
 8007baa:	f7ff fa1e 	bl	8006fea <USBD_GetEpDesc>
 8007bae:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8007bb0:	2101      	movs	r1, #1
 8007bb2:	4630      	mov	r0, r6
 8007bb4:	f7ff fa19 	bl	8006fea <USBD_GetEpDesc>
  if (pEpInDesc != NULL)
 8007bb8:	b11c      	cbz	r4, 8007bc2 <USBD_MSC_GetHSCfgDesc+0x22>
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8007bba:	2200      	movs	r2, #0
 8007bbc:	7122      	strb	r2, [r4, #4]
 8007bbe:	2202      	movs	r2, #2
 8007bc0:	7162      	strb	r2, [r4, #5]
  if (pEpOutDesc != NULL)
 8007bc2:	b118      	cbz	r0, 8007bcc <USBD_MSC_GetHSCfgDesc+0x2c>
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	7102      	strb	r2, [r0, #4]
 8007bc8:	2202      	movs	r2, #2
 8007bca:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8007bcc:	2320      	movs	r3, #32
 8007bce:	802b      	strh	r3, [r5, #0]
}
 8007bd0:	4800      	ldr	r0, [pc, #0]	@ (8007bd4 <USBD_MSC_GetHSCfgDesc+0x34>)
 8007bd2:	bd70      	pop	{r4, r5, r6, pc}
 8007bd4:	2000006c 	.word	0x2000006c

08007bd8 <USBD_MSC_GetFSCfgDesc>:
{
 8007bd8:	b570      	push	{r4, r5, r6, lr}
 8007bda:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8007bdc:	4e0b      	ldr	r6, [pc, #44]	@ (8007c0c <USBD_MSC_GetFSCfgDesc+0x34>)
 8007bde:	2181      	movs	r1, #129	@ 0x81
 8007be0:	4630      	mov	r0, r6
 8007be2:	f7ff fa02 	bl	8006fea <USBD_GetEpDesc>
 8007be6:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8007be8:	2101      	movs	r1, #1
 8007bea:	4630      	mov	r0, r6
 8007bec:	f7ff f9fd 	bl	8006fea <USBD_GetEpDesc>
  if (pEpInDesc != NULL)
 8007bf0:	b11c      	cbz	r4, 8007bfa <USBD_MSC_GetFSCfgDesc+0x22>
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8007bf2:	2240      	movs	r2, #64	@ 0x40
 8007bf4:	7122      	strb	r2, [r4, #4]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	7162      	strb	r2, [r4, #5]
  if (pEpOutDesc != NULL)
 8007bfa:	b118      	cbz	r0, 8007c04 <USBD_MSC_GetFSCfgDesc+0x2c>
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8007bfc:	2240      	movs	r2, #64	@ 0x40
 8007bfe:	7102      	strb	r2, [r0, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8007c04:	2320      	movs	r3, #32
 8007c06:	802b      	strh	r3, [r5, #0]
}
 8007c08:	4800      	ldr	r0, [pc, #0]	@ (8007c0c <USBD_MSC_GetFSCfgDesc+0x34>)
 8007c0a:	bd70      	pop	{r4, r5, r6, pc}
 8007c0c:	2000006c 	.word	0x2000006c

08007c10 <USBD_MSC_GetOtherSpeedCfgDesc>:
{
 8007c10:	b570      	push	{r4, r5, r6, lr}
 8007c12:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8007c14:	4e0b      	ldr	r6, [pc, #44]	@ (8007c44 <USBD_MSC_GetOtherSpeedCfgDesc+0x34>)
 8007c16:	2181      	movs	r1, #129	@ 0x81
 8007c18:	4630      	mov	r0, r6
 8007c1a:	f7ff f9e6 	bl	8006fea <USBD_GetEpDesc>
 8007c1e:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8007c20:	2101      	movs	r1, #1
 8007c22:	4630      	mov	r0, r6
 8007c24:	f7ff f9e1 	bl	8006fea <USBD_GetEpDesc>
  if (pEpInDesc != NULL)
 8007c28:	b11c      	cbz	r4, 8007c32 <USBD_MSC_GetOtherSpeedCfgDesc+0x22>
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8007c2a:	2240      	movs	r2, #64	@ 0x40
 8007c2c:	7122      	strb	r2, [r4, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	7162      	strb	r2, [r4, #5]
  if (pEpOutDesc != NULL)
 8007c32:	b118      	cbz	r0, 8007c3c <USBD_MSC_GetOtherSpeedCfgDesc+0x2c>
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8007c34:	2240      	movs	r2, #64	@ 0x40
 8007c36:	7102      	strb	r2, [r0, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8007c3c:	2320      	movs	r3, #32
 8007c3e:	802b      	strh	r3, [r5, #0]
}
 8007c40:	4800      	ldr	r0, [pc, #0]	@ (8007c44 <USBD_MSC_GetOtherSpeedCfgDesc+0x34>)
 8007c42:	bd70      	pop	{r4, r5, r6, pc}
 8007c44:	2000006c 	.word	0x2000006c

08007c48 <USBD_MSC_RegisterStorage>:
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
  if (fops == NULL)
 8007c48:	b139      	cbz	r1, 8007c5a <USBD_MSC_RegisterStorage+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 8007c4a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007c4e:	33b0      	adds	r3, #176	@ 0xb0
 8007c50:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8007c54:	6041      	str	r1, [r0, #4]

  return (uint8_t)USBD_OK;
 8007c56:	2000      	movs	r0, #0
 8007c58:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8007c5a:	2003      	movs	r0, #3
}
 8007c5c:	4770      	bx	lr
	...

08007c60 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 8007c60:	b538      	push	{r3, r4, r5, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c62:	f8d0 42d4 	ldr.w	r4, [r0, #724]	@ 0x2d4
 8007c66:	34b0      	adds	r4, #176	@ 0xb0
 8007c68:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8007c6c:	b1a4      	cbz	r4, 8007c98 <MSC_BOT_SendData+0x38>
 8007c6e:	4613      	mov	r3, r2
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 8007c70:	f8d4 5218 	ldr.w	r5, [r4, #536]	@ 0x218

  hmsc->csw.dDataResidue -= len;
 8007c74:	f8d4 2238 	ldr.w	r2, [r4, #568]	@ 0x238
 8007c78:	1ad2      	subs	r2, r2, r3
 8007c7a:	f8c4 2238 	str.w	r2, [r4, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f884 223c 	strb.w	r2, [r4, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8007c84:	2204      	movs	r2, #4
 8007c86:	7222      	strb	r2, [r4, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 8007c88:	42ab      	cmp	r3, r5
 8007c8a:	bf28      	it	cs
 8007c8c:	462b      	movcs	r3, r5
 8007c8e:	460a      	mov	r2, r1
 8007c90:	4902      	ldr	r1, [pc, #8]	@ (8007c9c <MSC_BOT_SendData+0x3c>)
 8007c92:	7809      	ldrb	r1, [r1, #0]
 8007c94:	f7fe ffaa 	bl	8006bec <USBD_LL_Transmit>
}
 8007c98:	bd38      	pop	{r3, r4, r5, pc}
 8007c9a:	bf00      	nop
 8007c9c:	2000005d 	.word	0x2000005d

08007ca0 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 8007ca0:	b538      	push	{r3, r4, r5, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ca2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007ca6:	33b0      	adds	r3, #176	@ 0xb0
 8007ca8:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8007cac:	b185      	cbz	r5, 8007cd0 <MSC_BOT_Abort+0x30>
 8007cae:	4604      	mov	r4, r0
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 8007cb0:	f895 321c 	ldrb.w	r3, [r5, #540]	@ 0x21c
 8007cb4:	b923      	cbnz	r3, 8007cc0 <MSC_BOT_Abort+0x20>
      (hmsc->cbw.dDataLength != 0U) &&
 8007cb6:	f8d5 3218 	ldr.w	r3, [r5, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 8007cba:	b10b      	cbz	r3, 8007cc0 <MSC_BOT_Abort+0x20>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8007cbc:	7a6b      	ldrb	r3, [r5, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 8007cbe:	b143      	cbz	r3, 8007cd2 <MSC_BOT_Abort+0x32>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8007cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8007cf4 <MSC_BOT_Abort+0x54>)
 8007cc2:	7819      	ldrb	r1, [r3, #0]
 8007cc4:	4620      	mov	r0, r4
 8007cc6:	f7fe ff79 	bl	8006bbc <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8007cca:	7a6b      	ldrb	r3, [r5, #9]
 8007ccc:	2b02      	cmp	r3, #2
 8007cce:	d005      	beq.n	8007cdc <MSC_BOT_Abort+0x3c>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
  }
}
 8007cd0:	bd38      	pop	{r3, r4, r5, pc}
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8007cd2:	4b09      	ldr	r3, [pc, #36]	@ (8007cf8 <MSC_BOT_Abort+0x58>)
 8007cd4:	7819      	ldrb	r1, [r3, #0]
 8007cd6:	f7fe ff71 	bl	8006bbc <USBD_LL_StallEP>
 8007cda:	e7f1      	b.n	8007cc0 <MSC_BOT_Abort+0x20>
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8007cdc:	4b05      	ldr	r3, [pc, #20]	@ (8007cf4 <MSC_BOT_Abort+0x54>)
 8007cde:	7819      	ldrb	r1, [r3, #0]
 8007ce0:	4620      	mov	r0, r4
 8007ce2:	f7fe ff6b 	bl	8006bbc <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8007ce6:	4b04      	ldr	r3, [pc, #16]	@ (8007cf8 <MSC_BOT_Abort+0x58>)
 8007ce8:	7819      	ldrb	r1, [r3, #0]
 8007cea:	4620      	mov	r0, r4
 8007cec:	f7fe ff66 	bl	8006bbc <USBD_LL_StallEP>
 8007cf0:	e7ee      	b.n	8007cd0 <MSC_BOT_Abort+0x30>
 8007cf2:	bf00      	nop
 8007cf4:	2000005d 	.word	0x2000005d
 8007cf8:	2000005c 	.word	0x2000005c

08007cfc <MSC_BOT_Init>:
{
 8007cfc:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007cfe:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007d02:	33b0      	adds	r3, #176	@ 0xb0
 8007d04:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8007d08:	b315      	cbz	r5, 8007d50 <MSC_BOT_Init+0x54>
 8007d0a:	4604      	mov	r4, r0
  hmsc->bot_state = USBD_BOT_IDLE;
 8007d0c:	2000      	movs	r0, #0
 8007d0e:	7228      	strb	r0, [r5, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 8007d10:	7268      	strb	r0, [r5, #9]
  hmsc->scsi_sense_tail = 0U;
 8007d12:	f885 0261 	strb.w	r0, [r5, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 8007d16:	f885 0260 	strb.w	r0, [r5, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8007d1a:	f885 0262 	strb.w	r0, [r5, #610]	@ 0x262
  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 8007d1e:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8007d22:	33b0      	adds	r3, #176	@ 0xb0
 8007d24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4798      	blx	r3
  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 8007d2e:	4e09      	ldr	r6, [pc, #36]	@ (8007d54 <MSC_BOT_Init+0x58>)
 8007d30:	7831      	ldrb	r1, [r6, #0]
 8007d32:	4620      	mov	r0, r4
 8007d34:	f7fe ff3a 	bl	8006bac <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 8007d38:	4b07      	ldr	r3, [pc, #28]	@ (8007d58 <MSC_BOT_Init+0x5c>)
 8007d3a:	7819      	ldrb	r1, [r3, #0]
 8007d3c:	4620      	mov	r0, r4
 8007d3e:	f7fe ff35 	bl	8006bac <USBD_LL_FlushEP>
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8007d42:	231f      	movs	r3, #31
 8007d44:	f505 7204 	add.w	r2, r5, #528	@ 0x210
 8007d48:	7831      	ldrb	r1, [r6, #0]
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	f7fe ff56 	bl	8006bfc <USBD_LL_PrepareReceive>
}
 8007d50:	bd70      	pop	{r4, r5, r6, pc}
 8007d52:	bf00      	nop
 8007d54:	2000005c 	.word	0x2000005c
 8007d58:	2000005d 	.word	0x2000005d

08007d5c <MSC_BOT_Reset>:
{
 8007d5c:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d5e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007d62:	33b0      	adds	r3, #176	@ 0xb0
 8007d64:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8007d68:	b1a5      	cbz	r5, 8007d94 <MSC_BOT_Reset+0x38>
 8007d6a:	4604      	mov	r4, r0
  hmsc->bot_state  = USBD_BOT_IDLE;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	722b      	strb	r3, [r5, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8007d70:	2301      	movs	r3, #1
 8007d72:	726b      	strb	r3, [r5, #9]
  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 8007d74:	4b08      	ldr	r3, [pc, #32]	@ (8007d98 <MSC_BOT_Reset+0x3c>)
 8007d76:	7819      	ldrb	r1, [r3, #0]
 8007d78:	f7fe ff28 	bl	8006bcc <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 8007d7c:	4e07      	ldr	r6, [pc, #28]	@ (8007d9c <MSC_BOT_Reset+0x40>)
 8007d7e:	7831      	ldrb	r1, [r6, #0]
 8007d80:	4620      	mov	r0, r4
 8007d82:	f7fe ff23 	bl	8006bcc <USBD_LL_ClearStallEP>
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8007d86:	231f      	movs	r3, #31
 8007d88:	f505 7204 	add.w	r2, r5, #528	@ 0x210
 8007d8c:	7831      	ldrb	r1, [r6, #0]
 8007d8e:	4620      	mov	r0, r4
 8007d90:	f7fe ff34 	bl	8006bfc <USBD_LL_PrepareReceive>
}
 8007d94:	bd70      	pop	{r4, r5, r6, pc}
 8007d96:	bf00      	nop
 8007d98:	2000005d 	.word	0x2000005d
 8007d9c:	2000005c 	.word	0x2000005c

08007da0 <MSC_BOT_DeInit>:
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007da0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007da4:	33b0      	adds	r3, #176	@ 0xb0
 8007da6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  if (hmsc != NULL)
 8007daa:	b10b      	cbz	r3, 8007db0 <MSC_BOT_DeInit+0x10>
    hmsc->bot_state = USBD_BOT_IDLE;
 8007dac:	2200      	movs	r2, #0
 8007dae:	721a      	strb	r2, [r3, #8]
}
 8007db0:	4770      	bx	lr
	...

08007db4 <MSC_BOT_SendCSW>:
{
 8007db4:	b538      	push	{r3, r4, r5, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007db6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007dba:	33b0      	adds	r3, #176	@ 0xb0
 8007dbc:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8007dc0:	b1b5      	cbz	r5, 8007df0 <MSC_BOT_SendCSW+0x3c>
 8007dc2:	4604      	mov	r4, r0
  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8007dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8007df4 <MSC_BOT_SendCSW+0x40>)
 8007dc6:	f8c5 3230 	str.w	r3, [r5, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 8007dca:	f885 123c 	strb.w	r1, [r5, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	722b      	strb	r3, [r5, #8]
  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 8007dd2:	230d      	movs	r3, #13
 8007dd4:	f505 720c 	add.w	r2, r5, #560	@ 0x230
 8007dd8:	4907      	ldr	r1, [pc, #28]	@ (8007df8 <MSC_BOT_SendCSW+0x44>)
 8007dda:	7809      	ldrb	r1, [r1, #0]
 8007ddc:	f7fe ff06 	bl	8006bec <USBD_LL_Transmit>
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8007de0:	231f      	movs	r3, #31
 8007de2:	f505 7204 	add.w	r2, r5, #528	@ 0x210
 8007de6:	4905      	ldr	r1, [pc, #20]	@ (8007dfc <MSC_BOT_SendCSW+0x48>)
 8007de8:	7809      	ldrb	r1, [r1, #0]
 8007dea:	4620      	mov	r0, r4
 8007dec:	f7fe ff06 	bl	8006bfc <USBD_LL_PrepareReceive>
}
 8007df0:	bd38      	pop	{r3, r4, r5, pc}
 8007df2:	bf00      	nop
 8007df4:	53425355 	.word	0x53425355
 8007df8:	2000005d 	.word	0x2000005d
 8007dfc:	2000005c 	.word	0x2000005c

08007e00 <MSC_BOT_DataIn>:
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e00:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007e04:	33b0      	adds	r3, #176	@ 0xb0
 8007e06:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8007e0a:	b1d1      	cbz	r1, 8007e42 <MSC_BOT_DataIn+0x42>
{
 8007e0c:	b510      	push	{r4, lr}
 8007e0e:	4604      	mov	r4, r0
  switch (hmsc->bot_state)
 8007e10:	7a0b      	ldrb	r3, [r1, #8]
 8007e12:	2b02      	cmp	r3, #2
 8007e14:	d008      	beq.n	8007e28 <MSC_BOT_DataIn+0x28>
 8007e16:	d306      	bcc.n	8007e26 <MSC_BOT_DataIn+0x26>
 8007e18:	3b03      	subs	r3, #3
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d802      	bhi.n	8007e26 <MSC_BOT_DataIn+0x26>
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8007e20:	2100      	movs	r1, #0
 8007e22:	f7ff ffc7 	bl	8007db4 <MSC_BOT_SendCSW>
}
 8007e26:	bd10      	pop	{r4, pc}
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8007e28:	f201 221f 	addw	r2, r1, #543	@ 0x21f
 8007e2c:	f891 121d 	ldrb.w	r1, [r1, #541]	@ 0x21d
 8007e30:	f000 fed5 	bl	8008bde <SCSI_ProcessCmd>
 8007e34:	2800      	cmp	r0, #0
 8007e36:	daf6      	bge.n	8007e26 <MSC_BOT_DataIn+0x26>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8007e38:	2101      	movs	r1, #1
 8007e3a:	4620      	mov	r0, r4
 8007e3c:	f7ff ffba 	bl	8007db4 <MSC_BOT_SendCSW>
 8007e40:	e7f1      	b.n	8007e26 <MSC_BOT_DataIn+0x26>
 8007e42:	4770      	bx	lr

08007e44 <MSC_BOT_CBW_Decode>:
{
 8007e44:	b538      	push	{r3, r4, r5, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e46:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007e4a:	33b0      	adds	r3, #176	@ 0xb0
 8007e4c:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8007e50:	b1fd      	cbz	r5, 8007e92 <MSC_BOT_CBW_Decode+0x4e>
 8007e52:	4604      	mov	r4, r0
  hmsc->csw.dTag = hmsc->cbw.dTag;
 8007e54:	f8d5 3214 	ldr.w	r3, [r5, #532]	@ 0x214
 8007e58:	f8c5 3234 	str.w	r3, [r5, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8007e5c:	f8d5 3218 	ldr.w	r3, [r5, #536]	@ 0x218
 8007e60:	f8c5 3238 	str.w	r3, [r5, #568]	@ 0x238
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8007e64:	4b23      	ldr	r3, [pc, #140]	@ (8007ef4 <MSC_BOT_CBW_Decode+0xb0>)
 8007e66:	7819      	ldrb	r1, [r3, #0]
 8007e68:	f7fe fe70 	bl	8006b4c <USBD_LL_GetRxDataSize>
 8007e6c:	281f      	cmp	r0, #31
 8007e6e:	d104      	bne.n	8007e7a <MSC_BOT_CBW_Decode+0x36>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8007e70:	f8d5 2210 	ldr.w	r2, [r5, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8007e74:	4b20      	ldr	r3, [pc, #128]	@ (8007ef8 <MSC_BOT_CBW_Decode+0xb4>)
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d00c      	beq.n	8007e94 <MSC_BOT_CBW_Decode+0x50>
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8007e7a:	2320      	movs	r3, #32
 8007e7c:	2205      	movs	r2, #5
 8007e7e:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8007e82:	4620      	mov	r0, r4
 8007e84:	f000 f94a 	bl	800811c <SCSI_SenseCode>
    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8007e88:	2302      	movs	r3, #2
 8007e8a:	726b      	strb	r3, [r5, #9]
    MSC_BOT_Abort(pdev);
 8007e8c:	4620      	mov	r0, r4
 8007e8e:	f7ff ff07 	bl	8007ca0 <MSC_BOT_Abort>
}
 8007e92:	bd38      	pop	{r3, r4, r5, pc}
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8007e94:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8007e98:	682b      	ldr	r3, [r5, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8007e9a:	4299      	cmp	r1, r3
 8007e9c:	d8ed      	bhi.n	8007e7a <MSC_BOT_CBW_Decode+0x36>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8007e9e:	f895 321e 	ldrb.w	r3, [r5, #542]	@ 0x21e
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d0e9      	beq.n	8007e7a <MSC_BOT_CBW_Decode+0x36>
 8007ea6:	2b10      	cmp	r3, #16
 8007ea8:	d8e7      	bhi.n	8007e7a <MSC_BOT_CBW_Decode+0x36>
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8007eaa:	f205 221f 	addw	r2, r5, #543	@ 0x21f
 8007eae:	4620      	mov	r0, r4
 8007eb0:	f000 fe95 	bl	8008bde <SCSI_ProcessCmd>
 8007eb4:	2800      	cmp	r0, #0
 8007eb6:	db0c      	blt.n	8007ed2 <MSC_BOT_CBW_Decode+0x8e>
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8007eb8:	7a2b      	ldrb	r3, [r5, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8007eba:	3b01      	subs	r3, #1
 8007ebc:	b2db      	uxtb	r3, r3
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	d9e7      	bls.n	8007e92 <MSC_BOT_CBW_Decode+0x4e>
      if (hmsc->bot_data_length > 0U)
 8007ec2:	68ea      	ldr	r2, [r5, #12]
 8007ec4:	b18a      	cbz	r2, 8007eea <MSC_BOT_CBW_Decode+0xa6>
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 8007ec6:	f105 0110 	add.w	r1, r5, #16
 8007eca:	4620      	mov	r0, r4
 8007ecc:	f7ff fec8 	bl	8007c60 <MSC_BOT_SendData>
 8007ed0:	e7df      	b.n	8007e92 <MSC_BOT_CBW_Decode+0x4e>
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 8007ed2:	7a2b      	ldrb	r3, [r5, #8]
 8007ed4:	2b05      	cmp	r3, #5
 8007ed6:	d003      	beq.n	8007ee0 <MSC_BOT_CBW_Decode+0x9c>
        MSC_BOT_Abort(pdev);
 8007ed8:	4620      	mov	r0, r4
 8007eda:	f7ff fee1 	bl	8007ca0 <MSC_BOT_Abort>
 8007ede:	e7d8      	b.n	8007e92 <MSC_BOT_CBW_Decode+0x4e>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8007ee0:	2101      	movs	r1, #1
 8007ee2:	4620      	mov	r0, r4
 8007ee4:	f7ff ff66 	bl	8007db4 <MSC_BOT_SendCSW>
 8007ee8:	e7d3      	b.n	8007e92 <MSC_BOT_CBW_Decode+0x4e>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8007eea:	2100      	movs	r1, #0
 8007eec:	4620      	mov	r0, r4
 8007eee:	f7ff ff61 	bl	8007db4 <MSC_BOT_SendCSW>
 8007ef2:	e7ce      	b.n	8007e92 <MSC_BOT_CBW_Decode+0x4e>
 8007ef4:	2000005c 	.word	0x2000005c
 8007ef8:	43425355 	.word	0x43425355

08007efc <MSC_BOT_DataOut>:
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007efc:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007f00:	33b0      	adds	r3, #176	@ 0xb0
 8007f02:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8007f06:	b1ab      	cbz	r3, 8007f34 <MSC_BOT_DataOut+0x38>
{
 8007f08:	b510      	push	{r4, lr}
 8007f0a:	4604      	mov	r4, r0
  switch (hmsc->bot_state)
 8007f0c:	7a1a      	ldrb	r2, [r3, #8]
 8007f0e:	b172      	cbz	r2, 8007f2e <MSC_BOT_DataOut+0x32>
 8007f10:	2a01      	cmp	r2, #1
 8007f12:	d10e      	bne.n	8007f32 <MSC_BOT_DataOut+0x36>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8007f14:	f203 221f 	addw	r2, r3, #543	@ 0x21f
 8007f18:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8007f1c:	f000 fe5f 	bl	8008bde <SCSI_ProcessCmd>
 8007f20:	2800      	cmp	r0, #0
 8007f22:	da06      	bge.n	8007f32 <MSC_BOT_DataOut+0x36>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8007f24:	2101      	movs	r1, #1
 8007f26:	4620      	mov	r0, r4
 8007f28:	f7ff ff44 	bl	8007db4 <MSC_BOT_SendCSW>
 8007f2c:	e001      	b.n	8007f32 <MSC_BOT_DataOut+0x36>
      MSC_BOT_CBW_Decode(pdev);
 8007f2e:	f7ff ff89 	bl	8007e44 <MSC_BOT_CBW_Decode>
}
 8007f32:	bd10      	pop	{r4, pc}
 8007f34:	4770      	bx	lr
	...

08007f38 <MSC_BOT_CplClrFeature>:
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f38:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007f3c:	33b0      	adds	r3, #176	@ 0xb0
 8007f3e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8007f42:	b1bb      	cbz	r3, 8007f74 <MSC_BOT_CplClrFeature+0x3c>
{
 8007f44:	b510      	push	{r4, lr}
 8007f46:	4604      	mov	r4, r0
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8007f48:	7a5b      	ldrb	r3, [r3, #9]
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d008      	beq.n	8007f60 <MSC_BOT_CplClrFeature+0x28>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8007f4e:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8007f52:	d004      	beq.n	8007f5e <MSC_BOT_CplClrFeature+0x26>
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d002      	beq.n	8007f5e <MSC_BOT_CplClrFeature+0x26>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8007f58:	2101      	movs	r1, #1
 8007f5a:	f7ff ff2b 	bl	8007db4 <MSC_BOT_SendCSW>
  }
  else
  {
    return;
  }
}
 8007f5e:	bd10      	pop	{r4, pc}
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8007f60:	4b05      	ldr	r3, [pc, #20]	@ (8007f78 <MSC_BOT_CplClrFeature+0x40>)
 8007f62:	7819      	ldrb	r1, [r3, #0]
 8007f64:	f7fe fe2a 	bl	8006bbc <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8007f68:	4b04      	ldr	r3, [pc, #16]	@ (8007f7c <MSC_BOT_CplClrFeature+0x44>)
 8007f6a:	7819      	ldrb	r1, [r3, #0]
 8007f6c:	4620      	mov	r0, r4
 8007f6e:	f7fe fe25 	bl	8006bbc <USBD_LL_StallEP>
 8007f72:	e7f4      	b.n	8007f5e <MSC_BOT_CplClrFeature+0x26>
 8007f74:	4770      	bx	lr
 8007f76:	bf00      	nop
 8007f78:	2000005d 	.word	0x2000005d
 8007f7c:	2000005c 	.word	0x2000005c

08007f80 <SCSI_AllowPreventRemovable>:
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f80:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007f84:	33b0      	adds	r3, #176	@ 0xb0
 8007f86:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hmsc == NULL)
 8007f8a:	b153      	cbz	r3, 8007fa2 <SCSI_AllowPreventRemovable+0x22>
  {
    return -1;
  }

  if (params[4] == 0U)
 8007f8c:	7912      	ldrb	r2, [r2, #4]
 8007f8e:	b922      	cbnz	r2, 8007f9a <SCSI_AllowPreventRemovable+0x1a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8007f90:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
  }

  hmsc->bot_data_length = 0U;
 8007f94:	2000      	movs	r0, #0
 8007f96:	60d8      	str	r0, [r3, #12]

  return 0;
 8007f98:	4770      	bx	lr
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8007fa0:	e7f8      	b.n	8007f94 <SCSI_AllowPreventRemovable+0x14>
    return -1;
 8007fa2:	f04f 30ff 	mov.w	r0, #4294967295
}
 8007fa6:	4770      	bx	lr

08007fa8 <SCSI_UpdateBotData>:
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
  uint16_t len = length;

  if (hmsc == NULL)
 8007fa8:	4684      	mov	ip, r0
 8007faa:	b158      	cbz	r0, 8007fc4 <SCSI_UpdateBotData+0x1c>
  {
    return -1;
  }

  hmsc->bot_data_length = len;
 8007fac:	60c2      	str	r2, [r0, #12]

  while (len != 0U)
 8007fae:	e005      	b.n	8007fbc <SCSI_UpdateBotData+0x14>
  {
    len--;
 8007fb0:	3a01      	subs	r2, #1
 8007fb2:	b292      	uxth	r2, r2
    hmsc->bot_data[len] = pBuff[len];
 8007fb4:	5c88      	ldrb	r0, [r1, r2]
 8007fb6:	eb0c 0302 	add.w	r3, ip, r2
 8007fba:	7418      	strb	r0, [r3, #16]
  while (len != 0U)
 8007fbc:	2a00      	cmp	r2, #0
 8007fbe:	d1f7      	bne.n	8007fb0 <SCSI_UpdateBotData+0x8>
  }

  return 0;
 8007fc0:	2000      	movs	r0, #0
 8007fc2:	4770      	bx	lr
    return -1;
 8007fc4:	f04f 30ff 	mov.w	r0, #4294967295
}
 8007fc8:	4770      	bx	lr
	...

08007fcc <SCSI_ModeSense6>:
{
 8007fcc:	b570      	push	{r4, r5, r6, lr}
 8007fce:	4603      	mov	r3, r0
 8007fd0:	4608      	mov	r0, r1
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fd2:	f8d3 42d4 	ldr.w	r4, [r3, #724]	@ 0x2d4
 8007fd6:	f104 01b0 	add.w	r1, r4, #176	@ 0xb0
 8007fda:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
  if (hmsc == NULL)
 8007fde:	b1dd      	cbz	r5, 8008018 <SCSI_ModeSense6+0x4c>
 8007fe0:	4616      	mov	r6, r2
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8007fe2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	4798      	blx	r3
 8007fec:	b170      	cbz	r0, 800800c <SCSI_ModeSense6+0x40>
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 8007fee:	4a0c      	ldr	r2, [pc, #48]	@ (8008020 <SCSI_ModeSense6+0x54>)
 8007ff0:	7893      	ldrb	r3, [r2, #2]
 8007ff2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007ff6:	7093      	strb	r3, [r2, #2]
  if (params[4] <= len)
 8007ff8:	7932      	ldrb	r2, [r6, #4]
 8007ffa:	2a04      	cmp	r2, #4
 8007ffc:	d900      	bls.n	8008000 <SCSI_ModeSense6+0x34>
  uint16_t len = MODE_SENSE6_LEN;
 8007ffe:	2204      	movs	r2, #4
  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 8008000:	4907      	ldr	r1, [pc, #28]	@ (8008020 <SCSI_ModeSense6+0x54>)
 8008002:	4628      	mov	r0, r5
 8008004:	f7ff ffd0 	bl	8007fa8 <SCSI_UpdateBotData>
  return 0;
 8008008:	2000      	movs	r0, #0
}
 800800a:	bd70      	pop	{r4, r5, r6, pc}
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 800800c:	4a05      	ldr	r2, [pc, #20]	@ (8008024 <SCSI_ModeSense6+0x58>)
 800800e:	7893      	ldrb	r3, [r2, #2]
 8008010:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008014:	7093      	strb	r3, [r2, #2]
 8008016:	e7ef      	b.n	8007ff8 <SCSI_ModeSense6+0x2c>
    return -1;
 8008018:	f04f 30ff 	mov.w	r0, #4294967295
 800801c:	e7f5      	b.n	800800a <SCSI_ModeSense6+0x3e>
 800801e:	bf00      	nop
 8008020:	200000cc 	.word	0x200000cc
 8008024:	200000c4 	.word	0x200000c4

08008028 <SCSI_ModeSense10>:
{
 8008028:	b570      	push	{r4, r5, r6, lr}
 800802a:	4603      	mov	r3, r0
 800802c:	4608      	mov	r0, r1
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800802e:	f8d3 42d4 	ldr.w	r4, [r3, #724]	@ 0x2d4
 8008032:	f104 01b0 	add.w	r1, r4, #176	@ 0xb0
 8008036:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
  if (hmsc == NULL)
 800803a:	b1dd      	cbz	r5, 8008074 <SCSI_ModeSense10+0x4c>
 800803c:	4616      	mov	r6, r2
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800803e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	68db      	ldr	r3, [r3, #12]
 8008046:	4798      	blx	r3
 8008048:	b170      	cbz	r0, 8008068 <SCSI_ModeSense10+0x40>
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 800804a:	4a0c      	ldr	r2, [pc, #48]	@ (800807c <SCSI_ModeSense10+0x54>)
 800804c:	78d3      	ldrb	r3, [r2, #3]
 800804e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008052:	70d3      	strb	r3, [r2, #3]
  if (params[8] <= len)
 8008054:	7a32      	ldrb	r2, [r6, #8]
 8008056:	2a08      	cmp	r2, #8
 8008058:	d900      	bls.n	800805c <SCSI_ModeSense10+0x34>
  uint16_t len = MODE_SENSE10_LEN;
 800805a:	2208      	movs	r2, #8
  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800805c:	4907      	ldr	r1, [pc, #28]	@ (800807c <SCSI_ModeSense10+0x54>)
 800805e:	4628      	mov	r0, r5
 8008060:	f7ff ffa2 	bl	8007fa8 <SCSI_UpdateBotData>
  return 0;
 8008064:	2000      	movs	r0, #0
}
 8008066:	bd70      	pop	{r4, r5, r6, pc}
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 8008068:	4a04      	ldr	r2, [pc, #16]	@ (800807c <SCSI_ModeSense10+0x54>)
 800806a:	78d3      	ldrb	r3, [r2, #3]
 800806c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008070:	70d3      	strb	r3, [r2, #3]
 8008072:	e7ef      	b.n	8008054 <SCSI_ModeSense10+0x2c>
    return -1;
 8008074:	f04f 30ff 	mov.w	r0, #4294967295
 8008078:	e7f5      	b.n	8008066 <SCSI_ModeSense10+0x3e>
 800807a:	bf00      	nop
 800807c:	200000c4 	.word	0x200000c4

08008080 <SCSI_ReceiveDiagnosticResults>:
{
 8008080:	b508      	push	{r3, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008082:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008086:	33b0      	adds	r3, #176	@ 0xb0
 8008088:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 800808c:	78d3      	ldrb	r3, [r2, #3]
 800808e:	7912      	ldrb	r2, [r2, #4]
  if (allocation_length == 0U)
 8008090:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 8008094:	d005      	beq.n	80080a2 <SCSI_ReceiveDiagnosticResults+0x22>
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 8008096:	2a08      	cmp	r2, #8
 8008098:	d900      	bls.n	800809c <SCSI_ReceiveDiagnosticResults+0x1c>
    allocation_length = DIAGNOSTIC_DATA_LEN;
 800809a:	2208      	movs	r2, #8
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 800809c:	4902      	ldr	r1, [pc, #8]	@ (80080a8 <SCSI_ReceiveDiagnosticResults+0x28>)
 800809e:	f7ff ff83 	bl	8007fa8 <SCSI_UpdateBotData>
}
 80080a2:	2000      	movs	r0, #0
 80080a4:	bd08      	pop	{r3, pc}
 80080a6:	bf00      	nop
 80080a8:	200011f0 	.word	0x200011f0

080080ac <SCSI_ReportLuns>:
{
 80080ac:	b508      	push	{r3, lr}
  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080ae:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80080b2:	33b0      	adds	r3, #176	@ 0xb0
 80080b4:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
  if (hmsc == NULL)
 80080b8:	b350      	cbz	r0, 8008110 <SCSI_ReportLuns+0x64>
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 80080ba:	4917      	ldr	r1, [pc, #92]	@ (8008118 <SCSI_ReportLuns+0x6c>)
 80080bc:	2300      	movs	r3, #0
 80080be:	600b      	str	r3, [r1, #0]
 80080c0:	604b      	str	r3, [r1, #4]
 80080c2:	608b      	str	r3, [r1, #8]
 80080c4:	60cb      	str	r3, [r1, #12]
 80080c6:	610b      	str	r3, [r1, #16]
 80080c8:	614b      	str	r3, [r1, #20]
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 80080ca:	6802      	ldr	r2, [r0, #0]
 80080cc:	f102 0c01 	add.w	ip, r2, #1
 80080d0:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 80080d4:	f3cc 5247 	ubfx	r2, ip, #21, #8
 80080d8:	700a      	strb	r2, [r1, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 80080da:	f3cc 3247 	ubfx	r2, ip, #13, #8
 80080de:	704a      	strb	r2, [r1, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 80080e0:	f3cc 1c47 	ubfx	ip, ip, #5, #8
 80080e4:	f881 c002 	strb.w	ip, [r1, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 80080e8:	f881 e003 	strb.w	lr, [r1, #3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 80080ec:	e005      	b.n	80080fa <SCSI_ReportLuns+0x4e>
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 80080ee:	00d9      	lsls	r1, r3, #3
 80080f0:	3109      	adds	r1, #9
 80080f2:	4a09      	ldr	r2, [pc, #36]	@ (8008118 <SCSI_ReportLuns+0x6c>)
 80080f4:	5453      	strb	r3, [r2, r1]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 80080f6:	3301      	adds	r3, #1
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	6801      	ldr	r1, [r0, #0]
 80080fc:	428b      	cmp	r3, r1
 80080fe:	d9f6      	bls.n	80080ee <SCSI_ReportLuns+0x42>
  total_length = lun_list_length + 8U;
 8008100:	f10e 0208 	add.w	r2, lr, #8
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 8008104:	b292      	uxth	r2, r2
 8008106:	4904      	ldr	r1, [pc, #16]	@ (8008118 <SCSI_ReportLuns+0x6c>)
 8008108:	f7ff ff4e 	bl	8007fa8 <SCSI_UpdateBotData>
  return 0;
 800810c:	2000      	movs	r0, #0
}
 800810e:	bd08      	pop	{r3, pc}
    return -1;
 8008110:	f04f 30ff 	mov.w	r0, #4294967295
 8008114:	e7fb      	b.n	800810e <SCSI_ReportLuns+0x62>
 8008116:	bf00      	nop
 8008118:	200011f8 	.word	0x200011f8

0800811c <SCSI_SenseCode>:
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800811c:	f8d0 12d4 	ldr.w	r1, [r0, #724]	@ 0x2d4
 8008120:	31b0      	adds	r1, #176	@ 0xb0
 8008122:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
  if (hmsc == NULL)
 8008126:	b180      	cbz	r0, 800814a <SCSI_SenseCode+0x2e>
  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 8008128:	f890 1261 	ldrb.w	r1, [r0, #609]	@ 0x261
 800812c:	f101 0c48 	add.w	ip, r1, #72	@ 0x48
 8008130:	f800 203c 	strb.w	r2, [r0, ip, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8008134:	eb00 02cc 	add.w	r2, r0, ip, lsl #3
 8008138:	7113      	strb	r3, [r2, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 800813a:	2300      	movs	r3, #0
 800813c:	7153      	strb	r3, [r2, #5]
  hmsc->scsi_sense_tail++;
 800813e:	1c4b      	adds	r3, r1, #1
 8008140:	b2db      	uxtb	r3, r3
 8008142:	f880 3261 	strb.w	r3, [r0, #609]	@ 0x261
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8008146:	2b04      	cmp	r3, #4
 8008148:	d000      	beq.n	800814c <SCSI_SenseCode+0x30>
}
 800814a:	4770      	bx	lr
    hmsc->scsi_sense_tail = 0U;
 800814c:	2300      	movs	r3, #0
 800814e:	f880 3261 	strb.w	r3, [r0, #609]	@ 0x261
 8008152:	e7fa      	b.n	800814a <SCSI_SenseCode+0x2e>

08008154 <SCSI_TestUnitReady>:
{
 8008154:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008156:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800815a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800815e:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8008162:	b37d      	cbz	r5, 80081c4 <SCSI_TestUnitReady+0x70>
 8008164:	4604      	mov	r4, r0
 8008166:	460e      	mov	r6, r1
  if (hmsc->cbw.dDataLength != 0U)
 8008168:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 800816c:	b972      	cbnz	r2, 800818c <SCSI_TestUnitReady+0x38>
  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800816e:	f895 2262 	ldrb.w	r2, [r5, #610]	@ 0x262
 8008172:	2a02      	cmp	r2, #2
 8008174:	d013      	beq.n	800819e <SCSI_TestUnitReady+0x4a>
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8008176:	33b0      	adds	r3, #176	@ 0xb0
 8008178:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	4608      	mov	r0, r1
 8008182:	4798      	blx	r3
 8008184:	b998      	cbnz	r0, 80081ae <SCSI_TestUnitReady+0x5a>
  hmsc->bot_data_length = 0U;
 8008186:	2300      	movs	r3, #0
 8008188:	60eb      	str	r3, [r5, #12]
}
 800818a:	bd70      	pop	{r4, r5, r6, pc}
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800818c:	2320      	movs	r3, #32
 800818e:	2205      	movs	r2, #5
 8008190:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8008194:	f7ff ffc2 	bl	800811c <SCSI_SenseCode>
    return -1;
 8008198:	f04f 30ff 	mov.w	r0, #4294967295
 800819c:	e7f5      	b.n	800818a <SCSI_TestUnitReady+0x36>
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800819e:	233a      	movs	r3, #58	@ 0x3a
 80081a0:	f7ff ffbc 	bl	800811c <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 80081a4:	2305      	movs	r3, #5
 80081a6:	722b      	strb	r3, [r5, #8]
    return -1;
 80081a8:	f04f 30ff 	mov.w	r0, #4294967295
 80081ac:	e7ed      	b.n	800818a <SCSI_TestUnitReady+0x36>
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80081ae:	233a      	movs	r3, #58	@ 0x3a
 80081b0:	2202      	movs	r2, #2
 80081b2:	4631      	mov	r1, r6
 80081b4:	4620      	mov	r0, r4
 80081b6:	f7ff ffb1 	bl	800811c <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 80081ba:	2305      	movs	r3, #5
 80081bc:	722b      	strb	r3, [r5, #8]
    return -1;
 80081be:	f04f 30ff 	mov.w	r0, #4294967295
 80081c2:	e7e2      	b.n	800818a <SCSI_TestUnitReady+0x36>
    return -1;
 80081c4:	f04f 30ff 	mov.w	r0, #4294967295
 80081c8:	e7df      	b.n	800818a <SCSI_TestUnitReady+0x36>

080081ca <SCSI_RequestSense>:
{
 80081ca:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80081cc:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80081d0:	33b0      	adds	r3, #176	@ 0xb0
 80081d2:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  if (hmsc == NULL)
 80081d6:	2c00      	cmp	r4, #0
 80081d8:	d03b      	beq.n	8008252 <SCSI_RequestSense+0x88>
  if (hmsc->cbw.dDataLength == 0U)
 80081da:	f8d4 3218 	ldr.w	r3, [r4, #536]	@ 0x218
 80081de:	b10b      	cbz	r3, 80081e4 <SCSI_RequestSense+0x1a>
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 80081e0:	2300      	movs	r3, #0
 80081e2:	e00d      	b.n	8008200 <SCSI_RequestSense+0x36>
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80081e4:	2320      	movs	r3, #32
 80081e6:	2205      	movs	r2, #5
 80081e8:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 80081ec:	f7ff ff96 	bl	800811c <SCSI_SenseCode>
    return -1;
 80081f0:	f04f 30ff 	mov.w	r0, #4294967295
 80081f4:	e028      	b.n	8008248 <SCSI_RequestSense+0x7e>
    hmsc->bot_data[i] = 0U;
 80081f6:	18e1      	adds	r1, r4, r3
 80081f8:	2000      	movs	r0, #0
 80081fa:	7408      	strb	r0, [r1, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 80081fc:	3301      	adds	r3, #1
 80081fe:	b2db      	uxtb	r3, r3
 8008200:	2b11      	cmp	r3, #17
 8008202:	d9f8      	bls.n	80081f6 <SCSI_RequestSense+0x2c>
  hmsc->bot_data[0] = 0x70U;
 8008204:	2370      	movs	r3, #112	@ 0x70
 8008206:	7423      	strb	r3, [r4, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8008208:	230c      	movs	r3, #12
 800820a:	75e3      	strb	r3, [r4, #23]
  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800820c:	f894 3260 	ldrb.w	r3, [r4, #608]	@ 0x260
 8008210:	f894 1261 	ldrb.w	r1, [r4, #609]	@ 0x261
 8008214:	428b      	cmp	r3, r1
 8008216:	d010      	beq.n	800823a <SCSI_RequestSense+0x70>
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 8008218:	f103 0148 	add.w	r1, r3, #72	@ 0x48
 800821c:	f814 0031 	ldrb.w	r0, [r4, r1, lsl #3]
 8008220:	74a0      	strb	r0, [r4, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8008222:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8008226:	7908      	ldrb	r0, [r1, #4]
 8008228:	7720      	strb	r0, [r4, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800822a:	7949      	ldrb	r1, [r1, #5]
 800822c:	7761      	strb	r1, [r4, #29]
    hmsc->scsi_sense_head++;
 800822e:	3301      	adds	r3, #1
 8008230:	b2db      	uxtb	r3, r3
 8008232:	f884 3260 	strb.w	r3, [r4, #608]	@ 0x260
    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8008236:	2b04      	cmp	r3, #4
 8008238:	d007      	beq.n	800824a <SCSI_RequestSense+0x80>
  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800823a:	2312      	movs	r3, #18
 800823c:	60e3      	str	r3, [r4, #12]
  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800823e:	7913      	ldrb	r3, [r2, #4]
 8008240:	2b12      	cmp	r3, #18
 8008242:	d809      	bhi.n	8008258 <SCSI_RequestSense+0x8e>
    hmsc->bot_data_length = params[4];
 8008244:	60e3      	str	r3, [r4, #12]
  return 0;
 8008246:	2000      	movs	r0, #0
}
 8008248:	bd10      	pop	{r4, pc}
      hmsc->scsi_sense_head = 0U;
 800824a:	2300      	movs	r3, #0
 800824c:	f884 3260 	strb.w	r3, [r4, #608]	@ 0x260
 8008250:	e7f3      	b.n	800823a <SCSI_RequestSense+0x70>
    return -1;
 8008252:	f04f 30ff 	mov.w	r0, #4294967295
 8008256:	e7f7      	b.n	8008248 <SCSI_RequestSense+0x7e>
  return 0;
 8008258:	2000      	movs	r0, #0
 800825a:	e7f5      	b.n	8008248 <SCSI_RequestSense+0x7e>

0800825c <SCSI_Inquiry>:
{
 800825c:	4684      	mov	ip, r0
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800825e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008262:	f103 00b0 	add.w	r0, r3, #176	@ 0xb0
 8008266:	f85c 0020 	ldr.w	r0, [ip, r0, lsl #2]
  if (hmsc == NULL)
 800826a:	2800      	cmp	r0, #0
 800826c:	d040      	beq.n	80082f0 <SCSI_Inquiry+0x94>
{
 800826e:	b510      	push	{r4, lr}
  if (hmsc->cbw.dDataLength == 0U)
 8008270:	f8d0 4218 	ldr.w	r4, [r0, #536]	@ 0x218
 8008274:	b174      	cbz	r4, 8008294 <SCSI_Inquiry+0x38>
  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 8008276:	f892 e001 	ldrb.w	lr, [r2, #1]
 800827a:	f01e 0f01 	tst.w	lr, #1
 800827e:	d023      	beq.n	80082c8 <SCSI_Inquiry+0x6c>
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 8008280:	7893      	ldrb	r3, [r2, #2]
 8008282:	b18b      	cbz	r3, 80082a8 <SCSI_Inquiry+0x4c>
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 8008284:	2b80      	cmp	r3, #128	@ 0x80
 8008286:	d115      	bne.n	80082b4 <SCSI_Inquiry+0x58>
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 8008288:	2208      	movs	r2, #8
 800828a:	491b      	ldr	r1, [pc, #108]	@ (80082f8 <SCSI_Inquiry+0x9c>)
 800828c:	f7ff fe8c 	bl	8007fa8 <SCSI_UpdateBotData>
  return 0;
 8008290:	2000      	movs	r0, #0
 8008292:	e02c      	b.n	80082ee <SCSI_Inquiry+0x92>
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008294:	2320      	movs	r3, #32
 8008296:	2205      	movs	r2, #5
 8008298:	f890 121d 	ldrb.w	r1, [r0, #541]	@ 0x21d
 800829c:	4660      	mov	r0, ip
 800829e:	f7ff ff3d 	bl	800811c <SCSI_SenseCode>
    return -1;
 80082a2:	f04f 30ff 	mov.w	r0, #4294967295
 80082a6:	e022      	b.n	80082ee <SCSI_Inquiry+0x92>
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 80082a8:	2206      	movs	r2, #6
 80082aa:	4914      	ldr	r1, [pc, #80]	@ (80082fc <SCSI_Inquiry+0xa0>)
 80082ac:	f7ff fe7c 	bl	8007fa8 <SCSI_UpdateBotData>
  return 0;
 80082b0:	2000      	movs	r0, #0
 80082b2:	e01c      	b.n	80082ee <SCSI_Inquiry+0x92>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 80082b4:	2324      	movs	r3, #36	@ 0x24
 80082b6:	2205      	movs	r2, #5
 80082b8:	f890 121d 	ldrb.w	r1, [r0, #541]	@ 0x21d
 80082bc:	4660      	mov	r0, ip
 80082be:	f7ff ff2d 	bl	800811c <SCSI_SenseCode>
      return -1;
 80082c2:	f04f 30ff 	mov.w	r0, #4294967295
 80082c6:	e012      	b.n	80082ee <SCSI_Inquiry+0x92>
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 80082c8:	33b0      	adds	r3, #176	@ 0xb0
 80082ca:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
 80082ce:	f8dc 3004 	ldr.w	r3, [ip, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 80082d2:	69db      	ldr	r3, [r3, #28]
 80082d4:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 80082d8:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    len = (uint16_t)pPage[4] + 5U;
 80082dc:	790b      	ldrb	r3, [r1, #4]
 80082de:	3305      	adds	r3, #5
    if (params[4] <= len)
 80082e0:	7912      	ldrb	r2, [r2, #4]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d900      	bls.n	80082e8 <SCSI_Inquiry+0x8c>
    len = (uint16_t)pPage[4] + 5U;
 80082e6:	461a      	mov	r2, r3
    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 80082e8:	f7ff fe5e 	bl	8007fa8 <SCSI_UpdateBotData>
  return 0;
 80082ec:	2000      	movs	r0, #0
}
 80082ee:	bd10      	pop	{r4, pc}
    return -1;
 80082f0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	200000d0 	.word	0x200000d0
 80082fc:	200000d8 	.word	0x200000d8

08008300 <SCSI_StartStopUnit>:
{
 8008300:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008302:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008306:	33b0      	adds	r3, #176	@ 0xb0
 8008308:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  if (hmsc == NULL)
 800830c:	b32c      	cbz	r4, 800835a <SCSI_StartStopUnit+0x5a>
  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 800830e:	f894 3262 	ldrb.w	r3, [r4, #610]	@ 0x262
 8008312:	2b01      	cmp	r3, #1
 8008314:	d00c      	beq.n	8008330 <SCSI_StartStopUnit+0x30>
  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8008316:	7913      	ldrb	r3, [r2, #4]
 8008318:	f003 0303 	and.w	r3, r3, #3
 800831c:	2b01      	cmp	r3, #1
 800831e:	d013      	beq.n	8008348 <SCSI_StartStopUnit+0x48>
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8008320:	2b02      	cmp	r3, #2
 8008322:	d017      	beq.n	8008354 <SCSI_StartStopUnit+0x54>
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8008324:	2b03      	cmp	r3, #3
 8008326:	d112      	bne.n	800834e <SCSI_StartStopUnit+0x4e>
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8008328:	2300      	movs	r3, #0
 800832a:	f884 3262 	strb.w	r3, [r4, #610]	@ 0x262
 800832e:	e00e      	b.n	800834e <SCSI_StartStopUnit+0x4e>
  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8008330:	7913      	ldrb	r3, [r2, #4]
 8008332:	f003 0303 	and.w	r3, r3, #3
 8008336:	2b02      	cmp	r3, #2
 8008338:	d1ed      	bne.n	8008316 <SCSI_StartStopUnit+0x16>
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 800833a:	2324      	movs	r3, #36	@ 0x24
 800833c:	2205      	movs	r2, #5
 800833e:	f7ff feed 	bl	800811c <SCSI_SenseCode>
    return -1;
 8008342:	f04f 30ff 	mov.w	r0, #4294967295
 8008346:	e004      	b.n	8008352 <SCSI_StartStopUnit+0x52>
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8008348:	2300      	movs	r3, #0
 800834a:	f884 3262 	strb.w	r3, [r4, #610]	@ 0x262
  hmsc->bot_data_length = 0U;
 800834e:	2000      	movs	r0, #0
 8008350:	60e0      	str	r0, [r4, #12]
}
 8008352:	bd10      	pop	{r4, pc}
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8008354:	f884 3262 	strb.w	r3, [r4, #610]	@ 0x262
 8008358:	e7f9      	b.n	800834e <SCSI_StartStopUnit+0x4e>
    return -1;
 800835a:	f04f 30ff 	mov.w	r0, #4294967295
 800835e:	e7f8      	b.n	8008352 <SCSI_StartStopUnit+0x52>

08008360 <SCSI_ReadFormatCapacity>:
{
 8008360:	b570      	push	{r4, r5, r6, lr}
 8008362:	b082      	sub	sp, #8
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008364:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008368:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800836c:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8008370:	2c00      	cmp	r4, #0
 8008372:	d03c      	beq.n	80083ee <SCSI_ReadFormatCapacity+0x8e>
 8008374:	4605      	mov	r5, r0
 8008376:	460e      	mov	r6, r1
  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 8008378:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	685b      	ldr	r3, [r3, #4]
 8008380:	f10d 0206 	add.w	r2, sp, #6
 8008384:	4669      	mov	r1, sp
 8008386:	4630      	mov	r0, r6
 8008388:	4798      	blx	r3
  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800838a:	b928      	cbnz	r0, 8008398 <SCSI_ReadFormatCapacity+0x38>
 800838c:	f894 3262 	ldrb.w	r3, [r4, #610]	@ 0x262
 8008390:	2b02      	cmp	r3, #2
 8008392:	d001      	beq.n	8008398 <SCSI_ReadFormatCapacity+0x38>
  for (i = 0U; i < 12U ; i++)
 8008394:	2300      	movs	r3, #0
 8008396:	e00d      	b.n	80083b4 <SCSI_ReadFormatCapacity+0x54>
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8008398:	233a      	movs	r3, #58	@ 0x3a
 800839a:	2202      	movs	r2, #2
 800839c:	4631      	mov	r1, r6
 800839e:	4628      	mov	r0, r5
 80083a0:	f7ff febc 	bl	800811c <SCSI_SenseCode>
    return -1;
 80083a4:	f04f 30ff 	mov.w	r0, #4294967295
 80083a8:	e01f      	b.n	80083ea <SCSI_ReadFormatCapacity+0x8a>
    hmsc->bot_data[i] = 0U;
 80083aa:	18e2      	adds	r2, r4, r3
 80083ac:	2100      	movs	r1, #0
 80083ae:	7411      	strb	r1, [r2, #16]
  for (i = 0U; i < 12U ; i++)
 80083b0:	3301      	adds	r3, #1
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	2b0b      	cmp	r3, #11
 80083b6:	d9f8      	bls.n	80083aa <SCSI_ReadFormatCapacity+0x4a>
  hmsc->bot_data[3] = 0x08U;
 80083b8:	2308      	movs	r3, #8
 80083ba:	74e3      	strb	r3, [r4, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 80083bc:	9a00      	ldr	r2, [sp, #0]
 80083be:	1e53      	subs	r3, r2, #1
 80083c0:	0e19      	lsrs	r1, r3, #24
 80083c2:	7521      	strb	r1, [r4, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 80083c4:	f3c3 4107 	ubfx	r1, r3, #16, #8
 80083c8:	7561      	strb	r1, [r4, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 80083ca:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80083ce:	75a3      	strb	r3, [r4, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 80083d0:	3a01      	subs	r2, #1
 80083d2:	75e2      	strb	r2, [r4, #23]
  hmsc->bot_data[8] = 0x02U;
 80083d4:	2302      	movs	r3, #2
 80083d6:	7623      	strb	r3, [r4, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 80083d8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80083dc:	2200      	movs	r2, #0
 80083de:	7662      	strb	r2, [r4, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 80083e0:	0a1a      	lsrs	r2, r3, #8
 80083e2:	76a2      	strb	r2, [r4, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 80083e4:	76e3      	strb	r3, [r4, #27]
  hmsc->bot_data_length = 12U;
 80083e6:	230c      	movs	r3, #12
 80083e8:	60e3      	str	r3, [r4, #12]
}
 80083ea:	b002      	add	sp, #8
 80083ec:	bd70      	pop	{r4, r5, r6, pc}
    return -1;
 80083ee:	f04f 30ff 	mov.w	r0, #4294967295
 80083f2:	e7fa      	b.n	80083ea <SCSI_ReadFormatCapacity+0x8a>

080083f4 <SCSI_ReadCapacity10>:
{
 80083f4:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80083f6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80083fa:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80083fe:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8008402:	b39c      	cbz	r4, 800846c <SCSI_ReadCapacity10+0x78>
 8008404:	4606      	mov	r6, r0
 8008406:	460d      	mov	r5, r1
  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 8008408:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	3126      	adds	r1, #38	@ 0x26
 8008412:	eb04 1101 	add.w	r1, r4, r1, lsl #4
 8008416:	1d0a      	adds	r2, r1, #4
 8008418:	3108      	adds	r1, #8
 800841a:	4628      	mov	r0, r5
 800841c:	4798      	blx	r3
  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800841e:	b9e0      	cbnz	r0, 800845a <SCSI_ReadCapacity10+0x66>
 8008420:	f894 3262 	ldrb.w	r3, [r4, #610]	@ 0x262
 8008424:	2b02      	cmp	r3, #2
 8008426:	d018      	beq.n	800845a <SCSI_ReadCapacity10+0x66>
  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 8008428:	3526      	adds	r5, #38	@ 0x26
 800842a:	eb04 1505 	add.w	r5, r4, r5, lsl #4
 800842e:	68aa      	ldr	r2, [r5, #8]
 8008430:	1e53      	subs	r3, r2, #1
 8008432:	0e19      	lsrs	r1, r3, #24
 8008434:	7421      	strb	r1, [r4, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 8008436:	f3c3 4107 	ubfx	r1, r3, #16, #8
 800843a:	7461      	strb	r1, [r4, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 800843c:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8008440:	74a3      	strb	r3, [r4, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 8008442:	3a01      	subs	r2, #1
 8008444:	74e2      	strb	r2, [r4, #19]
  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 8008446:	88ab      	ldrh	r3, [r5, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	7522      	strb	r2, [r4, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 800844c:	7562      	strb	r2, [r4, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 800844e:	0a1a      	lsrs	r2, r3, #8
 8008450:	75a2      	strb	r2, [r4, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 8008452:	75e3      	strb	r3, [r4, #23]
  hmsc->bot_data_length = 8U;
 8008454:	2308      	movs	r3, #8
 8008456:	60e3      	str	r3, [r4, #12]
}
 8008458:	bd70      	pop	{r4, r5, r6, pc}
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800845a:	233a      	movs	r3, #58	@ 0x3a
 800845c:	2202      	movs	r2, #2
 800845e:	4629      	mov	r1, r5
 8008460:	4630      	mov	r0, r6
 8008462:	f7ff fe5b 	bl	800811c <SCSI_SenseCode>
    return -1;
 8008466:	f04f 30ff 	mov.w	r0, #4294967295
 800846a:	e7f5      	b.n	8008458 <SCSI_ReadCapacity10+0x64>
    return -1;
 800846c:	f04f 30ff 	mov.w	r0, #4294967295
 8008470:	e7f2      	b.n	8008458 <SCSI_ReadCapacity10+0x64>

08008472 <SCSI_ReadCapacity16>:
{
 8008472:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008474:	4617      	mov	r7, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008476:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800847a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800847e:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8008482:	2c00      	cmp	r4, #0
 8008484:	d051      	beq.n	800852a <SCSI_ReadCapacity16+0xb8>
 8008486:	4605      	mov	r5, r0
 8008488:	460e      	mov	r6, r1
  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 800848a:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	3126      	adds	r1, #38	@ 0x26
 8008494:	eb04 1101 	add.w	r1, r4, r1, lsl #4
 8008498:	1d0a      	adds	r2, r1, #4
 800849a:	3108      	adds	r1, #8
 800849c:	4630      	mov	r0, r6
 800849e:	4798      	blx	r3
  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80084a0:	4684      	mov	ip, r0
 80084a2:	b980      	cbnz	r0, 80084c6 <SCSI_ReadCapacity16+0x54>
 80084a4:	f894 3262 	ldrb.w	r3, [r4, #610]	@ 0x262
 80084a8:	2b02      	cmp	r3, #2
 80084aa:	d00c      	beq.n	80084c6 <SCSI_ReadCapacity16+0x54>
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80084ac:	7abb      	ldrb	r3, [r7, #10]
                          ((uint32_t)params[11] << 16) |
 80084ae:	7afd      	ldrb	r5, [r7, #11]
 80084b0:	042d      	lsls	r5, r5, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80084b2:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
                          ((uint32_t)params[12] <<  8) |
 80084b6:	7b3b      	ldrb	r3, [r7, #12]
                          ((uint32_t)params[11] << 16) |
 80084b8:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
                          (uint32_t)params[13];
 80084bc:	7b7b      	ldrb	r3, [r7, #13]
                          ((uint32_t)params[12] <<  8) |
 80084be:	431d      	orrs	r5, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80084c0:	60e5      	str	r5, [r4, #12]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 80084c2:	2300      	movs	r3, #0
 80084c4:	e00c      	b.n	80084e0 <SCSI_ReadCapacity16+0x6e>
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80084c6:	233a      	movs	r3, #58	@ 0x3a
 80084c8:	2202      	movs	r2, #2
 80084ca:	4631      	mov	r1, r6
 80084cc:	4628      	mov	r0, r5
 80084ce:	f7ff fe25 	bl	800811c <SCSI_SenseCode>
    return -1;
 80084d2:	f04f 3cff 	mov.w	ip, #4294967295
 80084d6:	e026      	b.n	8008526 <SCSI_ReadCapacity16+0xb4>
    hmsc->bot_data[idx] = 0U;
 80084d8:	18e2      	adds	r2, r4, r3
 80084da:	2100      	movs	r1, #0
 80084dc:	7411      	strb	r1, [r2, #16]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 80084de:	3301      	adds	r3, #1
 80084e0:	429d      	cmp	r5, r3
 80084e2:	d8f9      	bhi.n	80084d8 <SCSI_ReadCapacity16+0x66>
  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 80084e4:	3626      	adds	r6, #38	@ 0x26
 80084e6:	eb04 1606 	add.w	r6, r4, r6, lsl #4
 80084ea:	68b2      	ldr	r2, [r6, #8]
 80084ec:	1e53      	subs	r3, r2, #1
 80084ee:	0e19      	lsrs	r1, r3, #24
 80084f0:	7521      	strb	r1, [r4, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 80084f2:	f3c3 4107 	ubfx	r1, r3, #16, #8
 80084f6:	7561      	strb	r1, [r4, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 80084f8:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80084fc:	75a3      	strb	r3, [r4, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 80084fe:	3a01      	subs	r2, #1
 8008500:	75e2      	strb	r2, [r4, #23]
  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 8008502:	88b3      	ldrh	r3, [r6, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	7622      	strb	r2, [r4, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 8008508:	7662      	strb	r2, [r4, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 800850a:	0a1a      	lsrs	r2, r3, #8
 800850c:	76a2      	strb	r2, [r4, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 800850e:	76e3      	strb	r3, [r4, #27]
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8008510:	7aba      	ldrb	r2, [r7, #10]
                          ((uint32_t)params[11] << 16) |
 8008512:	7afb      	ldrb	r3, [r7, #11]
 8008514:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8008516:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                          ((uint32_t)params[12] <<  8) |
 800851a:	7b3a      	ldrb	r2, [r7, #12]
                          ((uint32_t)params[11] << 16) |
 800851c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                          (uint32_t)params[13];
 8008520:	7b7a      	ldrb	r2, [r7, #13]
                          ((uint32_t)params[12] <<  8) |
 8008522:	4313      	orrs	r3, r2
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8008524:	60e3      	str	r3, [r4, #12]
}
 8008526:	4660      	mov	r0, ip
 8008528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return -1;
 800852a:	f04f 3cff 	mov.w	ip, #4294967295
 800852e:	e7fa      	b.n	8008526 <SCSI_ReadCapacity16+0xb4>

08008530 <SCSI_CheckAddressRange>:
{
 8008530:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008532:	f8d0 42d4 	ldr.w	r4, [r0, #724]	@ 0x2d4
 8008536:	34b0      	adds	r4, #176	@ 0xb0
 8008538:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
  if (hmsc == NULL)
 800853c:	b184      	cbz	r4, 8008560 <SCSI_CheckAddressRange+0x30>
  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 800853e:	441a      	add	r2, r3
 8008540:	f101 0326 	add.w	r3, r1, #38	@ 0x26
 8008544:	eb04 1403 	add.w	r4, r4, r3, lsl #4
 8008548:	68a3      	ldr	r3, [r4, #8]
 800854a:	429a      	cmp	r2, r3
 800854c:	d801      	bhi.n	8008552 <SCSI_CheckAddressRange+0x22>
  return 0;
 800854e:	2000      	movs	r0, #0
}
 8008550:	bd10      	pop	{r4, pc}
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 8008552:	2321      	movs	r3, #33	@ 0x21
 8008554:	2205      	movs	r2, #5
 8008556:	f7ff fde1 	bl	800811c <SCSI_SenseCode>
    return -1;
 800855a:	f04f 30ff 	mov.w	r0, #4294967295
 800855e:	e7f7      	b.n	8008550 <SCSI_CheckAddressRange+0x20>
    return -1;
 8008560:	f04f 30ff 	mov.w	r0, #4294967295
 8008564:	e7f4      	b.n	8008550 <SCSI_CheckAddressRange+0x20>
	...

08008568 <SCSI_ProcessRead>:
{
 8008568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800856c:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 8008570:	f102 03b0 	add.w	r3, r2, #176	@ 0xb0
 8008574:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8008578:	2d00      	cmp	r5, #0
 800857a:	d050      	beq.n	800861e <SCSI_ProcessRead+0xb6>
 800857c:	4607      	mov	r7, r0
 800857e:	460c      	mov	r4, r1
  len = p_scsi_blk->len * p_scsi_blk->size;
 8008580:	eb05 1101 	add.w	r1, r5, r1, lsl #4
 8008584:	f8d1 6270 	ldr.w	r6, [r1, #624]	@ 0x270
 8008588:	f104 0326 	add.w	r3, r4, #38	@ 0x26
 800858c:	eb05 1303 	add.w	r3, r5, r3, lsl #4
 8008590:	889b      	ldrh	r3, [r3, #4]
 8008592:	fb03 f606 	mul.w	r6, r3, r6
  len = MIN(len, MSC_MEDIA_PACKET);
 8008596:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800859a:	bf28      	it	cs
 800859c:	f44f 7600 	movcs.w	r6, #512	@ 0x200
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 80085a0:	32b0      	adds	r2, #176	@ 0xb0
 80085a2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80085a6:	6852      	ldr	r2, [r2, #4]
 80085a8:	f8d2 9010 	ldr.w	r9, [r2, #16]
 80085ac:	f105 0810 	add.w	r8, r5, #16
                                                                    (len / p_scsi_blk->size)) < 0)
 80085b0:	fbb6 f3f3 	udiv	r3, r6, r3
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	f8d1 226c 	ldr.w	r2, [r1, #620]	@ 0x26c
 80085ba:	4641      	mov	r1, r8
 80085bc:	4620      	mov	r0, r4
 80085be:	47c8      	blx	r9
 80085c0:	2800      	cmp	r0, #0
 80085c2:	db23      	blt.n	800860c <SCSI_ProcessRead+0xa4>
  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 80085c4:	4633      	mov	r3, r6
 80085c6:	4642      	mov	r2, r8
 80085c8:	4917      	ldr	r1, [pc, #92]	@ (8008628 <SCSI_ProcessRead+0xc0>)
 80085ca:	7809      	ldrb	r1, [r1, #0]
 80085cc:	4638      	mov	r0, r7
 80085ce:	f7fe fb0d 	bl	8006bec <USBD_LL_Transmit>
  p_scsi_blk->addr += (len / p_scsi_blk->size);
 80085d2:	eb05 1204 	add.w	r2, r5, r4, lsl #4
 80085d6:	f8d2 326c 	ldr.w	r3, [r2, #620]	@ 0x26c
 80085da:	3426      	adds	r4, #38	@ 0x26
 80085dc:	eb05 1404 	add.w	r4, r5, r4, lsl #4
 80085e0:	88a1      	ldrh	r1, [r4, #4]
 80085e2:	fbb6 f1f1 	udiv	r1, r6, r1
 80085e6:	440b      	add	r3, r1
 80085e8:	f8c2 326c 	str.w	r3, [r2, #620]	@ 0x26c
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 80085ec:	f8d2 3270 	ldr.w	r3, [r2, #624]	@ 0x270
 80085f0:	1a5b      	subs	r3, r3, r1
 80085f2:	f8c2 3270 	str.w	r3, [r2, #624]	@ 0x270
  hmsc->csw.dDataResidue -= len;
 80085f6:	f8d5 2238 	ldr.w	r2, [r5, #568]	@ 0x238
 80085fa:	1b92      	subs	r2, r2, r6
 80085fc:	f8c5 2238 	str.w	r2, [r5, #568]	@ 0x238
  if (p_scsi_blk->len == 0U)
 8008600:	b983      	cbnz	r3, 8008624 <SCSI_ProcessRead+0xbc>
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 8008602:	2303      	movs	r3, #3
 8008604:	722b      	strb	r3, [r5, #8]
  return 0;
 8008606:	2000      	movs	r0, #0
}
 8008608:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800860c:	2311      	movs	r3, #17
 800860e:	2204      	movs	r2, #4
 8008610:	4621      	mov	r1, r4
 8008612:	4638      	mov	r0, r7
 8008614:	f7ff fd82 	bl	800811c <SCSI_SenseCode>
    return -1;
 8008618:	f04f 30ff 	mov.w	r0, #4294967295
 800861c:	e7f4      	b.n	8008608 <SCSI_ProcessRead+0xa0>
    return -1;
 800861e:	f04f 30ff 	mov.w	r0, #4294967295
 8008622:	e7f1      	b.n	8008608 <SCSI_ProcessRead+0xa0>
  return 0;
 8008624:	2000      	movs	r0, #0
 8008626:	e7ef      	b.n	8008608 <SCSI_ProcessRead+0xa0>
 8008628:	2000005d 	.word	0x2000005d

0800862c <SCSI_Read10>:
{
 800862c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800862e:	4617      	mov	r7, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008630:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008634:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8008638:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 800863c:	2c00      	cmp	r4, #0
 800863e:	d06a      	beq.n	8008716 <SCSI_Read10+0xea>
 8008640:	4605      	mov	r5, r0
 8008642:	460e      	mov	r6, r1
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8008644:	7a22      	ldrb	r2, [r4, #8]
 8008646:	2a00      	cmp	r2, #0
 8008648:	d13b      	bne.n	80086c2 <SCSI_Read10+0x96>
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800864a:	f994 221c 	ldrsb.w	r2, [r4, #540]	@ 0x21c
 800864e:	2a00      	cmp	r2, #0
 8008650:	da3f      	bge.n	80086d2 <SCSI_Read10+0xa6>
    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8008652:	f894 2262 	ldrb.w	r2, [r4, #610]	@ 0x262
 8008656:	2a02      	cmp	r2, #2
 8008658:	d044      	beq.n	80086e4 <SCSI_Read10+0xb8>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800865a:	33b0      	adds	r3, #176	@ 0xb0
 800865c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	4608      	mov	r0, r1
 8008666:	4798      	blx	r3
 8008668:	2800      	cmp	r0, #0
 800866a:	d141      	bne.n	80086f0 <SCSI_Read10+0xc4>
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800866c:	78ba      	ldrb	r2, [r7, #2]
                       ((uint32_t)params[3] << 16) |
 800866e:	78fb      	ldrb	r3, [r7, #3]
 8008670:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8008672:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                       ((uint32_t)params[4] <<  8) |
 8008676:	793a      	ldrb	r2, [r7, #4]
                       ((uint32_t)params[3] << 16) |
 8008678:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                       (uint32_t)params[5];
 800867c:	797a      	ldrb	r2, [r7, #5]
                       ((uint32_t)params[4] <<  8) |
 800867e:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8008680:	eb04 1106 	add.w	r1, r4, r6, lsl #4
 8008684:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 8008688:	79f8      	ldrb	r0, [r7, #7]
 800868a:	7a3b      	ldrb	r3, [r7, #8]
 800868c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8008690:	f8c1 3270 	str.w	r3, [r1, #624]	@ 0x270
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8008694:	4631      	mov	r1, r6
 8008696:	4628      	mov	r0, r5
 8008698:	f7ff ff4a 	bl	8008530 <SCSI_CheckAddressRange>
 800869c:	2800      	cmp	r0, #0
 800869e:	db3d      	blt.n	800871c <SCSI_Read10+0xf0>
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 80086a0:	f8d4 1218 	ldr.w	r1, [r4, #536]	@ 0x218
 80086a4:	eb04 1306 	add.w	r3, r4, r6, lsl #4
 80086a8:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80086ac:	f106 0226 	add.w	r2, r6, #38	@ 0x26
 80086b0:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 80086b4:	8892      	ldrh	r2, [r2, #4]
 80086b6:	fb02 f303 	mul.w	r3, r2, r3
 80086ba:	4299      	cmp	r1, r3
 80086bc:	d121      	bne.n	8008702 <SCSI_Read10+0xd6>
    hmsc->bot_state = USBD_BOT_DATA_IN;
 80086be:	2302      	movs	r3, #2
 80086c0:	7223      	strb	r3, [r4, #8]
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 80086c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80086c6:	60e3      	str	r3, [r4, #12]
  return SCSI_ProcessRead(pdev, lun);
 80086c8:	4631      	mov	r1, r6
 80086ca:	4628      	mov	r0, r5
 80086cc:	f7ff ff4c 	bl	8008568 <SCSI_ProcessRead>
}
 80086d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80086d2:	2320      	movs	r3, #32
 80086d4:	2205      	movs	r2, #5
 80086d6:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 80086da:	f7ff fd1f 	bl	800811c <SCSI_SenseCode>
      return -1;
 80086de:	f04f 30ff 	mov.w	r0, #4294967295
 80086e2:	e7f5      	b.n	80086d0 <SCSI_Read10+0xa4>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80086e4:	233a      	movs	r3, #58	@ 0x3a
 80086e6:	f7ff fd19 	bl	800811c <SCSI_SenseCode>
      return -1;
 80086ea:	f04f 30ff 	mov.w	r0, #4294967295
 80086ee:	e7ef      	b.n	80086d0 <SCSI_Read10+0xa4>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80086f0:	233a      	movs	r3, #58	@ 0x3a
 80086f2:	2202      	movs	r2, #2
 80086f4:	4631      	mov	r1, r6
 80086f6:	4628      	mov	r0, r5
 80086f8:	f7ff fd10 	bl	800811c <SCSI_SenseCode>
      return -1;
 80086fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008700:	e7e6      	b.n	80086d0 <SCSI_Read10+0xa4>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008702:	2320      	movs	r3, #32
 8008704:	2205      	movs	r2, #5
 8008706:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 800870a:	4628      	mov	r0, r5
 800870c:	f7ff fd06 	bl	800811c <SCSI_SenseCode>
      return -1;
 8008710:	f04f 30ff 	mov.w	r0, #4294967295
 8008714:	e7dc      	b.n	80086d0 <SCSI_Read10+0xa4>
    return -1;
 8008716:	f04f 30ff 	mov.w	r0, #4294967295
 800871a:	e7d9      	b.n	80086d0 <SCSI_Read10+0xa4>
      return -1; /* error */
 800871c:	f04f 30ff 	mov.w	r0, #4294967295
 8008720:	e7d6      	b.n	80086d0 <SCSI_Read10+0xa4>

08008722 <SCSI_Read12>:
{
 8008722:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008724:	4615      	mov	r5, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008726:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800872a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800872e:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8008732:	2c00      	cmp	r4, #0
 8008734:	d070      	beq.n	8008818 <SCSI_Read12+0xf6>
 8008736:	4606      	mov	r6, r0
 8008738:	460f      	mov	r7, r1
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800873a:	7a22      	ldrb	r2, [r4, #8]
 800873c:	2a00      	cmp	r2, #0
 800873e:	d141      	bne.n	80087c4 <SCSI_Read12+0xa2>
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8008740:	f994 221c 	ldrsb.w	r2, [r4, #540]	@ 0x21c
 8008744:	2a00      	cmp	r2, #0
 8008746:	da45      	bge.n	80087d4 <SCSI_Read12+0xb2>
    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8008748:	f894 2262 	ldrb.w	r2, [r4, #610]	@ 0x262
 800874c:	2a02      	cmp	r2, #2
 800874e:	d04a      	beq.n	80087e6 <SCSI_Read12+0xc4>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8008750:	33b0      	adds	r3, #176	@ 0xb0
 8008752:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	689b      	ldr	r3, [r3, #8]
 800875a:	4608      	mov	r0, r1
 800875c:	4798      	blx	r3
 800875e:	2800      	cmp	r0, #0
 8008760:	d147      	bne.n	80087f2 <SCSI_Read12+0xd0>
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8008762:	78ab      	ldrb	r3, [r5, #2]
                       ((uint32_t)params[3] << 16) |
 8008764:	78ea      	ldrb	r2, [r5, #3]
 8008766:	0412      	lsls	r2, r2, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8008768:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
                       ((uint32_t)params[4] <<  8) |
 800876c:	792b      	ldrb	r3, [r5, #4]
                       ((uint32_t)params[3] << 16) |
 800876e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
                       (uint32_t)params[5];
 8008772:	796b      	ldrb	r3, [r5, #5]
                       ((uint32_t)params[4] <<  8) |
 8008774:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8008776:	eb04 1107 	add.w	r1, r4, r7, lsl #4
 800877a:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800877e:	79a8      	ldrb	r0, [r5, #6]
                      ((uint32_t)params[7] << 16) |
 8008780:	79eb      	ldrb	r3, [r5, #7]
 8008782:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8008784:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
                      ((uint32_t)params[8] << 8) |
 8008788:	7a28      	ldrb	r0, [r5, #8]
                      ((uint32_t)params[7] << 16) |
 800878a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                      (uint32_t)params[9];
 800878e:	7a68      	ldrb	r0, [r5, #9]
                      ((uint32_t)params[8] << 8) |
 8008790:	4303      	orrs	r3, r0
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8008792:	f8c1 3270 	str.w	r3, [r1, #624]	@ 0x270
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8008796:	4639      	mov	r1, r7
 8008798:	4630      	mov	r0, r6
 800879a:	f7ff fec9 	bl	8008530 <SCSI_CheckAddressRange>
 800879e:	2800      	cmp	r0, #0
 80087a0:	db3d      	blt.n	800881e <SCSI_Read12+0xfc>
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 80087a2:	f8d4 1218 	ldr.w	r1, [r4, #536]	@ 0x218
 80087a6:	eb04 1307 	add.w	r3, r4, r7, lsl #4
 80087aa:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80087ae:	f107 0226 	add.w	r2, r7, #38	@ 0x26
 80087b2:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 80087b6:	8892      	ldrh	r2, [r2, #4]
 80087b8:	fb02 f303 	mul.w	r3, r2, r3
 80087bc:	4299      	cmp	r1, r3
 80087be:	d121      	bne.n	8008804 <SCSI_Read12+0xe2>
    hmsc->bot_state = USBD_BOT_DATA_IN;
 80087c0:	2302      	movs	r3, #2
 80087c2:	7223      	strb	r3, [r4, #8]
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 80087c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80087c8:	60e3      	str	r3, [r4, #12]
  return SCSI_ProcessRead(pdev, lun);
 80087ca:	4639      	mov	r1, r7
 80087cc:	4630      	mov	r0, r6
 80087ce:	f7ff fecb 	bl	8008568 <SCSI_ProcessRead>
}
 80087d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80087d4:	2320      	movs	r3, #32
 80087d6:	2205      	movs	r2, #5
 80087d8:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 80087dc:	f7ff fc9e 	bl	800811c <SCSI_SenseCode>
      return -1;
 80087e0:	f04f 30ff 	mov.w	r0, #4294967295
 80087e4:	e7f5      	b.n	80087d2 <SCSI_Read12+0xb0>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80087e6:	233a      	movs	r3, #58	@ 0x3a
 80087e8:	f7ff fc98 	bl	800811c <SCSI_SenseCode>
      return -1;
 80087ec:	f04f 30ff 	mov.w	r0, #4294967295
 80087f0:	e7ef      	b.n	80087d2 <SCSI_Read12+0xb0>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80087f2:	233a      	movs	r3, #58	@ 0x3a
 80087f4:	2202      	movs	r2, #2
 80087f6:	4639      	mov	r1, r7
 80087f8:	4630      	mov	r0, r6
 80087fa:	f7ff fc8f 	bl	800811c <SCSI_SenseCode>
      return -1;
 80087fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008802:	e7e6      	b.n	80087d2 <SCSI_Read12+0xb0>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008804:	2320      	movs	r3, #32
 8008806:	2205      	movs	r2, #5
 8008808:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 800880c:	4630      	mov	r0, r6
 800880e:	f7ff fc85 	bl	800811c <SCSI_SenseCode>
      return -1;
 8008812:	f04f 30ff 	mov.w	r0, #4294967295
 8008816:	e7dc      	b.n	80087d2 <SCSI_Read12+0xb0>
    return -1;
 8008818:	f04f 30ff 	mov.w	r0, #4294967295
 800881c:	e7d9      	b.n	80087d2 <SCSI_Read12+0xb0>
      return -1; /* error */
 800881e:	f04f 30ff 	mov.w	r0, #4294967295
 8008822:	e7d6      	b.n	80087d2 <SCSI_Read12+0xb0>

08008824 <SCSI_ProcessWrite>:
{
 8008824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008828:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 800882c:	f102 03b0 	add.w	r3, r2, #176	@ 0xb0
 8008830:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8008834:	2d00      	cmp	r5, #0
 8008836:	d05a      	beq.n	80088ee <SCSI_ProcessWrite+0xca>
 8008838:	4607      	mov	r7, r0
 800883a:	460c      	mov	r4, r1
  len = p_scsi_blk->len * p_scsi_blk->size;
 800883c:	eb05 1101 	add.w	r1, r5, r1, lsl #4
 8008840:	f8d1 6270 	ldr.w	r6, [r1, #624]	@ 0x270
 8008844:	f104 0326 	add.w	r3, r4, #38	@ 0x26
 8008848:	eb05 1303 	add.w	r3, r5, r3, lsl #4
 800884c:	889b      	ldrh	r3, [r3, #4]
 800884e:	fb03 f606 	mul.w	r6, r3, r6
  len = MIN(len, MSC_MEDIA_PACKET);
 8008852:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8008856:	bf28      	it	cs
 8008858:	f44f 7600 	movcs.w	r6, #512	@ 0x200
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 800885c:	32b0      	adds	r2, #176	@ 0xb0
 800885e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008862:	6852      	ldr	r2, [r2, #4]
 8008864:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8008868:	f105 0810 	add.w	r8, r5, #16
                                                                     (len / p_scsi_blk->size)) < 0)
 800886c:	fbb6 f3f3 	udiv	r3, r6, r3
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 8008870:	b29b      	uxth	r3, r3
 8008872:	f8d1 226c 	ldr.w	r2, [r1, #620]	@ 0x26c
 8008876:	4641      	mov	r1, r8
 8008878:	4620      	mov	r0, r4
 800887a:	47c8      	blx	r9
 800887c:	2800      	cmp	r0, #0
 800887e:	db1e      	blt.n	80088be <SCSI_ProcessWrite+0x9a>
  p_scsi_blk->addr += (len / p_scsi_blk->size);
 8008880:	eb05 1104 	add.w	r1, r5, r4, lsl #4
 8008884:	f8d1 226c 	ldr.w	r2, [r1, #620]	@ 0x26c
 8008888:	3426      	adds	r4, #38	@ 0x26
 800888a:	eb05 1404 	add.w	r4, r5, r4, lsl #4
 800888e:	88a3      	ldrh	r3, [r4, #4]
 8008890:	fbb6 f0f3 	udiv	r0, r6, r3
 8008894:	4402      	add	r2, r0
 8008896:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 800889a:	f8d1 2270 	ldr.w	r2, [r1, #624]	@ 0x270
 800889e:	1a12      	subs	r2, r2, r0
 80088a0:	f8c1 2270 	str.w	r2, [r1, #624]	@ 0x270
  hmsc->csw.dDataResidue -= len;
 80088a4:	f8d5 1238 	ldr.w	r1, [r5, #568]	@ 0x238
 80088a8:	1b89      	subs	r1, r1, r6
 80088aa:	f8c5 1238 	str.w	r1, [r5, #568]	@ 0x238
  if (p_scsi_blk->len == 0U)
 80088ae:	b97a      	cbnz	r2, 80088d0 <SCSI_ProcessWrite+0xac>
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80088b0:	2100      	movs	r1, #0
 80088b2:	4638      	mov	r0, r7
 80088b4:	f7ff fa7e 	bl	8007db4 <MSC_BOT_SendCSW>
  return 0;
 80088b8:	2000      	movs	r0, #0
}
 80088ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 80088be:	2303      	movs	r3, #3
 80088c0:	2204      	movs	r2, #4
 80088c2:	4621      	mov	r1, r4
 80088c4:	4638      	mov	r0, r7
 80088c6:	f7ff fc29 	bl	800811c <SCSI_SenseCode>
    return -1;
 80088ca:	f04f 30ff 	mov.w	r0, #4294967295
 80088ce:	e7f4      	b.n	80088ba <SCSI_ProcessWrite+0x96>
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 80088d0:	fb02 f303 	mul.w	r3, r2, r3
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80088d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088d8:	bf28      	it	cs
 80088da:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80088de:	4642      	mov	r2, r8
 80088e0:	4904      	ldr	r1, [pc, #16]	@ (80088f4 <SCSI_ProcessWrite+0xd0>)
 80088e2:	7809      	ldrb	r1, [r1, #0]
 80088e4:	4638      	mov	r0, r7
 80088e6:	f7fe f989 	bl	8006bfc <USBD_LL_PrepareReceive>
  return 0;
 80088ea:	2000      	movs	r0, #0
 80088ec:	e7e5      	b.n	80088ba <SCSI_ProcessWrite+0x96>
    return -1;
 80088ee:	f04f 30ff 	mov.w	r0, #4294967295
 80088f2:	e7e2      	b.n	80088ba <SCSI_ProcessWrite+0x96>
 80088f4:	2000005c 	.word	0x2000005c

080088f8 <SCSI_Write10>:
{
 80088f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088fc:	4617      	mov	r7, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80088fe:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008902:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8008906:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
  if (hmsc == NULL)
 800890a:	2d00      	cmp	r5, #0
 800890c:	f000 808e 	beq.w	8008a2c <SCSI_Write10+0x134>
 8008910:	4606      	mov	r6, r0
 8008912:	460c      	mov	r4, r1
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8008914:	7a2a      	ldrb	r2, [r5, #8]
 8008916:	2a00      	cmp	r2, #0
 8008918:	f040 8084 	bne.w	8008a24 <SCSI_Write10+0x12c>
    if (hmsc->cbw.dDataLength == 0U)
 800891c:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 8008920:	2a00      	cmp	r2, #0
 8008922:	d051      	beq.n	80089c8 <SCSI_Write10+0xd0>
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8008924:	f995 221c 	ldrsb.w	r2, [r5, #540]	@ 0x21c
 8008928:	2a00      	cmp	r2, #0
 800892a:	db56      	blt.n	80089da <SCSI_Write10+0xe2>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800892c:	33b0      	adds	r3, #176	@ 0xb0
 800892e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	4608      	mov	r0, r1
 8008938:	4798      	blx	r3
 800893a:	2800      	cmp	r0, #0
 800893c:	d156      	bne.n	80089ec <SCSI_Write10+0xf4>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800893e:	f8d6 32d4 	ldr.w	r3, [r6, #724]	@ 0x2d4
 8008942:	33b0      	adds	r3, #176	@ 0xb0
 8008944:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	68db      	ldr	r3, [r3, #12]
 800894c:	4620      	mov	r0, r4
 800894e:	4798      	blx	r3
 8008950:	4680      	mov	r8, r0
 8008952:	2800      	cmp	r0, #0
 8008954:	d153      	bne.n	80089fe <SCSI_Write10+0x106>
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8008956:	78ba      	ldrb	r2, [r7, #2]
                       ((uint32_t)params[3] << 16) |
 8008958:	78fb      	ldrb	r3, [r7, #3]
 800895a:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800895c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                       ((uint32_t)params[4] << 8) |
 8008960:	793a      	ldrb	r2, [r7, #4]
                       ((uint32_t)params[3] << 16) |
 8008962:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                       (uint32_t)params[5];
 8008966:	797a      	ldrb	r2, [r7, #5]
                       ((uint32_t)params[4] << 8) |
 8008968:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800896a:	eb05 1104 	add.w	r1, r5, r4, lsl #4
 800896e:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8008972:	79f8      	ldrb	r0, [r7, #7]
                      (uint32_t)params[8];
 8008974:	7a3b      	ldrb	r3, [r7, #8]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8008976:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800897a:	f8c1 3270 	str.w	r3, [r1, #624]	@ 0x270
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800897e:	4621      	mov	r1, r4
 8008980:	4630      	mov	r0, r6
 8008982:	f7ff fdd5 	bl	8008530 <SCSI_CheckAddressRange>
 8008986:	2800      	cmp	r0, #0
 8008988:	db53      	blt.n	8008a32 <SCSI_Write10+0x13a>
    len = p_scsi_blk->len * p_scsi_blk->size;
 800898a:	eb05 1304 	add.w	r3, r5, r4, lsl #4
 800898e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8008992:	3426      	adds	r4, #38	@ 0x26
 8008994:	eb05 1404 	add.w	r4, r5, r4, lsl #4
 8008998:	88a2      	ldrh	r2, [r4, #4]
 800899a:	fb02 f303 	mul.w	r3, r2, r3
    if (hmsc->cbw.dDataLength != len)
 800899e:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d134      	bne.n	8008a10 <SCSI_Write10+0x118>
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 80089a6:	2201      	movs	r2, #1
 80089a8:	722a      	strb	r2, [r5, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80089aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089ae:	bf28      	it	cs
 80089b0:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80089b4:	f105 0210 	add.w	r2, r5, #16
 80089b8:	491f      	ldr	r1, [pc, #124]	@ (8008a38 <SCSI_Write10+0x140>)
 80089ba:	7809      	ldrb	r1, [r1, #0]
 80089bc:	4630      	mov	r0, r6
 80089be:	f7fe f91d 	bl	8006bfc <USBD_LL_PrepareReceive>
}
 80089c2:	4640      	mov	r0, r8
 80089c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80089c8:	2320      	movs	r3, #32
 80089ca:	2205      	movs	r2, #5
 80089cc:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 80089d0:	f7ff fba4 	bl	800811c <SCSI_SenseCode>
      return -1;
 80089d4:	f04f 38ff 	mov.w	r8, #4294967295
 80089d8:	e7f3      	b.n	80089c2 <SCSI_Write10+0xca>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80089da:	2320      	movs	r3, #32
 80089dc:	2205      	movs	r2, #5
 80089de:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 80089e2:	f7ff fb9b 	bl	800811c <SCSI_SenseCode>
      return -1;
 80089e6:	f04f 38ff 	mov.w	r8, #4294967295
 80089ea:	e7ea      	b.n	80089c2 <SCSI_Write10+0xca>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80089ec:	233a      	movs	r3, #58	@ 0x3a
 80089ee:	2202      	movs	r2, #2
 80089f0:	4621      	mov	r1, r4
 80089f2:	4630      	mov	r0, r6
 80089f4:	f7ff fb92 	bl	800811c <SCSI_SenseCode>
      return -1;
 80089f8:	f04f 38ff 	mov.w	r8, #4294967295
 80089fc:	e7e1      	b.n	80089c2 <SCSI_Write10+0xca>
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 80089fe:	2327      	movs	r3, #39	@ 0x27
 8008a00:	2202      	movs	r2, #2
 8008a02:	4621      	mov	r1, r4
 8008a04:	4630      	mov	r0, r6
 8008a06:	f7ff fb89 	bl	800811c <SCSI_SenseCode>
      return -1;
 8008a0a:	f04f 38ff 	mov.w	r8, #4294967295
 8008a0e:	e7d8      	b.n	80089c2 <SCSI_Write10+0xca>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008a10:	2320      	movs	r3, #32
 8008a12:	2205      	movs	r2, #5
 8008a14:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8008a18:	4630      	mov	r0, r6
 8008a1a:	f7ff fb7f 	bl	800811c <SCSI_SenseCode>
      return -1;
 8008a1e:	f04f 38ff 	mov.w	r8, #4294967295
 8008a22:	e7ce      	b.n	80089c2 <SCSI_Write10+0xca>
    return SCSI_ProcessWrite(pdev, lun);
 8008a24:	f7ff fefe 	bl	8008824 <SCSI_ProcessWrite>
 8008a28:	4680      	mov	r8, r0
 8008a2a:	e7ca      	b.n	80089c2 <SCSI_Write10+0xca>
    return -1;
 8008a2c:	f04f 38ff 	mov.w	r8, #4294967295
 8008a30:	e7c7      	b.n	80089c2 <SCSI_Write10+0xca>
      return -1; /* error */
 8008a32:	f04f 38ff 	mov.w	r8, #4294967295
 8008a36:	e7c4      	b.n	80089c2 <SCSI_Write10+0xca>
 8008a38:	2000005c 	.word	0x2000005c

08008a3c <SCSI_Write12>:
{
 8008a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a40:	4616      	mov	r6, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a42:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008a46:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8008a4a:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8008a4e:	2d00      	cmp	r5, #0
 8008a50:	f000 8098 	beq.w	8008b84 <SCSI_Write12+0x148>
 8008a54:	4607      	mov	r7, r0
 8008a56:	460c      	mov	r4, r1
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8008a58:	7a2a      	ldrb	r2, [r5, #8]
 8008a5a:	2a00      	cmp	r2, #0
 8008a5c:	f040 808e 	bne.w	8008b7c <SCSI_Write12+0x140>
    if (hmsc->cbw.dDataLength == 0U)
 8008a60:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 8008a64:	2a00      	cmp	r2, #0
 8008a66:	d057      	beq.n	8008b18 <SCSI_Write12+0xdc>
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8008a68:	f995 221c 	ldrsb.w	r2, [r5, #540]	@ 0x21c
 8008a6c:	2a00      	cmp	r2, #0
 8008a6e:	db5c      	blt.n	8008b2a <SCSI_Write12+0xee>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8008a70:	33b0      	adds	r3, #176	@ 0xb0
 8008a72:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	4608      	mov	r0, r1
 8008a7c:	4798      	blx	r3
 8008a7e:	2800      	cmp	r0, #0
 8008a80:	d15c      	bne.n	8008b3c <SCSI_Write12+0x100>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8008a82:	f8d7 32d4 	ldr.w	r3, [r7, #724]	@ 0x2d4
 8008a86:	33b0      	adds	r3, #176	@ 0xb0
 8008a88:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008a8c:	685b      	ldr	r3, [r3, #4]
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	4620      	mov	r0, r4
 8008a92:	4798      	blx	r3
 8008a94:	4680      	mov	r8, r0
 8008a96:	2800      	cmp	r0, #0
 8008a98:	d15b      	bne.n	8008b52 <SCSI_Write12+0x116>
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8008a9a:	78b3      	ldrb	r3, [r6, #2]
                       ((uint32_t)params[3] << 16) |
 8008a9c:	78f2      	ldrb	r2, [r6, #3]
 8008a9e:	0412      	lsls	r2, r2, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8008aa0:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
                       ((uint32_t)params[4] << 8) |
 8008aa4:	7933      	ldrb	r3, [r6, #4]
                       ((uint32_t)params[3] << 16) |
 8008aa6:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
                       (uint32_t)params[5];
 8008aaa:	7973      	ldrb	r3, [r6, #5]
                       ((uint32_t)params[4] << 8) |
 8008aac:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8008aae:	eb05 1104 	add.w	r1, r5, r4, lsl #4
 8008ab2:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8008ab6:	79b0      	ldrb	r0, [r6, #6]
                      ((uint32_t)params[7] << 16) |
 8008ab8:	79f3      	ldrb	r3, [r6, #7]
 8008aba:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8008abc:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
                      ((uint32_t)params[8] << 8) |
 8008ac0:	7a30      	ldrb	r0, [r6, #8]
                      ((uint32_t)params[7] << 16) |
 8008ac2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                      (uint32_t)params[9];
 8008ac6:	7a70      	ldrb	r0, [r6, #9]
                      ((uint32_t)params[8] << 8) |
 8008ac8:	4303      	orrs	r3, r0
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8008aca:	f8c1 3270 	str.w	r3, [r1, #624]	@ 0x270
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8008ace:	4621      	mov	r1, r4
 8008ad0:	4638      	mov	r0, r7
 8008ad2:	f7ff fd2d 	bl	8008530 <SCSI_CheckAddressRange>
 8008ad6:	2800      	cmp	r0, #0
 8008ad8:	db57      	blt.n	8008b8a <SCSI_Write12+0x14e>
    len = p_scsi_blk->len * p_scsi_blk->size;
 8008ada:	eb05 1304 	add.w	r3, r5, r4, lsl #4
 8008ade:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8008ae2:	3426      	adds	r4, #38	@ 0x26
 8008ae4:	eb05 1404 	add.w	r4, r5, r4, lsl #4
 8008ae8:	88a2      	ldrh	r2, [r4, #4]
 8008aea:	fb02 f303 	mul.w	r3, r2, r3
    if (hmsc->cbw.dDataLength != len)
 8008aee:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d138      	bne.n	8008b68 <SCSI_Write12+0x12c>
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8008af6:	2201      	movs	r2, #1
 8008af8:	722a      	strb	r2, [r5, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8008afa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008afe:	bf28      	it	cs
 8008b00:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8008b04:	f105 0210 	add.w	r2, r5, #16
 8008b08:	4921      	ldr	r1, [pc, #132]	@ (8008b90 <SCSI_Write12+0x154>)
 8008b0a:	7809      	ldrb	r1, [r1, #0]
 8008b0c:	4638      	mov	r0, r7
 8008b0e:	f7fe f875 	bl	8006bfc <USBD_LL_PrepareReceive>
}
 8008b12:	4640      	mov	r0, r8
 8008b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008b18:	2320      	movs	r3, #32
 8008b1a:	2205      	movs	r2, #5
 8008b1c:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8008b20:	f7ff fafc 	bl	800811c <SCSI_SenseCode>
      return -1;
 8008b24:	f04f 38ff 	mov.w	r8, #4294967295
 8008b28:	e7f3      	b.n	8008b12 <SCSI_Write12+0xd6>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008b2a:	2320      	movs	r3, #32
 8008b2c:	2205      	movs	r2, #5
 8008b2e:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8008b32:	f7ff faf3 	bl	800811c <SCSI_SenseCode>
      return -1;
 8008b36:	f04f 38ff 	mov.w	r8, #4294967295
 8008b3a:	e7ea      	b.n	8008b12 <SCSI_Write12+0xd6>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8008b3c:	233a      	movs	r3, #58	@ 0x3a
 8008b3e:	2202      	movs	r2, #2
 8008b40:	4621      	mov	r1, r4
 8008b42:	4638      	mov	r0, r7
 8008b44:	f7ff faea 	bl	800811c <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8008b48:	2305      	movs	r3, #5
 8008b4a:	722b      	strb	r3, [r5, #8]
      return -1;
 8008b4c:	f04f 38ff 	mov.w	r8, #4294967295
 8008b50:	e7df      	b.n	8008b12 <SCSI_Write12+0xd6>
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8008b52:	2327      	movs	r3, #39	@ 0x27
 8008b54:	2202      	movs	r2, #2
 8008b56:	4621      	mov	r1, r4
 8008b58:	4638      	mov	r0, r7
 8008b5a:	f7ff fadf 	bl	800811c <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8008b5e:	2305      	movs	r3, #5
 8008b60:	722b      	strb	r3, [r5, #8]
      return -1;
 8008b62:	f04f 38ff 	mov.w	r8, #4294967295
 8008b66:	e7d4      	b.n	8008b12 <SCSI_Write12+0xd6>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008b68:	2320      	movs	r3, #32
 8008b6a:	2205      	movs	r2, #5
 8008b6c:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8008b70:	4638      	mov	r0, r7
 8008b72:	f7ff fad3 	bl	800811c <SCSI_SenseCode>
      return -1;
 8008b76:	f04f 38ff 	mov.w	r8, #4294967295
 8008b7a:	e7ca      	b.n	8008b12 <SCSI_Write12+0xd6>
    return SCSI_ProcessWrite(pdev, lun);
 8008b7c:	f7ff fe52 	bl	8008824 <SCSI_ProcessWrite>
 8008b80:	4680      	mov	r8, r0
 8008b82:	e7c6      	b.n	8008b12 <SCSI_Write12+0xd6>
    return -1;
 8008b84:	f04f 38ff 	mov.w	r8, #4294967295
 8008b88:	e7c3      	b.n	8008b12 <SCSI_Write12+0xd6>
      return -1; /* error */
 8008b8a:	f04f 38ff 	mov.w	r8, #4294967295
 8008b8e:	e7c0      	b.n	8008b12 <SCSI_Write12+0xd6>
 8008b90:	2000005c 	.word	0x2000005c

08008b94 <SCSI_Verify10>:
{
 8008b94:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b96:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008b9a:	33b0      	adds	r3, #176	@ 0xb0
 8008b9c:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8008ba0:	b1bc      	cbz	r4, 8008bd2 <SCSI_Verify10+0x3e>
  if ((params[1] & 0x02U) == 0x02U)
 8008ba2:	7853      	ldrb	r3, [r2, #1]
 8008ba4:	f013 0f02 	tst.w	r3, #2
 8008ba8:	d10c      	bne.n	8008bc4 <SCSI_Verify10+0x30>
  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8008baa:	eb04 1201 	add.w	r2, r4, r1, lsl #4
 8008bae:	f8d2 3270 	ldr.w	r3, [r2, #624]	@ 0x270
 8008bb2:	f8d2 226c 	ldr.w	r2, [r2, #620]	@ 0x26c
 8008bb6:	f7ff fcbb 	bl	8008530 <SCSI_CheckAddressRange>
 8008bba:	2800      	cmp	r0, #0
 8008bbc:	db0c      	blt.n	8008bd8 <SCSI_Verify10+0x44>
  hmsc->bot_data_length = 0U;
 8008bbe:	2000      	movs	r0, #0
 8008bc0:	60e0      	str	r0, [r4, #12]
}
 8008bc2:	bd10      	pop	{r4, pc}
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 8008bc4:	2324      	movs	r3, #36	@ 0x24
 8008bc6:	2205      	movs	r2, #5
 8008bc8:	f7ff faa8 	bl	800811c <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 8008bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8008bd0:	e7f7      	b.n	8008bc2 <SCSI_Verify10+0x2e>
    return -1;
 8008bd2:	f04f 30ff 	mov.w	r0, #4294967295
 8008bd6:	e7f4      	b.n	8008bc2 <SCSI_Verify10+0x2e>
    return -1; /* error */
 8008bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bdc:	e7f1      	b.n	8008bc2 <SCSI_Verify10+0x2e>

08008bde <SCSI_ProcessCmd>:
{
 8008bde:	b508      	push	{r3, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008be0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008be4:	33b0      	adds	r3, #176	@ 0xb0
 8008be6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d07e      	beq.n	8008cec <SCSI_ProcessCmd+0x10e>
  switch (cmd[0])
 8008bee:	7813      	ldrb	r3, [r2, #0]
 8008bf0:	2b5a      	cmp	r3, #90	@ 0x5a
 8008bf2:	d831      	bhi.n	8008c58 <SCSI_ProcessCmd+0x7a>
 8008bf4:	2b5a      	cmp	r3, #90	@ 0x5a
 8008bf6:	d872      	bhi.n	8008cde <SCSI_ProcessCmd+0x100>
 8008bf8:	e8df f003 	tbb	[pc, r3]
 8008bfc:	4171713e 	.word	0x4171713e
 8008c00:	71717171 	.word	0x71717171
 8008c04:	71717171 	.word	0x71717171
 8008c08:	71717171 	.word	0x71717171
 8008c0c:	71447171 	.word	0x71447171
 8008c10:	71717171 	.word	0x71717171
 8008c14:	474d7171 	.word	0x474d7171
 8008c18:	714a716e 	.word	0x714a716e
 8008c1c:	53717171 	.word	0x53717171
 8008c20:	71715671 	.word	0x71715671
 8008c24:	7162715c 	.word	0x7162715c
 8008c28:	68717171 	.word	0x68717171
 8008c2c:	71717171 	.word	0x71717171
 8008c30:	71717171 	.word	0x71717171
 8008c34:	71717171 	.word	0x71717171
 8008c38:	71717171 	.word	0x71717171
 8008c3c:	71717171 	.word	0x71717171
 8008c40:	71717171 	.word	0x71717171
 8008c44:	71717171 	.word	0x71717171
 8008c48:	71717171 	.word	0x71717171
 8008c4c:	71717171 	.word	0x71717171
 8008c50:	71717171 	.word	0x71717171
 8008c54:	7171      	.short	0x7171
 8008c56:	50          	.byte	0x50
 8008c57:	00          	.byte	0x00
 8008c58:	2baa      	cmp	r3, #170	@ 0xaa
 8008c5a:	d840      	bhi.n	8008cde <SCSI_ProcessCmd+0x100>
 8008c5c:	2b9e      	cmp	r3, #158	@ 0x9e
 8008c5e:	d33e      	bcc.n	8008cde <SCSI_ProcessCmd+0x100>
 8008c60:	3b9e      	subs	r3, #158	@ 0x9e
 8008c62:	2b0c      	cmp	r3, #12
 8008c64:	d83b      	bhi.n	8008cde <SCSI_ProcessCmd+0x100>
 8008c66:	e8df f003 	tbb	[pc, r3]
 8008c6a:	3a22      	.short	0x3a22
 8008c6c:	3a3a3a34 	.word	0x3a3a3a34
 8008c70:	3a3a3a3a 	.word	0x3a3a3a3a
 8008c74:	3a28      	.short	0x3a28
 8008c76:	2e          	.byte	0x2e
 8008c77:	00          	.byte	0x00
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 8008c78:	f7ff fa6c 	bl	8008154 <SCSI_TestUnitReady>
      break;
 8008c7c:	e035      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_RequestSense(pdev, lun, cmd);
 8008c7e:	f7ff faa4 	bl	80081ca <SCSI_RequestSense>
      break;
 8008c82:	e032      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_Inquiry(pdev, lun, cmd);
 8008c84:	f7ff faea 	bl	800825c <SCSI_Inquiry>
      break;
 8008c88:	e02f      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 8008c8a:	f7ff fb39 	bl	8008300 <SCSI_StartStopUnit>
      break;
 8008c8e:	e02c      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 8008c90:	f7ff f976 	bl	8007f80 <SCSI_AllowPreventRemovable>
      break;
 8008c94:	e029      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 8008c96:	f7ff f999 	bl	8007fcc <SCSI_ModeSense6>
      break;
 8008c9a:	e026      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 8008c9c:	f7ff f9c4 	bl	8008028 <SCSI_ModeSense10>
      break;
 8008ca0:	e023      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 8008ca2:	f7ff fb5d 	bl	8008360 <SCSI_ReadFormatCapacity>
      break;
 8008ca6:	e020      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 8008ca8:	f7ff fba4 	bl	80083f4 <SCSI_ReadCapacity10>
      break;
 8008cac:	e01d      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 8008cae:	f7ff fbe0 	bl	8008472 <SCSI_ReadCapacity16>
      break;
 8008cb2:	e01a      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_Read10(pdev, lun, cmd);
 8008cb4:	f7ff fcba 	bl	800862c <SCSI_Read10>
      break;
 8008cb8:	e017      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_Read12(pdev, lun, cmd);
 8008cba:	f7ff fd32 	bl	8008722 <SCSI_Read12>
      break;
 8008cbe:	e014      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_Write10(pdev, lun, cmd);
 8008cc0:	f7ff fe1a 	bl	80088f8 <SCSI_Write10>
      break;
 8008cc4:	e011      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_Write12(pdev, lun, cmd);
 8008cc6:	f7ff feb9 	bl	8008a3c <SCSI_Write12>
      break;
 8008cca:	e00e      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_Verify10(pdev, lun, cmd);
 8008ccc:	f7ff ff62 	bl	8008b94 <SCSI_Verify10>
      break;
 8008cd0:	e00b      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 8008cd2:	f7ff f9eb 	bl	80080ac <SCSI_ReportLuns>
      break;
 8008cd6:	e008      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 8008cd8:	f7ff f9d2 	bl	8008080 <SCSI_ReceiveDiagnosticResults>
      break;
 8008cdc:	e005      	b.n	8008cea <SCSI_ProcessCmd+0x10c>
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 8008cde:	2320      	movs	r3, #32
 8008ce0:	2205      	movs	r2, #5
 8008ce2:	f7ff fa1b 	bl	800811c <SCSI_SenseCode>
      ret = -1;
 8008ce6:	f04f 30ff 	mov.w	r0, #4294967295
}
 8008cea:	bd08      	pop	{r3, pc}
    return -1;
 8008cec:	f04f 30ff 	mov.w	r0, #4294967295
 8008cf0:	e7fb      	b.n	8008cea <SCSI_ProcessCmd+0x10c>

08008cf2 <STORAGE_Init_FS>:
  /* USER CODE BEGIN 2 */
  UNUSED(lun);

  return (USBD_OK);
  /* USER CODE END 2 */
}
 8008cf2:	2000      	movs	r0, #0
 8008cf4:	4770      	bx	lr

08008cf6 <STORAGE_GetCapacity_FS>:
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
  /* USER CODE BEGIN 3 */
  UNUSED(lun);

  *block_num  = STORAGE_BLK_NBR;
 8008cf6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8008cfa:	600b      	str	r3, [r1, #0]
  *block_size = STORAGE_BLK_SIZ;
 8008cfc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d00:	8013      	strh	r3, [r2, #0]
  return (USBD_OK);
  /* USER CODE END 3 */
}
 8008d02:	2000      	movs	r0, #0
 8008d04:	4770      	bx	lr

08008d06 <STORAGE_IsReady_FS>:
  /* USER CODE BEGIN 4 */
  UNUSED(lun);

  return (USBD_OK);
  /* USER CODE END 4 */
}
 8008d06:	2000      	movs	r0, #0
 8008d08:	4770      	bx	lr

08008d0a <STORAGE_IsWriteProtected_FS>:
  /* USER CODE BEGIN 5 */
  UNUSED(lun);

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8008d0a:	2000      	movs	r0, #0
 8008d0c:	4770      	bx	lr

08008d0e <STORAGE_GetMaxLun_FS>:
int8_t STORAGE_GetMaxLun_FS(void)
{
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
  /* USER CODE END 8 */
}
 8008d0e:	2000      	movs	r0, #0
 8008d10:	4770      	bx	lr

08008d12 <STORAGE_Read_FS>:
{
 8008d12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d16:	f5ad 5d80 	sub.w	sp, sp, #4096	@ 0x1000
 8008d1a:	4688      	mov	r8, r1
 8008d1c:	4617      	mov	r7, r2
 8008d1e:	461e      	mov	r6, r3
    while (blk_len > 0)
 8008d20:	e010      	b.n	8008d44 <STORAGE_Read_FS+0x32>
        uint32_t offset = block_index * USB_BLOCK_SIZE;
 8008d22:	ea4f 254c 	mov.w	r5, ip, lsl #9
        MX25FLASH_Read_Sector(sector_num, temp);
 8008d26:	4669      	mov	r1, sp
 8008d28:	f7f7 fae8 	bl	80002fc <MX25FLASH_Read_Sector>
        memcpy(buf, &temp[offset], blocks_to_read * USB_BLOCK_SIZE);
 8008d2c:	ea4f 2944 	mov.w	r9, r4, lsl #9
 8008d30:	464a      	mov	r2, r9
 8008d32:	eb0d 0105 	add.w	r1, sp, r5
 8008d36:	4640      	mov	r0, r8
 8008d38:	f000 f8a2 	bl	8008e80 <memcpy>
        buf += blocks_to_read * USB_BLOCK_SIZE;
 8008d3c:	44c8      	add	r8, r9
        blk_addr += blocks_to_read;
 8008d3e:	4427      	add	r7, r4
        blk_len -= blocks_to_read;
 8008d40:	1b34      	subs	r4, r6, r4
 8008d42:	b2a6      	uxth	r6, r4
    while (blk_len > 0)
 8008d44:	b146      	cbz	r6, 8008d58 <STORAGE_Read_FS+0x46>
        uint32_t sector_num = blk_addr / BLOCKS_PER_SECTOR;
 8008d46:	08f8      	lsrs	r0, r7, #3
        uint32_t block_index = blk_addr % BLOCKS_PER_SECTOR;
 8008d48:	f007 0c07 	and.w	ip, r7, #7
        if (blocks_to_read > BLOCKS_PER_SECTOR - block_index)
 8008d4c:	f1cc 0408 	rsb	r4, ip, #8
 8008d50:	42b4      	cmp	r4, r6
 8008d52:	d3e6      	bcc.n	8008d22 <STORAGE_Read_FS+0x10>
        uint32_t blocks_to_read = blk_len;
 8008d54:	4634      	mov	r4, r6
 8008d56:	e7e4      	b.n	8008d22 <STORAGE_Read_FS+0x10>
}
 8008d58:	2000      	movs	r0, #0
 8008d5a:	f50d 5d80 	add.w	sp, sp, #4096	@ 0x1000
 8008d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008d62 <STORAGE_Write_FS>:
{
 8008d62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d66:	f5ad 5d80 	sub.w	sp, sp, #4096	@ 0x1000
 8008d6a:	b081      	sub	sp, #4
 8008d6c:	4689      	mov	r9, r1
 8008d6e:	4617      	mov	r7, r2
 8008d70:	461e      	mov	r6, r3
    while (blk_len > 0)
 8008d72:	e019      	b.n	8008da8 <STORAGE_Write_FS+0x46>
        uint32_t offset = block_index * USB_BLOCK_SIZE;
 8008d74:	0245      	lsls	r5, r0, #9
        MX25FLASH_Read_Sector(sector_num, temp);
 8008d76:	4669      	mov	r1, sp
 8008d78:	4640      	mov	r0, r8
 8008d7a:	f7f7 fabf 	bl	80002fc <MX25FLASH_Read_Sector>
        memcpy(&temp[offset], buf, blocks_to_write * USB_BLOCK_SIZE);
 8008d7e:	ea4f 2b44 	mov.w	fp, r4, lsl #9
 8008d82:	465a      	mov	r2, fp
 8008d84:	4649      	mov	r1, r9
 8008d86:	eb0d 0005 	add.w	r0, sp, r5
 8008d8a:	f000 f879 	bl	8008e80 <memcpy>
        if (MX25FLASH_Sector_Erase(sector_num) != 0) return USBD_FAIL;
 8008d8e:	4640      	mov	r0, r8
 8008d90:	f7f7 faf2 	bl	8000378 <MX25FLASH_Sector_Erase>
 8008d94:	b9c8      	cbnz	r0, 8008dca <STORAGE_Write_FS+0x68>
        if (MX25FLASH_Program_Sector(sector_num, temp) != 0) return USBD_FAIL;
 8008d96:	4669      	mov	r1, sp
 8008d98:	4640      	mov	r0, r8
 8008d9a:	f7f7 fb13 	bl	80003c4 <MX25FLASH_Program_Sector>
 8008d9e:	b9b0      	cbnz	r0, 8008dce <STORAGE_Write_FS+0x6c>
        buf += blocks_to_write * USB_BLOCK_SIZE;
 8008da0:	44d9      	add	r9, fp
        blk_addr += blocks_to_write;
 8008da2:	4427      	add	r7, r4
        blk_len -= blocks_to_write;
 8008da4:	1b34      	subs	r4, r6, r4
 8008da6:	b2a6      	uxth	r6, r4
    while (blk_len > 0)
 8008da8:	b14e      	cbz	r6, 8008dbe <STORAGE_Write_FS+0x5c>
        uint32_t sector_num = blk_addr / BLOCKS_PER_SECTOR;
 8008daa:	ea4f 08d7 	mov.w	r8, r7, lsr #3
        uint32_t block_index = blk_addr % BLOCKS_PER_SECTOR;
 8008dae:	f007 0007 	and.w	r0, r7, #7
        if (blocks_to_write > BLOCKS_PER_SECTOR - block_index)
 8008db2:	f1c0 0408 	rsb	r4, r0, #8
 8008db6:	42b4      	cmp	r4, r6
 8008db8:	d3dc      	bcc.n	8008d74 <STORAGE_Write_FS+0x12>
        uint32_t blocks_to_write = blk_len;
 8008dba:	4634      	mov	r4, r6
 8008dbc:	e7da      	b.n	8008d74 <STORAGE_Write_FS+0x12>
    return USBD_OK;
 8008dbe:	2000      	movs	r0, #0
}
 8008dc0:	f50d 5d80 	add.w	sp, sp, #4096	@ 0x1000
 8008dc4:	b001      	add	sp, #4
 8008dc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (MX25FLASH_Sector_Erase(sector_num) != 0) return USBD_FAIL;
 8008dca:	2003      	movs	r0, #3
 8008dcc:	e7f8      	b.n	8008dc0 <STORAGE_Write_FS+0x5e>
        if (MX25FLASH_Program_Sector(sector_num, temp) != 0) return USBD_FAIL;
 8008dce:	2003      	movs	r0, #3
 8008dd0:	e7f6      	b.n	8008dc0 <STORAGE_Write_FS+0x5e>
	...

08008dd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8008dd4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8008e0c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8008dd8:	f7fd fd86 	bl	80068e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008ddc:	480c      	ldr	r0, [pc, #48]	@ (8008e10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8008dde:	490d      	ldr	r1, [pc, #52]	@ (8008e14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008de0:	4a0d      	ldr	r2, [pc, #52]	@ (8008e18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8008de2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008de4:	e002      	b.n	8008dec <LoopCopyDataInit>

08008de6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008de6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008de8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008dea:	3304      	adds	r3, #4

08008dec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008dec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008dee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008df0:	d3f9      	bcc.n	8008de6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008df2:	4a0a      	ldr	r2, [pc, #40]	@ (8008e1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8008df4:	4c0a      	ldr	r4, [pc, #40]	@ (8008e20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8008df6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008df8:	e001      	b.n	8008dfe <LoopFillZerobss>

08008dfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008dfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008dfc:	3204      	adds	r2, #4

08008dfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008dfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008e00:	d3fb      	bcc.n	8008dfa <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8008e02:	f000 f819 	bl	8008e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008e06:	f7f8 fc93 	bl	8001730 <main>
  bx  lr    
 8008e0a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8008e0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008e10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008e14:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 8008e18:	08009244 	.word	0x08009244
  ldr r2, =_sbss
 8008e1c:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 8008e20:	20001210 	.word	0x20001210

08008e24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008e24:	e7fe      	b.n	8008e24 <ADC_IRQHandler>

08008e26 <memset>:
 8008e26:	4402      	add	r2, r0
 8008e28:	4603      	mov	r3, r0
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d100      	bne.n	8008e30 <memset+0xa>
 8008e2e:	4770      	bx	lr
 8008e30:	f803 1b01 	strb.w	r1, [r3], #1
 8008e34:	e7f9      	b.n	8008e2a <memset+0x4>
	...

08008e38 <__libc_init_array>:
 8008e38:	b570      	push	{r4, r5, r6, lr}
 8008e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8008e70 <__libc_init_array+0x38>)
 8008e3c:	4d0d      	ldr	r5, [pc, #52]	@ (8008e74 <__libc_init_array+0x3c>)
 8008e3e:	1b5b      	subs	r3, r3, r5
 8008e40:	109c      	asrs	r4, r3, #2
 8008e42:	2600      	movs	r6, #0
 8008e44:	42a6      	cmp	r6, r4
 8008e46:	d109      	bne.n	8008e5c <__libc_init_array+0x24>
 8008e48:	f000 f9a4 	bl	8009194 <_init>
 8008e4c:	4d0a      	ldr	r5, [pc, #40]	@ (8008e78 <__libc_init_array+0x40>)
 8008e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8008e7c <__libc_init_array+0x44>)
 8008e50:	1b5b      	subs	r3, r3, r5
 8008e52:	109c      	asrs	r4, r3, #2
 8008e54:	2600      	movs	r6, #0
 8008e56:	42a6      	cmp	r6, r4
 8008e58:	d105      	bne.n	8008e66 <__libc_init_array+0x2e>
 8008e5a:	bd70      	pop	{r4, r5, r6, pc}
 8008e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e60:	4798      	blx	r3
 8008e62:	3601      	adds	r6, #1
 8008e64:	e7ee      	b.n	8008e44 <__libc_init_array+0xc>
 8008e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e6a:	4798      	blx	r3
 8008e6c:	3601      	adds	r6, #1
 8008e6e:	e7f2      	b.n	8008e56 <__libc_init_array+0x1e>
 8008e70:	0800923c 	.word	0x0800923c
 8008e74:	0800923c 	.word	0x0800923c
 8008e78:	0800923c 	.word	0x0800923c
 8008e7c:	08009240 	.word	0x08009240

08008e80 <memcpy>:
 8008e80:	440a      	add	r2, r1
 8008e82:	4291      	cmp	r1, r2
 8008e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e88:	d100      	bne.n	8008e8c <memcpy+0xc>
 8008e8a:	4770      	bx	lr
 8008e8c:	b510      	push	{r4, lr}
 8008e8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e96:	4291      	cmp	r1, r2
 8008e98:	d1f9      	bne.n	8008e8e <memcpy+0xe>
 8008e9a:	bd10      	pop	{r4, pc}

08008e9c <__udivmoddi4>:
 8008e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ea0:	9d08      	ldr	r5, [sp, #32]
 8008ea2:	460f      	mov	r7, r1
 8008ea4:	4604      	mov	r4, r0
 8008ea6:	468c      	mov	ip, r1
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d148      	bne.n	8008f3e <__udivmoddi4+0xa2>
 8008eac:	428a      	cmp	r2, r1
 8008eae:	4616      	mov	r6, r2
 8008eb0:	d961      	bls.n	8008f76 <__udivmoddi4+0xda>
 8008eb2:	fab2 f382 	clz	r3, r2
 8008eb6:	b14b      	cbz	r3, 8008ecc <__udivmoddi4+0x30>
 8008eb8:	f1c3 0220 	rsb	r2, r3, #32
 8008ebc:	fa01 fc03 	lsl.w	ip, r1, r3
 8008ec0:	fa20 f202 	lsr.w	r2, r0, r2
 8008ec4:	409e      	lsls	r6, r3
 8008ec6:	ea42 0c0c 	orr.w	ip, r2, ip
 8008eca:	409c      	lsls	r4, r3
 8008ecc:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8008ed0:	b2b7      	uxth	r7, r6
 8008ed2:	fbbc f1fe 	udiv	r1, ip, lr
 8008ed6:	0c22      	lsrs	r2, r4, #16
 8008ed8:	fb0e cc11 	mls	ip, lr, r1, ip
 8008edc:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8008ee0:	fb01 f007 	mul.w	r0, r1, r7
 8008ee4:	4290      	cmp	r0, r2
 8008ee6:	d909      	bls.n	8008efc <__udivmoddi4+0x60>
 8008ee8:	18b2      	adds	r2, r6, r2
 8008eea:	f101 3cff 	add.w	ip, r1, #4294967295
 8008eee:	f080 80ee 	bcs.w	80090ce <__udivmoddi4+0x232>
 8008ef2:	4290      	cmp	r0, r2
 8008ef4:	f240 80eb 	bls.w	80090ce <__udivmoddi4+0x232>
 8008ef8:	3902      	subs	r1, #2
 8008efa:	4432      	add	r2, r6
 8008efc:	1a12      	subs	r2, r2, r0
 8008efe:	b2a4      	uxth	r4, r4
 8008f00:	fbb2 f0fe 	udiv	r0, r2, lr
 8008f04:	fb0e 2210 	mls	r2, lr, r0, r2
 8008f08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008f0c:	fb00 f707 	mul.w	r7, r0, r7
 8008f10:	42a7      	cmp	r7, r4
 8008f12:	d909      	bls.n	8008f28 <__udivmoddi4+0x8c>
 8008f14:	1934      	adds	r4, r6, r4
 8008f16:	f100 32ff 	add.w	r2, r0, #4294967295
 8008f1a:	f080 80da 	bcs.w	80090d2 <__udivmoddi4+0x236>
 8008f1e:	42a7      	cmp	r7, r4
 8008f20:	f240 80d7 	bls.w	80090d2 <__udivmoddi4+0x236>
 8008f24:	4434      	add	r4, r6
 8008f26:	3802      	subs	r0, #2
 8008f28:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8008f2c:	1be4      	subs	r4, r4, r7
 8008f2e:	2100      	movs	r1, #0
 8008f30:	b11d      	cbz	r5, 8008f3a <__udivmoddi4+0x9e>
 8008f32:	40dc      	lsrs	r4, r3
 8008f34:	2300      	movs	r3, #0
 8008f36:	e9c5 4300 	strd	r4, r3, [r5]
 8008f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f3e:	428b      	cmp	r3, r1
 8008f40:	d906      	bls.n	8008f50 <__udivmoddi4+0xb4>
 8008f42:	b10d      	cbz	r5, 8008f48 <__udivmoddi4+0xac>
 8008f44:	e9c5 0100 	strd	r0, r1, [r5]
 8008f48:	2100      	movs	r1, #0
 8008f4a:	4608      	mov	r0, r1
 8008f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f50:	fab3 f183 	clz	r1, r3
 8008f54:	2900      	cmp	r1, #0
 8008f56:	d148      	bne.n	8008fea <__udivmoddi4+0x14e>
 8008f58:	42bb      	cmp	r3, r7
 8008f5a:	d302      	bcc.n	8008f62 <__udivmoddi4+0xc6>
 8008f5c:	4282      	cmp	r2, r0
 8008f5e:	f200 8107 	bhi.w	8009170 <__udivmoddi4+0x2d4>
 8008f62:	1a84      	subs	r4, r0, r2
 8008f64:	eb67 0203 	sbc.w	r2, r7, r3
 8008f68:	2001      	movs	r0, #1
 8008f6a:	4694      	mov	ip, r2
 8008f6c:	2d00      	cmp	r5, #0
 8008f6e:	d0e4      	beq.n	8008f3a <__udivmoddi4+0x9e>
 8008f70:	e9c5 4c00 	strd	r4, ip, [r5]
 8008f74:	e7e1      	b.n	8008f3a <__udivmoddi4+0x9e>
 8008f76:	2a00      	cmp	r2, #0
 8008f78:	f000 8092 	beq.w	80090a0 <__udivmoddi4+0x204>
 8008f7c:	fab2 f382 	clz	r3, r2
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	f040 80a8 	bne.w	80090d6 <__udivmoddi4+0x23a>
 8008f86:	1a8a      	subs	r2, r1, r2
 8008f88:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8008f8c:	fa1f fc86 	uxth.w	ip, r6
 8008f90:	2101      	movs	r1, #1
 8008f92:	0c20      	lsrs	r0, r4, #16
 8008f94:	fbb2 f7fe 	udiv	r7, r2, lr
 8008f98:	fb0e 2217 	mls	r2, lr, r7, r2
 8008f9c:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8008fa0:	fb0c f007 	mul.w	r0, ip, r7
 8008fa4:	4290      	cmp	r0, r2
 8008fa6:	d907      	bls.n	8008fb8 <__udivmoddi4+0x11c>
 8008fa8:	18b2      	adds	r2, r6, r2
 8008faa:	f107 38ff 	add.w	r8, r7, #4294967295
 8008fae:	d202      	bcs.n	8008fb6 <__udivmoddi4+0x11a>
 8008fb0:	4290      	cmp	r0, r2
 8008fb2:	f200 80e2 	bhi.w	800917a <__udivmoddi4+0x2de>
 8008fb6:	4647      	mov	r7, r8
 8008fb8:	1a12      	subs	r2, r2, r0
 8008fba:	b2a4      	uxth	r4, r4
 8008fbc:	fbb2 f0fe 	udiv	r0, r2, lr
 8008fc0:	fb0e 2210 	mls	r2, lr, r0, r2
 8008fc4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008fc8:	fb0c fc00 	mul.w	ip, ip, r0
 8008fcc:	45a4      	cmp	ip, r4
 8008fce:	d907      	bls.n	8008fe0 <__udivmoddi4+0x144>
 8008fd0:	1934      	adds	r4, r6, r4
 8008fd2:	f100 32ff 	add.w	r2, r0, #4294967295
 8008fd6:	d202      	bcs.n	8008fde <__udivmoddi4+0x142>
 8008fd8:	45a4      	cmp	ip, r4
 8008fda:	f200 80cb 	bhi.w	8009174 <__udivmoddi4+0x2d8>
 8008fde:	4610      	mov	r0, r2
 8008fe0:	eba4 040c 	sub.w	r4, r4, ip
 8008fe4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008fe8:	e7a2      	b.n	8008f30 <__udivmoddi4+0x94>
 8008fea:	f1c1 0620 	rsb	r6, r1, #32
 8008fee:	408b      	lsls	r3, r1
 8008ff0:	fa22 fc06 	lsr.w	ip, r2, r6
 8008ff4:	ea4c 0c03 	orr.w	ip, ip, r3
 8008ff8:	fa07 f401 	lsl.w	r4, r7, r1
 8008ffc:	fa20 f306 	lsr.w	r3, r0, r6
 8009000:	40f7      	lsrs	r7, r6
 8009002:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8009006:	4323      	orrs	r3, r4
 8009008:	fa00 f801 	lsl.w	r8, r0, r1
 800900c:	fa1f fe8c 	uxth.w	lr, ip
 8009010:	fbb7 f0f9 	udiv	r0, r7, r9
 8009014:	0c1c      	lsrs	r4, r3, #16
 8009016:	fb09 7710 	mls	r7, r9, r0, r7
 800901a:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 800901e:	fb00 f70e 	mul.w	r7, r0, lr
 8009022:	42a7      	cmp	r7, r4
 8009024:	fa02 f201 	lsl.w	r2, r2, r1
 8009028:	d90a      	bls.n	8009040 <__udivmoddi4+0x1a4>
 800902a:	eb1c 0404 	adds.w	r4, ip, r4
 800902e:	f100 3aff 	add.w	sl, r0, #4294967295
 8009032:	f080 809b 	bcs.w	800916c <__udivmoddi4+0x2d0>
 8009036:	42a7      	cmp	r7, r4
 8009038:	f240 8098 	bls.w	800916c <__udivmoddi4+0x2d0>
 800903c:	3802      	subs	r0, #2
 800903e:	4464      	add	r4, ip
 8009040:	1be4      	subs	r4, r4, r7
 8009042:	b29f      	uxth	r7, r3
 8009044:	fbb4 f3f9 	udiv	r3, r4, r9
 8009048:	fb09 4413 	mls	r4, r9, r3, r4
 800904c:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8009050:	fb03 fe0e 	mul.w	lr, r3, lr
 8009054:	45a6      	cmp	lr, r4
 8009056:	d909      	bls.n	800906c <__udivmoddi4+0x1d0>
 8009058:	eb1c 0404 	adds.w	r4, ip, r4
 800905c:	f103 37ff 	add.w	r7, r3, #4294967295
 8009060:	f080 8082 	bcs.w	8009168 <__udivmoddi4+0x2cc>
 8009064:	45a6      	cmp	lr, r4
 8009066:	d97f      	bls.n	8009168 <__udivmoddi4+0x2cc>
 8009068:	3b02      	subs	r3, #2
 800906a:	4464      	add	r4, ip
 800906c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8009070:	eba4 040e 	sub.w	r4, r4, lr
 8009074:	fba0 e702 	umull	lr, r7, r0, r2
 8009078:	42bc      	cmp	r4, r7
 800907a:	4673      	mov	r3, lr
 800907c:	46b9      	mov	r9, r7
 800907e:	d363      	bcc.n	8009148 <__udivmoddi4+0x2ac>
 8009080:	d060      	beq.n	8009144 <__udivmoddi4+0x2a8>
 8009082:	b15d      	cbz	r5, 800909c <__udivmoddi4+0x200>
 8009084:	ebb8 0203 	subs.w	r2, r8, r3
 8009088:	eb64 0409 	sbc.w	r4, r4, r9
 800908c:	fa04 f606 	lsl.w	r6, r4, r6
 8009090:	fa22 f301 	lsr.w	r3, r2, r1
 8009094:	431e      	orrs	r6, r3
 8009096:	40cc      	lsrs	r4, r1
 8009098:	e9c5 6400 	strd	r6, r4, [r5]
 800909c:	2100      	movs	r1, #0
 800909e:	e74c      	b.n	8008f3a <__udivmoddi4+0x9e>
 80090a0:	0862      	lsrs	r2, r4, #1
 80090a2:	0848      	lsrs	r0, r1, #1
 80090a4:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 80090a8:	0c0b      	lsrs	r3, r1, #16
 80090aa:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80090ae:	b28a      	uxth	r2, r1
 80090b0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80090b4:	fbb3 f1f6 	udiv	r1, r3, r6
 80090b8:	07e4      	lsls	r4, r4, #31
 80090ba:	46b4      	mov	ip, r6
 80090bc:	4637      	mov	r7, r6
 80090be:	46b6      	mov	lr, r6
 80090c0:	231f      	movs	r3, #31
 80090c2:	fbb0 f0f6 	udiv	r0, r0, r6
 80090c6:	1bd2      	subs	r2, r2, r7
 80090c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80090cc:	e761      	b.n	8008f92 <__udivmoddi4+0xf6>
 80090ce:	4661      	mov	r1, ip
 80090d0:	e714      	b.n	8008efc <__udivmoddi4+0x60>
 80090d2:	4610      	mov	r0, r2
 80090d4:	e728      	b.n	8008f28 <__udivmoddi4+0x8c>
 80090d6:	f1c3 0120 	rsb	r1, r3, #32
 80090da:	fa20 f201 	lsr.w	r2, r0, r1
 80090de:	409e      	lsls	r6, r3
 80090e0:	fa27 f101 	lsr.w	r1, r7, r1
 80090e4:	409f      	lsls	r7, r3
 80090e6:	433a      	orrs	r2, r7
 80090e8:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 80090ec:	fa1f fc86 	uxth.w	ip, r6
 80090f0:	fbb1 f7fe 	udiv	r7, r1, lr
 80090f4:	fb0e 1017 	mls	r0, lr, r7, r1
 80090f8:	0c11      	lsrs	r1, r2, #16
 80090fa:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80090fe:	fb07 f80c 	mul.w	r8, r7, ip
 8009102:	4588      	cmp	r8, r1
 8009104:	fa04 f403 	lsl.w	r4, r4, r3
 8009108:	d93a      	bls.n	8009180 <__udivmoddi4+0x2e4>
 800910a:	1871      	adds	r1, r6, r1
 800910c:	f107 30ff 	add.w	r0, r7, #4294967295
 8009110:	d201      	bcs.n	8009116 <__udivmoddi4+0x27a>
 8009112:	4588      	cmp	r8, r1
 8009114:	d81f      	bhi.n	8009156 <__udivmoddi4+0x2ba>
 8009116:	eba1 0108 	sub.w	r1, r1, r8
 800911a:	fbb1 f8fe 	udiv	r8, r1, lr
 800911e:	fb08 f70c 	mul.w	r7, r8, ip
 8009122:	fb0e 1118 	mls	r1, lr, r8, r1
 8009126:	b292      	uxth	r2, r2
 8009128:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800912c:	42ba      	cmp	r2, r7
 800912e:	d22f      	bcs.n	8009190 <__udivmoddi4+0x2f4>
 8009130:	18b2      	adds	r2, r6, r2
 8009132:	f108 31ff 	add.w	r1, r8, #4294967295
 8009136:	d2c6      	bcs.n	80090c6 <__udivmoddi4+0x22a>
 8009138:	42ba      	cmp	r2, r7
 800913a:	d2c4      	bcs.n	80090c6 <__udivmoddi4+0x22a>
 800913c:	f1a8 0102 	sub.w	r1, r8, #2
 8009140:	4432      	add	r2, r6
 8009142:	e7c0      	b.n	80090c6 <__udivmoddi4+0x22a>
 8009144:	45f0      	cmp	r8, lr
 8009146:	d29c      	bcs.n	8009082 <__udivmoddi4+0x1e6>
 8009148:	ebbe 0302 	subs.w	r3, lr, r2
 800914c:	eb67 070c 	sbc.w	r7, r7, ip
 8009150:	3801      	subs	r0, #1
 8009152:	46b9      	mov	r9, r7
 8009154:	e795      	b.n	8009082 <__udivmoddi4+0x1e6>
 8009156:	eba6 0808 	sub.w	r8, r6, r8
 800915a:	4441      	add	r1, r8
 800915c:	1eb8      	subs	r0, r7, #2
 800915e:	fbb1 f8fe 	udiv	r8, r1, lr
 8009162:	fb08 f70c 	mul.w	r7, r8, ip
 8009166:	e7dc      	b.n	8009122 <__udivmoddi4+0x286>
 8009168:	463b      	mov	r3, r7
 800916a:	e77f      	b.n	800906c <__udivmoddi4+0x1d0>
 800916c:	4650      	mov	r0, sl
 800916e:	e767      	b.n	8009040 <__udivmoddi4+0x1a4>
 8009170:	4608      	mov	r0, r1
 8009172:	e6fb      	b.n	8008f6c <__udivmoddi4+0xd0>
 8009174:	4434      	add	r4, r6
 8009176:	3802      	subs	r0, #2
 8009178:	e732      	b.n	8008fe0 <__udivmoddi4+0x144>
 800917a:	3f02      	subs	r7, #2
 800917c:	4432      	add	r2, r6
 800917e:	e71b      	b.n	8008fb8 <__udivmoddi4+0x11c>
 8009180:	eba1 0108 	sub.w	r1, r1, r8
 8009184:	4638      	mov	r0, r7
 8009186:	fbb1 f8fe 	udiv	r8, r1, lr
 800918a:	fb08 f70c 	mul.w	r7, r8, ip
 800918e:	e7c8      	b.n	8009122 <__udivmoddi4+0x286>
 8009190:	4641      	mov	r1, r8
 8009192:	e798      	b.n	80090c6 <__udivmoddi4+0x22a>

08009194 <_init>:
 8009194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009196:	bf00      	nop
 8009198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800919a:	bc08      	pop	{r3}
 800919c:	469e      	mov	lr, r3
 800919e:	4770      	bx	lr

080091a0 <_fini>:
 80091a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091a2:	bf00      	nop
 80091a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091a6:	bc08      	pop	{r3}
 80091a8:	469e      	mov	lr, r3
 80091aa:	4770      	bx	lr
