#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcd3d60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcd1410 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xcd2090 .functor NOT 1, L_0xd4b4b0, C4<0>, C4<0>, C4<0>;
L_0xcebb00 .functor XOR 8, L_0xd4b040, L_0xd4b200, C4<00000000>, C4<00000000>;
L_0xd22fc0 .functor XOR 8, L_0xcebb00, L_0xd4b340, C4<00000000>, C4<00000000>;
v0xd48c20_0 .net *"_ivl_10", 7 0, L_0xd4b340;  1 drivers
v0xd48d20_0 .net *"_ivl_12", 7 0, L_0xd22fc0;  1 drivers
v0xd48e00_0 .net *"_ivl_2", 7 0, L_0xd4afa0;  1 drivers
v0xd48ec0_0 .net *"_ivl_4", 7 0, L_0xd4b040;  1 drivers
v0xd48fa0_0 .net *"_ivl_6", 7 0, L_0xd4b200;  1 drivers
v0xd490d0_0 .net *"_ivl_8", 7 0, L_0xcebb00;  1 drivers
v0xd491b0_0 .net "areset", 0 0, L_0xcd24a0;  1 drivers
v0xd49250_0 .var "clk", 0 0;
v0xd492f0_0 .net "predict_history_dut", 6 0, v0xd47fb0_0;  1 drivers
v0xd49440_0 .net "predict_history_ref", 6 0, L_0xd4ae10;  1 drivers
v0xd494e0_0 .net "predict_pc", 6 0, L_0xd4a0a0;  1 drivers
v0xd49580_0 .net "predict_taken_dut", 0 0, v0xd481f0_0;  1 drivers
v0xd49620_0 .net "predict_taken_ref", 0 0, L_0xd4ac50;  1 drivers
v0xd496c0_0 .net "predict_valid", 0 0, v0xd44c30_0;  1 drivers
v0xd49760_0 .var/2u "stats1", 223 0;
v0xd49800_0 .var/2u "strobe", 0 0;
v0xd498c0_0 .net "tb_match", 0 0, L_0xd4b4b0;  1 drivers
v0xd49a70_0 .net "tb_mismatch", 0 0, L_0xcd2090;  1 drivers
v0xd49b10_0 .net "train_history", 6 0, L_0xd4a650;  1 drivers
v0xd49bd0_0 .net "train_mispredicted", 0 0, L_0xd4a4f0;  1 drivers
v0xd49c70_0 .net "train_pc", 6 0, L_0xd4a7e0;  1 drivers
v0xd49d30_0 .net "train_taken", 0 0, L_0xd4a2d0;  1 drivers
v0xd49dd0_0 .net "train_valid", 0 0, v0xd455b0_0;  1 drivers
v0xd49e70_0 .net "wavedrom_enable", 0 0, v0xd45680_0;  1 drivers
v0xd49f10_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xd45720_0;  1 drivers
v0xd49fb0_0 .net "wavedrom_title", 511 0, v0xd45800_0;  1 drivers
L_0xd4afa0 .concat [ 7 1 0 0], L_0xd4ae10, L_0xd4ac50;
L_0xd4b040 .concat [ 7 1 0 0], L_0xd4ae10, L_0xd4ac50;
L_0xd4b200 .concat [ 7 1 0 0], v0xd47fb0_0, v0xd481f0_0;
L_0xd4b340 .concat [ 7 1 0 0], L_0xd4ae10, L_0xd4ac50;
L_0xd4b4b0 .cmp/eeq 8, L_0xd4afa0, L_0xd22fc0;
S_0xcd5dd0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xcd1410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xd21d80 .param/l "LNT" 0 3 22, C4<01>;
P_0xd21dc0 .param/l "LT" 0 3 22, C4<10>;
P_0xd21e00 .param/l "SNT" 0 3 22, C4<00>;
P_0xd21e40 .param/l "ST" 0 3 22, C4<11>;
P_0xd21e80 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xcd2980 .functor XOR 7, v0xd42dd0_0, L_0xd4a0a0, C4<0000000>, C4<0000000>;
L_0xcfcd90 .functor XOR 7, L_0xd4a650, L_0xd4a7e0, C4<0000000>, C4<0000000>;
v0xd104f0_0 .net *"_ivl_11", 0 0, L_0xd4ab60;  1 drivers
L_0x7f4ae43521c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd107c0_0 .net *"_ivl_12", 0 0, L_0x7f4ae43521c8;  1 drivers
L_0x7f4ae4352210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xcd2100_0 .net *"_ivl_16", 6 0, L_0x7f4ae4352210;  1 drivers
v0xcd2340_0 .net *"_ivl_4", 1 0, L_0xd4a970;  1 drivers
v0xcd2510_0 .net *"_ivl_6", 8 0, L_0xd4aa70;  1 drivers
L_0x7f4ae4352180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xcd2a70_0 .net *"_ivl_9", 1 0, L_0x7f4ae4352180;  1 drivers
v0xd42ab0_0 .net "areset", 0 0, L_0xcd24a0;  alias, 1 drivers
v0xd42b70_0 .net "clk", 0 0, v0xd49250_0;  1 drivers
v0xd42c30 .array "pht", 0 127, 1 0;
v0xd42cf0_0 .net "predict_history", 6 0, L_0xd4ae10;  alias, 1 drivers
v0xd42dd0_0 .var "predict_history_r", 6 0;
v0xd42eb0_0 .net "predict_index", 6 0, L_0xcd2980;  1 drivers
v0xd42f90_0 .net "predict_pc", 6 0, L_0xd4a0a0;  alias, 1 drivers
v0xd43070_0 .net "predict_taken", 0 0, L_0xd4ac50;  alias, 1 drivers
v0xd43130_0 .net "predict_valid", 0 0, v0xd44c30_0;  alias, 1 drivers
v0xd431f0_0 .net "train_history", 6 0, L_0xd4a650;  alias, 1 drivers
v0xd432d0_0 .net "train_index", 6 0, L_0xcfcd90;  1 drivers
v0xd433b0_0 .net "train_mispredicted", 0 0, L_0xd4a4f0;  alias, 1 drivers
v0xd43470_0 .net "train_pc", 6 0, L_0xd4a7e0;  alias, 1 drivers
v0xd43550_0 .net "train_taken", 0 0, L_0xd4a2d0;  alias, 1 drivers
v0xd43610_0 .net "train_valid", 0 0, v0xd455b0_0;  alias, 1 drivers
E_0xce2780 .event posedge, v0xd42ab0_0, v0xd42b70_0;
L_0xd4a970 .array/port v0xd42c30, L_0xd4aa70;
L_0xd4aa70 .concat [ 7 2 0 0], L_0xcd2980, L_0x7f4ae4352180;
L_0xd4ab60 .part L_0xd4a970, 1, 1;
L_0xd4ac50 .functor MUXZ 1, L_0x7f4ae43521c8, L_0xd4ab60, v0xd44c30_0, C4<>;
L_0xd4ae10 .functor MUXZ 7, L_0x7f4ae4352210, v0xd42dd0_0, v0xd44c30_0, C4<>;
S_0xcfc0c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0xcd5dd0;
 .timescale -12 -12;
v0xd100d0_0 .var/i "i", 31 0;
S_0xd43830 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xcd1410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xd439e0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xcd24a0 .functor BUFZ 1, v0xd44d00_0, C4<0>, C4<0>, C4<0>;
L_0x7f4ae43520a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd444c0_0 .net *"_ivl_10", 0 0, L_0x7f4ae43520a8;  1 drivers
L_0x7f4ae43520f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd445a0_0 .net *"_ivl_14", 6 0, L_0x7f4ae43520f0;  1 drivers
L_0x7f4ae4352138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd44680_0 .net *"_ivl_18", 6 0, L_0x7f4ae4352138;  1 drivers
L_0x7f4ae4352018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd44740_0 .net *"_ivl_2", 6 0, L_0x7f4ae4352018;  1 drivers
L_0x7f4ae4352060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd44820_0 .net *"_ivl_6", 0 0, L_0x7f4ae4352060;  1 drivers
v0xd44950_0 .net "areset", 0 0, L_0xcd24a0;  alias, 1 drivers
v0xd449f0_0 .net "clk", 0 0, v0xd49250_0;  alias, 1 drivers
v0xd44ac0_0 .net "predict_pc", 6 0, L_0xd4a0a0;  alias, 1 drivers
v0xd44b90_0 .var "predict_pc_r", 6 0;
v0xd44c30_0 .var "predict_valid", 0 0;
v0xd44d00_0 .var "reset", 0 0;
v0xd44da0_0 .net "tb_match", 0 0, L_0xd4b4b0;  alias, 1 drivers
v0xd44e60_0 .net "train_history", 6 0, L_0xd4a650;  alias, 1 drivers
v0xd44f50_0 .var "train_history_r", 6 0;
v0xd45010_0 .net "train_mispredicted", 0 0, L_0xd4a4f0;  alias, 1 drivers
v0xd450e0_0 .var "train_mispredicted_r", 0 0;
v0xd45180_0 .net "train_pc", 6 0, L_0xd4a7e0;  alias, 1 drivers
v0xd45380_0 .var "train_pc_r", 6 0;
v0xd45440_0 .net "train_taken", 0 0, L_0xd4a2d0;  alias, 1 drivers
v0xd45510_0 .var "train_taken_r", 0 0;
v0xd455b0_0 .var "train_valid", 0 0;
v0xd45680_0 .var "wavedrom_enable", 0 0;
v0xd45720_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xd45800_0 .var "wavedrom_title", 511 0;
E_0xce1c20/0 .event negedge, v0xd42b70_0;
E_0xce1c20/1 .event posedge, v0xd42b70_0;
E_0xce1c20 .event/or E_0xce1c20/0, E_0xce1c20/1;
L_0xd4a0a0 .functor MUXZ 7, L_0x7f4ae4352018, v0xd44b90_0, v0xd44c30_0, C4<>;
L_0xd4a2d0 .functor MUXZ 1, L_0x7f4ae4352060, v0xd45510_0, v0xd455b0_0, C4<>;
L_0xd4a4f0 .functor MUXZ 1, L_0x7f4ae43520a8, v0xd450e0_0, v0xd455b0_0, C4<>;
L_0xd4a650 .functor MUXZ 7, L_0x7f4ae43520f0, v0xd44f50_0, v0xd455b0_0, C4<>;
L_0xd4a7e0 .functor MUXZ 7, L_0x7f4ae4352138, v0xd45380_0, v0xd455b0_0, C4<>;
S_0xd43aa0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xd43830;
 .timescale -12 -12;
v0xd43d00_0 .var/2u "arfail", 0 0;
v0xd43de0_0 .var "async", 0 0;
v0xd43ea0_0 .var/2u "datafail", 0 0;
v0xd43f40_0 .var/2u "srfail", 0 0;
E_0xce19d0 .event posedge, v0xd42b70_0;
E_0xcc39f0 .event negedge, v0xd42b70_0;
TD_tb.stim1.reset_test ;
    %wait E_0xce19d0;
    %wait E_0xce19d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd44d00_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce19d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xcc39f0;
    %load/vec4 v0xd44da0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd43ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd44d00_0, 0;
    %wait E_0xce19d0;
    %load/vec4 v0xd44da0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd43d00_0, 0, 1;
    %wait E_0xce19d0;
    %load/vec4 v0xd44da0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd43f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd44d00_0, 0;
    %load/vec4 v0xd43f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xd43d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xd43de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xd43ea0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xd43de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xd44000 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xd43830;
 .timescale -12 -12;
v0xd44200_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd442e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xd43830;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd45a80 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xcd1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xd1ea90 .param/l "HISTORY_SIZE" 0 4 18, +C4<00000000000000000000000000000111>;
P_0xd1ead0 .param/l "PHT_SIZE" 0 4 17, +C4<00000000000000000000000010000000>;
v0xd46c30_0 .net "areset", 0 0, L_0xcd24a0;  alias, 1 drivers
v0xd46d40_0 .net "clk", 0 0, v0xd49250_0;  alias, 1 drivers
v0xd46e50_0 .var "global_history", 6 0;
v0xd46ef0 .array "pht", 0 127, 1 0;
v0xd47fb0_0 .var "predict_history", 6 0;
v0xd480e0_0 .net "predict_pc", 6 0, L_0xd4a0a0;  alias, 1 drivers
v0xd481f0_0 .var "predict_taken", 0 0;
v0xd482b0_0 .net "predict_valid", 0 0, v0xd44c30_0;  alias, 1 drivers
v0xd483a0_0 .net "train_history", 6 0, L_0xd4a650;  alias, 1 drivers
v0xd48460_0 .net "train_mispredicted", 0 0, L_0xd4a4f0;  alias, 1 drivers
v0xd48550_0 .net "train_pc", 6 0, L_0xd4a7e0;  alias, 1 drivers
v0xd48660_0 .net "train_taken", 0 0, L_0xd4a2d0;  alias, 1 drivers
v0xd48750_0 .net "train_valid", 0 0, v0xd455b0_0;  alias, 1 drivers
v0xd46ef0_0 .array/port v0xd46ef0, 0;
v0xd46ef0_1 .array/port v0xd46ef0, 1;
E_0xd281b0/0 .event anyedge, v0xd43130_0, v0xd46860_0, v0xd46ef0_0, v0xd46ef0_1;
v0xd46ef0_2 .array/port v0xd46ef0, 2;
v0xd46ef0_3 .array/port v0xd46ef0, 3;
v0xd46ef0_4 .array/port v0xd46ef0, 4;
v0xd46ef0_5 .array/port v0xd46ef0, 5;
E_0xd281b0/1 .event anyedge, v0xd46ef0_2, v0xd46ef0_3, v0xd46ef0_4, v0xd46ef0_5;
v0xd46ef0_6 .array/port v0xd46ef0, 6;
v0xd46ef0_7 .array/port v0xd46ef0, 7;
v0xd46ef0_8 .array/port v0xd46ef0, 8;
v0xd46ef0_9 .array/port v0xd46ef0, 9;
E_0xd281b0/2 .event anyedge, v0xd46ef0_6, v0xd46ef0_7, v0xd46ef0_8, v0xd46ef0_9;
v0xd46ef0_10 .array/port v0xd46ef0, 10;
v0xd46ef0_11 .array/port v0xd46ef0, 11;
v0xd46ef0_12 .array/port v0xd46ef0, 12;
v0xd46ef0_13 .array/port v0xd46ef0, 13;
E_0xd281b0/3 .event anyedge, v0xd46ef0_10, v0xd46ef0_11, v0xd46ef0_12, v0xd46ef0_13;
v0xd46ef0_14 .array/port v0xd46ef0, 14;
v0xd46ef0_15 .array/port v0xd46ef0, 15;
v0xd46ef0_16 .array/port v0xd46ef0, 16;
v0xd46ef0_17 .array/port v0xd46ef0, 17;
E_0xd281b0/4 .event anyedge, v0xd46ef0_14, v0xd46ef0_15, v0xd46ef0_16, v0xd46ef0_17;
v0xd46ef0_18 .array/port v0xd46ef0, 18;
v0xd46ef0_19 .array/port v0xd46ef0, 19;
v0xd46ef0_20 .array/port v0xd46ef0, 20;
v0xd46ef0_21 .array/port v0xd46ef0, 21;
E_0xd281b0/5 .event anyedge, v0xd46ef0_18, v0xd46ef0_19, v0xd46ef0_20, v0xd46ef0_21;
v0xd46ef0_22 .array/port v0xd46ef0, 22;
v0xd46ef0_23 .array/port v0xd46ef0, 23;
v0xd46ef0_24 .array/port v0xd46ef0, 24;
v0xd46ef0_25 .array/port v0xd46ef0, 25;
E_0xd281b0/6 .event anyedge, v0xd46ef0_22, v0xd46ef0_23, v0xd46ef0_24, v0xd46ef0_25;
v0xd46ef0_26 .array/port v0xd46ef0, 26;
v0xd46ef0_27 .array/port v0xd46ef0, 27;
v0xd46ef0_28 .array/port v0xd46ef0, 28;
v0xd46ef0_29 .array/port v0xd46ef0, 29;
E_0xd281b0/7 .event anyedge, v0xd46ef0_26, v0xd46ef0_27, v0xd46ef0_28, v0xd46ef0_29;
v0xd46ef0_30 .array/port v0xd46ef0, 30;
v0xd46ef0_31 .array/port v0xd46ef0, 31;
v0xd46ef0_32 .array/port v0xd46ef0, 32;
v0xd46ef0_33 .array/port v0xd46ef0, 33;
E_0xd281b0/8 .event anyedge, v0xd46ef0_30, v0xd46ef0_31, v0xd46ef0_32, v0xd46ef0_33;
v0xd46ef0_34 .array/port v0xd46ef0, 34;
v0xd46ef0_35 .array/port v0xd46ef0, 35;
v0xd46ef0_36 .array/port v0xd46ef0, 36;
v0xd46ef0_37 .array/port v0xd46ef0, 37;
E_0xd281b0/9 .event anyedge, v0xd46ef0_34, v0xd46ef0_35, v0xd46ef0_36, v0xd46ef0_37;
v0xd46ef0_38 .array/port v0xd46ef0, 38;
v0xd46ef0_39 .array/port v0xd46ef0, 39;
v0xd46ef0_40 .array/port v0xd46ef0, 40;
v0xd46ef0_41 .array/port v0xd46ef0, 41;
E_0xd281b0/10 .event anyedge, v0xd46ef0_38, v0xd46ef0_39, v0xd46ef0_40, v0xd46ef0_41;
v0xd46ef0_42 .array/port v0xd46ef0, 42;
v0xd46ef0_43 .array/port v0xd46ef0, 43;
v0xd46ef0_44 .array/port v0xd46ef0, 44;
v0xd46ef0_45 .array/port v0xd46ef0, 45;
E_0xd281b0/11 .event anyedge, v0xd46ef0_42, v0xd46ef0_43, v0xd46ef0_44, v0xd46ef0_45;
v0xd46ef0_46 .array/port v0xd46ef0, 46;
v0xd46ef0_47 .array/port v0xd46ef0, 47;
v0xd46ef0_48 .array/port v0xd46ef0, 48;
v0xd46ef0_49 .array/port v0xd46ef0, 49;
E_0xd281b0/12 .event anyedge, v0xd46ef0_46, v0xd46ef0_47, v0xd46ef0_48, v0xd46ef0_49;
v0xd46ef0_50 .array/port v0xd46ef0, 50;
v0xd46ef0_51 .array/port v0xd46ef0, 51;
v0xd46ef0_52 .array/port v0xd46ef0, 52;
v0xd46ef0_53 .array/port v0xd46ef0, 53;
E_0xd281b0/13 .event anyedge, v0xd46ef0_50, v0xd46ef0_51, v0xd46ef0_52, v0xd46ef0_53;
v0xd46ef0_54 .array/port v0xd46ef0, 54;
v0xd46ef0_55 .array/port v0xd46ef0, 55;
v0xd46ef0_56 .array/port v0xd46ef0, 56;
v0xd46ef0_57 .array/port v0xd46ef0, 57;
E_0xd281b0/14 .event anyedge, v0xd46ef0_54, v0xd46ef0_55, v0xd46ef0_56, v0xd46ef0_57;
v0xd46ef0_58 .array/port v0xd46ef0, 58;
v0xd46ef0_59 .array/port v0xd46ef0, 59;
v0xd46ef0_60 .array/port v0xd46ef0, 60;
v0xd46ef0_61 .array/port v0xd46ef0, 61;
E_0xd281b0/15 .event anyedge, v0xd46ef0_58, v0xd46ef0_59, v0xd46ef0_60, v0xd46ef0_61;
v0xd46ef0_62 .array/port v0xd46ef0, 62;
v0xd46ef0_63 .array/port v0xd46ef0, 63;
v0xd46ef0_64 .array/port v0xd46ef0, 64;
v0xd46ef0_65 .array/port v0xd46ef0, 65;
E_0xd281b0/16 .event anyedge, v0xd46ef0_62, v0xd46ef0_63, v0xd46ef0_64, v0xd46ef0_65;
v0xd46ef0_66 .array/port v0xd46ef0, 66;
v0xd46ef0_67 .array/port v0xd46ef0, 67;
v0xd46ef0_68 .array/port v0xd46ef0, 68;
v0xd46ef0_69 .array/port v0xd46ef0, 69;
E_0xd281b0/17 .event anyedge, v0xd46ef0_66, v0xd46ef0_67, v0xd46ef0_68, v0xd46ef0_69;
v0xd46ef0_70 .array/port v0xd46ef0, 70;
v0xd46ef0_71 .array/port v0xd46ef0, 71;
v0xd46ef0_72 .array/port v0xd46ef0, 72;
v0xd46ef0_73 .array/port v0xd46ef0, 73;
E_0xd281b0/18 .event anyedge, v0xd46ef0_70, v0xd46ef0_71, v0xd46ef0_72, v0xd46ef0_73;
v0xd46ef0_74 .array/port v0xd46ef0, 74;
v0xd46ef0_75 .array/port v0xd46ef0, 75;
v0xd46ef0_76 .array/port v0xd46ef0, 76;
v0xd46ef0_77 .array/port v0xd46ef0, 77;
E_0xd281b0/19 .event anyedge, v0xd46ef0_74, v0xd46ef0_75, v0xd46ef0_76, v0xd46ef0_77;
v0xd46ef0_78 .array/port v0xd46ef0, 78;
v0xd46ef0_79 .array/port v0xd46ef0, 79;
v0xd46ef0_80 .array/port v0xd46ef0, 80;
v0xd46ef0_81 .array/port v0xd46ef0, 81;
E_0xd281b0/20 .event anyedge, v0xd46ef0_78, v0xd46ef0_79, v0xd46ef0_80, v0xd46ef0_81;
v0xd46ef0_82 .array/port v0xd46ef0, 82;
v0xd46ef0_83 .array/port v0xd46ef0, 83;
v0xd46ef0_84 .array/port v0xd46ef0, 84;
v0xd46ef0_85 .array/port v0xd46ef0, 85;
E_0xd281b0/21 .event anyedge, v0xd46ef0_82, v0xd46ef0_83, v0xd46ef0_84, v0xd46ef0_85;
v0xd46ef0_86 .array/port v0xd46ef0, 86;
v0xd46ef0_87 .array/port v0xd46ef0, 87;
v0xd46ef0_88 .array/port v0xd46ef0, 88;
v0xd46ef0_89 .array/port v0xd46ef0, 89;
E_0xd281b0/22 .event anyedge, v0xd46ef0_86, v0xd46ef0_87, v0xd46ef0_88, v0xd46ef0_89;
v0xd46ef0_90 .array/port v0xd46ef0, 90;
v0xd46ef0_91 .array/port v0xd46ef0, 91;
v0xd46ef0_92 .array/port v0xd46ef0, 92;
v0xd46ef0_93 .array/port v0xd46ef0, 93;
E_0xd281b0/23 .event anyedge, v0xd46ef0_90, v0xd46ef0_91, v0xd46ef0_92, v0xd46ef0_93;
v0xd46ef0_94 .array/port v0xd46ef0, 94;
v0xd46ef0_95 .array/port v0xd46ef0, 95;
v0xd46ef0_96 .array/port v0xd46ef0, 96;
v0xd46ef0_97 .array/port v0xd46ef0, 97;
E_0xd281b0/24 .event anyedge, v0xd46ef0_94, v0xd46ef0_95, v0xd46ef0_96, v0xd46ef0_97;
v0xd46ef0_98 .array/port v0xd46ef0, 98;
v0xd46ef0_99 .array/port v0xd46ef0, 99;
v0xd46ef0_100 .array/port v0xd46ef0, 100;
v0xd46ef0_101 .array/port v0xd46ef0, 101;
E_0xd281b0/25 .event anyedge, v0xd46ef0_98, v0xd46ef0_99, v0xd46ef0_100, v0xd46ef0_101;
v0xd46ef0_102 .array/port v0xd46ef0, 102;
v0xd46ef0_103 .array/port v0xd46ef0, 103;
v0xd46ef0_104 .array/port v0xd46ef0, 104;
v0xd46ef0_105 .array/port v0xd46ef0, 105;
E_0xd281b0/26 .event anyedge, v0xd46ef0_102, v0xd46ef0_103, v0xd46ef0_104, v0xd46ef0_105;
v0xd46ef0_106 .array/port v0xd46ef0, 106;
v0xd46ef0_107 .array/port v0xd46ef0, 107;
v0xd46ef0_108 .array/port v0xd46ef0, 108;
v0xd46ef0_109 .array/port v0xd46ef0, 109;
E_0xd281b0/27 .event anyedge, v0xd46ef0_106, v0xd46ef0_107, v0xd46ef0_108, v0xd46ef0_109;
v0xd46ef0_110 .array/port v0xd46ef0, 110;
v0xd46ef0_111 .array/port v0xd46ef0, 111;
v0xd46ef0_112 .array/port v0xd46ef0, 112;
v0xd46ef0_113 .array/port v0xd46ef0, 113;
E_0xd281b0/28 .event anyedge, v0xd46ef0_110, v0xd46ef0_111, v0xd46ef0_112, v0xd46ef0_113;
v0xd46ef0_114 .array/port v0xd46ef0, 114;
v0xd46ef0_115 .array/port v0xd46ef0, 115;
v0xd46ef0_116 .array/port v0xd46ef0, 116;
v0xd46ef0_117 .array/port v0xd46ef0, 117;
E_0xd281b0/29 .event anyedge, v0xd46ef0_114, v0xd46ef0_115, v0xd46ef0_116, v0xd46ef0_117;
v0xd46ef0_118 .array/port v0xd46ef0, 118;
v0xd46ef0_119 .array/port v0xd46ef0, 119;
v0xd46ef0_120 .array/port v0xd46ef0, 120;
v0xd46ef0_121 .array/port v0xd46ef0, 121;
E_0xd281b0/30 .event anyedge, v0xd46ef0_118, v0xd46ef0_119, v0xd46ef0_120, v0xd46ef0_121;
v0xd46ef0_122 .array/port v0xd46ef0, 122;
v0xd46ef0_123 .array/port v0xd46ef0, 123;
v0xd46ef0_124 .array/port v0xd46ef0, 124;
v0xd46ef0_125 .array/port v0xd46ef0, 125;
E_0xd281b0/31 .event anyedge, v0xd46ef0_122, v0xd46ef0_123, v0xd46ef0_124, v0xd46ef0_125;
v0xd46ef0_126 .array/port v0xd46ef0, 126;
v0xd46ef0_127 .array/port v0xd46ef0, 127;
E_0xd281b0/32 .event anyedge, v0xd46ef0_126, v0xd46ef0_127, v0xd46e50_0;
E_0xd281b0 .event/or E_0xd281b0/0, E_0xd281b0/1, E_0xd281b0/2, E_0xd281b0/3, E_0xd281b0/4, E_0xd281b0/5, E_0xd281b0/6, E_0xd281b0/7, E_0xd281b0/8, E_0xd281b0/9, E_0xd281b0/10, E_0xd281b0/11, E_0xd281b0/12, E_0xd281b0/13, E_0xd281b0/14, E_0xd281b0/15, E_0xd281b0/16, E_0xd281b0/17, E_0xd281b0/18, E_0xd281b0/19, E_0xd281b0/20, E_0xd281b0/21, E_0xd281b0/22, E_0xd281b0/23, E_0xd281b0/24, E_0xd281b0/25, E_0xd281b0/26, E_0xd281b0/27, E_0xd281b0/28, E_0xd281b0/29, E_0xd281b0/30, E_0xd281b0/31, E_0xd281b0/32;
S_0xd46360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 43, 4 43 0, S_0xd45a80;
 .timescale 0 0;
v0xd46560_0 .var/i "i", 31 0;
S_0xd46660 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 25, 4 25 0, S_0xd45a80;
 .timescale 0 0;
v0xd46860_0 .var/i "index", 31 0;
S_0xd46940 .scope begin, "$unm_blk_8" "$unm_blk_8" 4 47, 4 47 0, S_0xd45a80;
 .timescale 0 0;
v0xd46b50_0 .var/i "index", 31 0;
S_0xd48a00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xcd1410;
 .timescale -12 -12;
E_0xd284a0 .event anyedge, v0xd49800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd49800_0;
    %nor/r;
    %assign/vec4 v0xd49800_0, 0;
    %wait E_0xd284a0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd43830;
T_4 ;
    %wait E_0xce19d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd44d00_0, 0;
    %wait E_0xce19d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd44d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd44c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd450e0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xd44f50_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xd45380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd45510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd44c30_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xd44b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd43de0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xd43aa0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd442e0;
    %join;
    %wait E_0xce19d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd44d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd44c30_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd44b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd44c30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd44f50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd45380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd45510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd450e0_0, 0;
    %wait E_0xcc39f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd44d00_0, 0;
    %wait E_0xce19d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %wait E_0xce19d0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xd44f50_0, 0;
    %wait E_0xce19d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce19d0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd44f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd45510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %wait E_0xce19d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce19d0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd442e0;
    %join;
    %wait E_0xce19d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd44d00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd44b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd44c30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd44f50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd45380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd45510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd450e0_0, 0;
    %wait E_0xcc39f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd44d00_0, 0;
    %wait E_0xce19d0;
    %wait E_0xce19d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %wait E_0xce19d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %wait E_0xce19d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xd44f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd45510_0, 0;
    %wait E_0xce19d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce19d0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd44f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd45510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %wait E_0xce19d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %wait E_0xce19d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xd44f50_0, 0;
    %wait E_0xce19d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd455b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce19d0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd442e0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce1c20;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xd455b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd45510_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xd45380_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xd44b90_0, 0;
    %assign/vec4 v0xd44c30_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xd44f50_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xd450e0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xcd5dd0;
T_5 ;
    %wait E_0xce2780;
    %load/vec4 v0xd42ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xcfc0c0;
    %jmp t_0;
    .scope S_0xcfc0c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd100d0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xd100d0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xd100d0_0;
    %store/vec4a v0xd42c30, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xd100d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd100d0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xcd5dd0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xd42dd0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xd43130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xd42dd0_0;
    %load/vec4 v0xd43070_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xd42dd0_0, 0;
T_5.5 ;
    %load/vec4 v0xd43610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xd432d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd42c30, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xd43550_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xd432d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd42c30, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xd432d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd42c30, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xd432d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd42c30, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xd43550_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xd432d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd42c30, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xd432d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd42c30, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xd433b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xd431f0_0;
    %load/vec4 v0xd43550_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xd42dd0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd46660;
T_6 ;
    %load/vec4 v0xd480e0_0;
    %pad/u 32;
    %load/vec4 v0xd46e50_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0xd46860_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0xd45a80;
T_7 ;
    %wait E_0xd281b0;
    %load/vec4 v0xd482b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0xd46660;
    %jmp t_2;
    .scope S_0xd46660;
t_3 ;
    %load/vec4 v0xd46860_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %store/vec4 v0xd46860_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 4, v0xd46860_0;
    %load/vec4a v0xd46ef0, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xd481f0_0, 0, 1;
    %load/vec4 v0xd46e50_0;
    %store/vec4 v0xd47fb0_0, 0, 7;
    %end;
    .scope S_0xd45a80;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd481f0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xd47fb0_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xd46940;
T_8 ;
    %load/vec4 v0xd48550_0;
    %pad/u 32;
    %load/vec4 v0xd483a0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0xd46b50_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0xd45a80;
T_9 ;
    %wait E_0xce2780;
    %load/vec4 v0xd46c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd46e50_0, 0;
    %fork t_5, S_0xd46360;
    %jmp t_4;
    .scope S_0xd46360;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd46560_0, 0, 32;
T_9.2 ; Top of for-loop 
    %load/vec4 v0xd46560_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0xd46560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd46ef0, 0, 4;
T_9.4 ; for-loop step statement
    %load/vec4 v0xd46560_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd46560_0, 0, 32;
    %jmp T_9.2;
T_9.3 ; for-loop exit label
    %end;
    .scope S_0xd45a80;
t_4 %join;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xd48750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %fork t_7, S_0xd46940;
    %jmp t_6;
    .scope S_0xd46940;
t_7 ;
    %load/vec4 v0xd46b50_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %store/vec4 v0xd46b50_0, 0, 32;
    %load/vec4 v0xd48660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %ix/getv/s 4, v0xd46b50_0;
    %load/vec4a v0xd46ef0, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %ix/getv/s 4, v0xd46b50_0;
    %load/vec4a v0xd46ef0, 4;
    %addi 1, 0, 2;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %ix/getv/s 3, v0xd46b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd46ef0, 0, 4;
    %jmp T_9.8;
T_9.7 ;
    %ix/getv/s 4, v0xd46b50_0;
    %load/vec4a v0xd46ef0, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %ix/getv/s 4, v0xd46b50_0;
    %load/vec4a v0xd46ef0, 4;
    %subi 1, 0, 2;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %ix/getv/s 3, v0xd46b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd46ef0, 0, 4;
T_9.8 ;
    %load/vec4 v0xd48460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %load/vec4 v0xd483a0_0;
    %assign/vec4 v0xd46e50_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0xd46e50_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xd48660_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xd46e50_0, 0;
T_9.14 ;
    %end;
    .scope S_0xd45a80;
t_6 %join;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xcd1410;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd49250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd49800_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0xcd1410;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0xd49250_0;
    %inv;
    %store/vec4 v0xd49250_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0xcd1410;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd449f0_0, v0xd49a70_0, v0xd49250_0, v0xd491b0_0, v0xd496c0_0, v0xd494e0_0, v0xd49dd0_0, v0xd49d30_0, v0xd49bd0_0, v0xd49b10_0, v0xd49c70_0, v0xd49620_0, v0xd49580_0, v0xd49440_0, v0xd492f0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0xcd1410;
T_13 ;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd49760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0xcd1410;
T_14 ;
    %wait E_0xce1c20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd49760_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd49760_0, 4, 32;
    %load/vec4 v0xd498c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd49760_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd49760_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd49760_0, 4, 32;
T_14.0 ;
    %load/vec4 v0xd49620_0;
    %load/vec4 v0xd49620_0;
    %load/vec4 v0xd49580_0;
    %xor;
    %load/vec4 v0xd49620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd49760_0, 4, 32;
T_14.6 ;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd49760_0, 4, 32;
T_14.4 ;
    %load/vec4 v0xd49440_0;
    %load/vec4 v0xd49440_0;
    %load/vec4 v0xd492f0_0;
    %xor;
    %load/vec4 v0xd49440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd49760_0, 4, 32;
T_14.10 ;
    %load/vec4 v0xd49760_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd49760_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/gshare/iter0/response42/top_module.sv";
