2:38:06 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "EMI_Sensor_FPGA_syn.prj" -log "EMI_Sensor_FPGA_Implmnt/EMI_Sensor_FPGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of EMI_Sensor_FPGA_Implmnt/EMI_Sensor_FPGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-E7PTEOJ

# Tue Oct 15 14:39:21 2019

#Implementation: EMI_Sensor_FPGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\Toggle_Pin_Test.v" (library work)
Verilog syntax check successful!
File C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\Toggle_Pin_Test.v changed - recompiling
Selecting top level module Toggle_Pin_Test
@N: CG364 :"C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\Toggle_Pin_Test.v":1:7:1:21|Synthesizing module Toggle_Pin_Test in library work.


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 15 14:39:23 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\Toggle_Pin_Test.v":1:7:1:21|Selected library: work cell: Toggle_Pin_Test view verilog as top level
@N: NF107 :"C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\Toggle_Pin_Test.v":1:7:1:21|Selected library: work cell: Toggle_Pin_Test view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 15 14:39:24 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 15 14:39:24 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\synwork\EMI_Sensor_FPGA_comp.srs changed - recompiling
@N: NF107 :"C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\Toggle_Pin_Test.v":1:7:1:21|Selected library: work cell: Toggle_Pin_Test view verilog as top level
@N: NF107 :"C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\Toggle_Pin_Test.v":1:7:1:21|Selected library: work cell: Toggle_Pin_Test view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 15 14:39:26 2019

###########################################################]
Pre-mapping Report

# Tue Oct 15 14:39:27 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\EMI_Sensor_FPGA_scck.rpt 
Printing clock  summary report in "C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\EMI_Sensor_FPGA_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Toggle_Pin_Test

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\EMI_Sensor_FPGA.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Oct 15 14:39:31 2019

###########################################################]
Map & Optimize Report

# Tue Oct 15 14:39:32 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\synwork\EMI_Sensor_FPGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\EMI_Sensor_FPGA.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 15 14:39:36 2019
#


Top view:               Toggle_Pin_Test
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Toggle_Pin_Test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 2
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Tue Oct 15 14:39:37 2019

###########################################################]


Synthesis exit by 0.
Current Implementation EMI_Sensor_FPGA_Implmnt its sbt path: C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 23 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt/EMI_Sensor_FPGA.edf " "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt/EMI_Sensor_FPGA.edf...
Parsing constraint file: C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
Warning: pin o_ADC_Reset doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
Warning: pin DRDY doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
Warning: pin SCO doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
Warning: pin FSI doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
Warning: pin SDO doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
Warning: pin SDI doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
Warning: pin SDLr doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
Warning: pin FSOr doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
Warning: pin SDLb doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
Warning: pin FSOb doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
Warning: pin MISO doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
Warning: pin MOSI doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf 
parse file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_FPGA_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt/EMI_Sensor_FPGA.scf
sdc_reader OK C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt/EMI_Sensor_FPGA.scf
Stored edif netlist at C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test...

write Timing Constraint to C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Toggle_Pin_Test

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test" --outdir "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\placer\Toggle_Pin_Test_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test --outdir C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\placer\Toggle_Pin_Test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test
SDC file             - C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	2/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 2.8 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 1.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	2/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 6.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test" --package SG48 --outdir "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\placer\Toggle_Pin_Test_pl.sdc" --dst_sdc_file "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\packer\Toggle_Pin_Test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 5
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test" --package SG48 --outdir "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\placer\Toggle_Pin_Test_pl.sdc" --dst_sdc_file "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\packer\Toggle_Pin_Test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 5
used logic cells: 0
Translating sdc file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\placer\Toggle_Pin_Test_pl.sdc...
Translated sdc file is C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\packer\Toggle_Pin_Test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\sbt\outputs\packer\Toggle_Pin_Test_pk.sdc" --outdir "C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\simulation_netlist\Toggle_Pin_Test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\sbt\outputs\packer\Toggle_Pin_Test_pk.sdc --outdir C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\sbt\outputs\router --sdf_file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\simulation_netlist\Toggle_Pin_Test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design Toggle_Pin_Test
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 28
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design Toggle_Pin_Test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 30 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\simulation_netlist\Toggle_Pin_Test_sbt.v" --vhdl "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt/sbt/outputs/simulation_netlist\Toggle_Pin_Test_sbt.vhd" --lib "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\packer\Toggle_Pin_Test_pk.sdc" --out-sdc-file "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\netlister\Toggle_Pin_Test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\simulation_netlist\Toggle_Pin_Test_sbt.v
Writing C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt/sbt/outputs/simulation_netlist\Toggle_Pin_Test_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\netlister\Toggle_Pin_Test_sbt.sdc" --sdf-file "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\simulation_netlist\Toggle_Pin_Test_sbt.sdf" --report-file "C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\sbt\outputs\timer\Toggle_Pin_Test_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\netlister\Toggle_Pin_Test_sbt.sdc --sdf-file C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\simulation_netlist\Toggle_Pin_Test_sbt.sdf --report-file C:\Users\97jsm\Documents\GitHub\EMI-sensor\Building sensor\Code\FPGA\EMI_Sensor_FPGA\EMI_Sensor_FPGA_Implmnt\sbt\outputs\timer\Toggle_Pin_Test_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\netlist\oadb-Toggle_Pin_Test" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/97jsm/Documents/GitHub/EMI-sensor/Building sensor/Code/FPGA/EMI_Sensor_FPGA/EMI_Sensor_FPGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
2:58:38 PM
