<module id="CPU1TOCPU2_IPC_REGS_CPU1VIEW" HW_revision="" description="CPU1TOCPU2 IPC Registers">
	<register id="CPU1TOCPU2IPCACK" width="32" page="1" offset="0x0" internal="0" description="CPU1TOCPU2IPCACK Register">
		<bitfield id="IPC0" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC0 bit" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="IPC1" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC1 bit" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="IPC2" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC2 bit" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="IPC3" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC3 bit" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="IPC4" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC4 bit" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="IPC5" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC5 bit" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="IPC6" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC6 bit" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="IPC7" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC7 bit" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="IPC8" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC8 bit" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="IPC9" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC9 bit" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="IPC10" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC10 bit" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="IPC11" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC11 bit" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="IPC12" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC12 bit" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="IPC13" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC13 bit" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="IPC14" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC14 bit" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="IPC15" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC15 bit" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="IPC16" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC16 bit" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="IPC17" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC17 bit" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="IPC18" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC18 bit" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="IPC19" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC19 bit" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="IPC20" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC20 bit" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="IPC21" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC21 bit" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="IPC22" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC22 bit" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="IPC23" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC23 bit" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="IPC24" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC24 bit" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="IPC25" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC25 bit" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="IPC26" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC26 bit" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="IPC27" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC27 bit" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="IPC28" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC28 bit" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="IPC29" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC29 bit" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="IPC30" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC30 bit" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="IPC31" description="Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC31 bit" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="CPU2TOCPU1IPCSTS" width="32" page="1" offset="0x2" internal="0" description="CPU2TOCPU1IPCSTS Register">
		<bitfield id="IPC0" description="IPC0 Request from  CPU2 to CPU1" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="IPC1" description="IPC1 Request from  CPU2 to CPU1" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="IPC2" description="IPC2 Request from  CPU2 to CPU1" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="IPC3" description="IPC3 Request from  CPU2 to CPU1" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="IPC4" description="IPC4 Request from  CPU2 to CPU1" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="IPC5" description="IPC5 Request from  CPU2 to CPU1" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="IPC6" description="IPC6 Request from  CPU2 to CPU1" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="IPC7" description="IPC7 Request from  CPU2 to CPU1" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="IPC8" description="IPC8 Request from  CPU2 to CPU1" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="IPC9" description="IPC9 Request from  CPU2 to CPU1" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="IPC10" description="IPC10 Request from  CPU2 to CPU1" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="IPC11" description="IPC11 Request from  CPU2 to CPU1" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="IPC12" description="IPC12 Request from  CPU2 to CPU1" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="IPC13" description="IPC13 Request from  CPU2 to CPU1" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="IPC14" description="IPC14 Request from  CPU2 to CPU1" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="IPC15" description="IPC15 Request from  CPU2 to CPU1" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="IPC16" description="IPC16 Request from  CPU2 to CPU1" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="IPC17" description="IPC17 Request from  CPU2 to CPU1" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="IPC18" description="IPC18 Request from  CPU2 to CPU1" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="IPC19" description="IPC19 Request from  CPU2 to CPU1" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="IPC20" description="IPC20 Request from  CPU2 to CPU1" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="IPC21" description="IPC21 Request from  CPU2 to CPU1" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="IPC22" description="IPC22 Request from  CPU2 to CPU1" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="IPC23" description="IPC23 Request from  CPU2 to CPU1" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="IPC24" description="IPC24 Request from  CPU2 to CPU1" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="IPC25" description="IPC25 Request from  CPU2 to CPU1" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="IPC26" description="IPC26 Request from  CPU2 to CPU1" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="IPC27" description="IPC27 Request from  CPU2 to CPU1" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="IPC28" description="IPC28 Request from  CPU2 to CPU1" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="IPC29" description="IPC29 Request from  CPU2 to CPU1" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="IPC30" description="IPC30 Request from  CPU2 to CPU1" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="IPC31" description="IPC31 Request from  CPU2 to CPU1" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="CPU1TOCPU2IPCSET" width="32" page="1" offset="0x4" internal="0" description="CPU1TOCPU2IPCSET Register">
		<bitfield id="IPC0" description="Set CPU1TOCPU2IPCFLG.IPC0 Flag" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="IPC1" description="Set CPU1TOCPU2IPCFLG.IPC1 Flag" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="IPC2" description="Set CPU1TOCPU2IPCFLG.IPC2 Flag" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="IPC3" description="Set CPU1TOCPU2IPCFLG.IPC3 Flag" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="IPC4" description="Set CPU1TOCPU2IPCFLG.IPC4 Flag" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="IPC5" description="Set CPU1TOCPU2IPCFLG.IPC5 Flag" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="IPC6" description="Set CPU1TOCPU2IPCFLG.IPC6 Flag" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="IPC7" description="Set CPU1TOCPU2IPCFLG.IPC7 Flag" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="IPC8" description="Set CPU1TOCPU2IPCFLG.IPC8 Flag" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="IPC9" description="Set CPU1TOCPU2IPCFLG.IPC9 Flag" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="IPC10" description="Set CPU1TOCPU2IPCFLG.IPC10 Flag" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="IPC11" description="Set CPU1TOCPU2IPCFLG.IPC11 Flag" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="IPC12" description="Set CPU1TOCPU2IPCFLG.IPC12 Flag" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="IPC13" description="Set CPU1TOCPU2IPCFLG.IPC13 Flag" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="IPC14" description="Set CPU1TOCPU2IPCFLG.IPC14 Flag" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="IPC15" description="Set CPU1TOCPU2IPCFLG.IPC15 Flag" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="IPC16" description="Set CPU1TOCPU2IPCFLG.IPC16 Flag" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="IPC17" description="Set CPU1TOCPU2IPCFLG.IPC17 Flag" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="IPC18" description="Set CPU1TOCPU2IPCFLG.IPC18 Flag" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="IPC19" description="Set CPU1TOCPU2IPCFLG.IPC19 Flag" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="IPC20" description="Set CPU1TOCPU2IPCFLG.IPC20 Flag" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="IPC21" description="Set CPU1TOCPU2IPCFLG.IPC21 Flag" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="IPC22" description="Set CPU1TOCPU2IPCFLG.IPC22 Flag" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="IPC23" description="Set CPU1TOCPU2IPCFLG.IPC23 Flag" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="IPC24" description="Set CPU1TOCPU2IPCFLG.IPC24 Flag" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="IPC25" description="Set CPU1TOCPU2IPCFLG.IPC25 Flag" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="IPC26" description="Set CPU1TOCPU2IPCFLG.IPC26 Flag" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="IPC27" description="Set CPU1TOCPU2IPCFLG.IPC27 Flag" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="IPC28" description="Set CPU1TOCPU2IPCFLG.IPC28 Flag" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="IPC29" description="Set CPU1TOCPU2IPCFLG.IPC29 Flag" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="IPC30" description="Set CPU1TOCPU2IPCFLG.IPC30 Flag" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="IPC31" description="Set CPU1TOCPU2IPCFLG.IPC31 Flag" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="CPU1TOCPU2IPCCLR" width="32" page="1" offset="0x6" internal="0" description="CPU1TOCPU2IPCCLR Register">
		<bitfield id="IPC0" description="Clear CPU1TOCPU2IPCFLG.IPC0 Flag" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="IPC1" description="Clear CPU1TOCPU2IPCFLG.IPC1 Flag" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="IPC2" description="Clear CPU1TOCPU2IPCFLG.IPC2 Flag" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="IPC3" description="Clear CPU1TOCPU2IPCFLG.IPC3 Flag" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="IPC4" description="Clear CPU1TOCPU2IPCFLG.IPC4 Flag" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="IPC5" description="Clear CPU1TOCPU2IPCFLG.IPC5 Flag" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="IPC6" description="Clear CPU1TOCPU2IPCFLG.IPC6 Flag" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="IPC7" description="Clear CPU1TOCPU2IPCFLG.IPC7 Flag" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="IPC8" description="Clear CPU1TOCPU2IPCFLG.IPC8 Flag" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="IPC9" description="Clear CPU1TOCPU2IPCFLG.IPC9 Flag" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="IPC10" description="Clear CPU1TOCPU2IPCFLG.IPC10 Flag" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="IPC11" description="Clear CPU1TOCPU2IPCFLG.IPC11 Flag" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="IPC12" description="Clear CPU1TOCPU2IPCFLG.IPC12 Flag" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="IPC13" description="Clear CPU1TOCPU2IPCFLG.IPC13 Flag" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="IPC14" description="Clear CPU1TOCPU2IPCFLG.IPC14 Flag" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="IPC15" description="Clear CPU1TOCPU2IPCFLG.IPC15 Flag" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="IPC16" description="Clear CPU1TOCPU2IPCFLG.IPC16 Flag" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="IPC17" description="Clear CPU1TOCPU2IPCFLG.IPC17 Flag" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="IPC18" description="Clear CPU1TOCPU2IPCFLG.IPC18 Flag" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="IPC19" description="Clear CPU1TOCPU2IPCFLG.IPC19 Flag" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="IPC20" description="Clear CPU1TOCPU2IPCFLG.IPC20 Flag" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="IPC21" description="Clear CPU1TOCPU2IPCFLG.IPC21 Flag" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="IPC22" description="Clear CPU1TOCPU2IPCFLG.IPC22 Flag" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="IPC23" description="Clear CPU1TOCPU2IPCFLG.IPC23 Flag" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="IPC24" description="Clear CPU1TOCPU2IPCFLG.IPC24 Flag" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="IPC25" description="Clear CPU1TOCPU2IPCFLG.IPC25 Flag" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="IPC26" description="Clear CPU1TOCPU2IPCFLG.IPC26 Flag" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="IPC27" description="Clear CPU1TOCPU2IPCFLG.IPC27 Flag" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="IPC28" description="Clear CPU1TOCPU2IPCFLG.IPC28 Flag" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="IPC29" description="Clear CPU1TOCPU2IPCFLG.IPC29 Flag" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="IPC30" description="Clear CPU1TOCPU2IPCFLG.IPC30 Flag" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="IPC31" description="Clear CPU1TOCPU2IPCFLG.IPC31 Flag" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="CPU1TOCPU2IPCFLG" width="32" page="1" offset="0x8" internal="0" description="CPU1TOCPU2IPCFLG Register">
		<bitfield id="IPC0" description="CPU1 to CPU2 IPC0 Flag Status" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="IPC1" description="CPU1 to CPU2 IPC1 Flag Status" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="IPC2" description="CPU1 to CPU2 IPC2 Flag Status" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="IPC3" description="CPU1 to CPU2 IPC3 Flag Status" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="IPC4" description="CPU1 to CPU2 IPC4 Flag Status" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="IPC5" description="CPU1 to CPU2 IPC5 Flag Status" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="IPC6" description="CPU1 to CPU2 IPC6 Flag Status" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="IPC7" description="CPU1 to CPU2 IPC7 Flag Status" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="IPC8" description="CPU1 to CPU2 IPC8 Flag Status" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="IPC9" description="CPU1 to CPU2 IPC9 Flag Status" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="IPC10" description="CPU1 to CPU2 IPC10 Flag Status" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="IPC11" description="CPU1 to CPU2 IPC11 Flag Status" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="IPC12" description="CPU1 to CPU2 IPC12 Flag Status" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="IPC13" description="CPU1 to CPU2 IPC13 Flag Status" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="IPC14" description="CPU1 to CPU2 IPC14 Flag Status" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="IPC15" description="CPU1 to CPU2 IPC15 Flag Status" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="IPC16" description="CPU1 to CPU2 IPC16 Flag Status" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="IPC17" description="CPU1 to CPU2 IPC17 Flag Status" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="IPC18" description="CPU1 to CPU2 IPC18 Flag Status" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="IPC19" description="CPU1 to CPU2 IPC19 Flag Status" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="IPC20" description="CPU1 to CPU2 IPC20 Flag Status" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="IPC21" description="CPU1 to CPU2 IPC21 Flag Status" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="IPC22" description="CPU1 to CPU2 IPC22 Flag Status" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="IPC23" description="CPU1 to CPU2 IPC23 Flag Status" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="IPC24" description="CPU1 to CPU2 IPC24 Flag Status" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="IPC25" description="CPU1 to CPU2 IPC25 Flag Status" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="IPC26" description="CPU1 to CPU2 IPC26 Flag Status" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="IPC27" description="CPU1 to CPU2 IPC27 Flag Status" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="IPC28" description="CPU1 to CPU2 IPC28 Flag Status" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="IPC29" description="CPU1 to CPU2 IPC29 Flag Status" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="IPC30" description="CPU1 to CPU2 IPC30 Flag Status" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="IPC31" description="CPU1 to CPU2 IPC31 Flag Status" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="IPCCOUNTERL" width="32" page="1" offset="0xc" internal="0" description="IPCCOUNTERL Register">
		<bitfield id="COUNT" description="IPC Counter's lower 32-bit" begin="31" end="0" width="32" rwaccess="R"/>
	</register>
	<register id="IPCCOUNTERH" width="32" page="1" offset="0xe" internal="0" description="IPCCOUNTERH Register">
		<bitfield id="COUNT" description="IPC Counter's upper 32-bit" begin="31" end="0" width="32" rwaccess="R"/>
	</register>
	<register id="CPU1TOCPU2IPCSENDCOM" width="32" page="1" offset="0x10" internal="0" description="CPU1TOCPU2IPCSENDCOM Register">
		<bitfield id="COMMAND" description="CPU1 to CPU2 IPC Command" begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="CPU1TOCPU2IPCSENDADDR" width="32" page="1" offset="0x12" internal="0" description="CPU1TOCPU2IPCSENDADDR Register">
		<bitfield id="ADDRESS" description="CPU1 to CPU2 IPC Address" begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="CPU1TOCPU2IPCSENDDATA" width="32" page="1" offset="0x14" internal="0" description="CPU1TOCPU2IPCSENDDATA Register">
		<bitfield id="WDATA" description="CPU1 to CPU2 IPC Data" begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="CPU2TOCPU1IPCREPLY" width="32" page="1" offset="0x16" internal="0" description="CPU2TOCPU1IPCREPLY Register">
		<bitfield id="RDATA" description="CPU2 to CPU1 IPC Reply" begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="CPU2TOCPU1IPCRECVCOM" width="32" page="1" offset="0x18" internal="0" description="CPU2TOCPU1IPCRECVCOM Register">
		<bitfield id="COMMAND" description="Refelects the state of CPU2TOCPU1IPCSENDCOM register" begin="31" end="0" width="32" rwaccess="R"/>
	</register>
	<register id="CPU2TOCPU1IPCRECVADDR" width="32" page="1" offset="0x1a" internal="0" description="CPU2TOCPU1IPCRECVADDR Register">
		<bitfield id="ADDRESS" description="Refelects the state of CPU2TOCPU1IPCSENDADDR register" begin="31" end="0" width="32" rwaccess="R"/>
	</register>
	<register id="CPU2TOCPU1IPCRECVDATA" width="32" page="1" offset="0x1c" internal="0" description="CPU2TOCPU1IPCRECVDATA Register">
		<bitfield id="WDATA" description="Refelects the state of CPU2TOCPU1IPCSENDDATA register" begin="31" end="0" width="32" rwaccess="R"/>
	</register>
	<register id="CPU1TOCPU2IPCREPLY" width="32" page="1" offset="0x1e" internal="0" description="CPU1TOCPU2IPCREPLY Register">
		<bitfield id="RDATA" description="CPU1 to CPU2 IPC Reply" begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="CPU2TOCPU1IPCBOOTSTS" width="32" page="1" offset="0x20" internal="0" description="CPU2TOCPU1IPCBOOTSTS Register">
		<bitfield id="BOOTSTS" description="CPU2 to CPU1 IPC Boot Status" begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="CPU1TOCPU2IPCBOOTMODE" width="32" page="1" offset="0x22" internal="0" description="CPU1TOCPU2IPCBOOTMODE Register">
		<bitfield id="BOOTMODE" description="CPU1 to CPU2 IPC Boot Mode." begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="FLASHCTLSEM" width="32" page="1" offset="0x24" internal="0" description="FLASHCTLSEM Register">
		<bitfield id="SEM" description="Flash Controller Access Semaphore between CPU1 and CPU2" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="KEY" description="Key Qualifier for writes to this register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
</module>
