VCD info: dumpfile BarrelShifterTestBench.vcd opened for output.
 Test Results
Immediate Rm
LSL
Rs=00000000,Rm=00000000,IR=00000000,Out=00000000,SR29_IN=0,SR29_OUT=0
Registe rm
LSL
Rs=00000001,Rm=00000002,IR=00000010,Out=00000004,SR29_IN=0,SR29_OUT=0
Registe rm
LSL
Rs=00000001,Rm=00000004,IR=00000010,Out=00000008,SR29_IN=0,SR29_OUT=0
Registe rm
LSL
Rs=00000001,Rm=00000008,IR=00000010,Out=00000010,SR29_IN=0,SR29_OUT=0
Registe rm
LSL
Rs=00000008,Rm=00000001,IR=00000010,Out=00000100,SR29_IN=0,SR29_OUT=0
Registe rm
LSR
Rs=00000001,Rm=00000002,IR=00000030,Out=00000001,SR29_IN=0,SR29_OUT=0
Registe rm
LSR
Rs=00000001,Rm=00000004,IR=00000030,Out=00000002,SR29_IN=0,SR29_OUT=0
Registe rm
LSR
Rs=00000001,Rm=00000008,IR=00000030,Out=00000004,SR29_IN=0,SR29_OUT=0
Registe rm
LSR
Rs=00000008,Rm=00000001,IR=00000030,Out=00000000,SR29_IN=0,SR29_OUT=0
Registe rm
ASR
Rs=00000001,Rm=00000002,IR=00000050,Out=00000001,SR29_IN=0,SR29_OUT=0
Registe rm
ASR
Rs=00000001,Rm=00000004,IR=00000050,Out=00000002,SR29_IN=0,SR29_OUT=0
Registe rm
ASR
Rs=00000001,Rm=00000008,IR=00000050,Out=00000004,SR29_IN=0,SR29_OUT=0
Registe rm
ASR
Rs=00000008,Rm=00000001,IR=00000050,Out=00000000,SR29_IN=0,SR29_OUT=0
Registe rm
ASR
Rs=00000008,Rm=f0000001,IR=00000050,Out=7ff00000,SR29_IN=0,SR29_OUT=0
Registe rm
ROR
[  0]=[  1]
[  1]=[  2]
[  2]=[  3]
[  3]=[  4]
[  4]=[  5]
[  5]=[  6]
[  6]=[  7]
[  7]=[  8]
[  8]=[  9]
[  9]=[ 10]
[ 10]=[ 11]
[ 11]=[ 12]
[ 12]=[ 13]
[ 13]=[ 14]
[ 14]=[ 15]
[ 15]=[ 16]
[ 16]=[ 17]
[ 17]=[ 18]
[ 18]=[ 19]
[ 19]=[ 20]
[ 20]=[ 21]
[ 21]=[ 22]
[ 22]=[ 23]
[ 23]=[ 24]
[ 24]=[ 25]
[ 25]=[ 26]
[ 26]=[ 27]
[ 27]=[ 28]
[ 28]=[ 29]
[ 29]=[ 30]
[ 30]=[ 31]
[ 31]=[ 32]
[ 32]=[  0]
Rs=00000001,Rm=00000002,IR=00000070,Out=00000001,SR29_IN=0,SR29_OUT=0
Registe rm
ROR
[  0]=[  1]
[  1]=[  2]
[  2]=[  3]
[  3]=[  4]
[  4]=[  5]
[  5]=[  6]
[  6]=[  7]
[  7]=[  8]
[  8]=[  9]
[  9]=[ 10]
[ 10]=[ 11]
[ 11]=[ 12]
[ 12]=[ 13]
[ 13]=[ 14]
[ 14]=[ 15]
[ 15]=[ 16]
[ 16]=[ 17]
[ 17]=[ 18]
[ 18]=[ 19]
[ 19]=[ 20]
[ 20]=[ 21]
[ 21]=[ 22]
[ 22]=[ 23]
[ 23]=[ 24]
[ 24]=[ 25]
[ 25]=[ 26]
[ 26]=[ 27]
[ 27]=[ 28]
[ 28]=[ 29]
[ 29]=[ 30]
[ 30]=[ 31]
[ 31]=[ 32]
[ 32]=[  0]
Rs=00000001,Rm=00000004,IR=00000070,Out=00000002,SR29_IN=0,SR29_OUT=0
Registe rm
ROR
[  0]=[  1]
[  1]=[  2]
[  2]=[  3]
[  3]=[  4]
[  4]=[  5]
[  5]=[  6]
[  6]=[  7]
[  7]=[  8]
[  8]=[  9]
[  9]=[ 10]
[ 10]=[ 11]
[ 11]=[ 12]
[ 12]=[ 13]
[ 13]=[ 14]
[ 14]=[ 15]
[ 15]=[ 16]
[ 16]=[ 17]
[ 17]=[ 18]
[ 18]=[ 19]
[ 19]=[ 20]
[ 20]=[ 21]
[ 21]=[ 22]
[ 22]=[ 23]
[ 23]=[ 24]
[ 24]=[ 25]
[ 25]=[ 26]
[ 26]=[ 27]
[ 27]=[ 28]
[ 28]=[ 29]
[ 29]=[ 30]
[ 30]=[ 31]
[ 31]=[ 32]
[ 32]=[  0]
Rs=00000001,Rm=00000008,IR=00000070,Out=00000004,SR29_IN=0,SR29_OUT=0
Registe rm
ROR
[  0]=[  8]
[  1]=[  9]
[  2]=[ 10]
[  3]=[ 11]
[  4]=[ 12]
[  5]=[ 13]
[  6]=[ 14]
[  7]=[ 15]
[  8]=[ 16]
[  9]=[ 17]
[ 10]=[ 18]
[ 11]=[ 19]
[ 12]=[ 20]
[ 13]=[ 21]
[ 14]=[ 22]
[ 15]=[ 23]
[ 16]=[ 24]
[ 17]=[ 25]
[ 18]=[ 26]
[ 19]=[ 27]
[ 20]=[ 28]
[ 21]=[ 29]
[ 22]=[ 30]
[ 23]=[ 31]
[ 24]=[ 32]
[ 25]=[  0]
[ 26]=[  1]
[ 27]=[  2]
[ 28]=[  3]
[ 29]=[  4]
[ 30]=[  5]
[ 31]=[  6]
[ 32]=[  7]
Rs=00000008,Rm=00000001,IR=00000070,Out=02000000,SR29_IN=0,SR29_OUT=0
Registe rm
ROR
[  0]=[  8]
[  1]=[  9]
[  2]=[ 10]
[  3]=[ 11]
[  4]=[ 12]
[  5]=[ 13]
[  6]=[ 14]
[  7]=[ 15]
[  8]=[ 16]
[  9]=[ 17]
[ 10]=[ 18]
[ 11]=[ 19]
[ 12]=[ 20]
[ 13]=[ 21]
[ 14]=[ 22]
[ 15]=[ 23]
[ 16]=[ 24]
[ 17]=[ 25]
[ 18]=[ 26]
[ 19]=[ 27]
[ 20]=[ 28]
[ 21]=[ 29]
[ 22]=[ 30]
[ 23]=[ 31]
[ 24]=[ 32]
[ 25]=[  0]
[ 26]=[  1]
[ 27]=[  2]
[ 28]=[  3]
[ 29]=[  4]
[ 30]=[  5]
[ 31]=[  6]
[ 32]=[  7]
Rs=00000008,Rm=f0000001,IR=00000070,Out=02f00000,SR29_IN=0,SR29_OUT=0
Imediate IR[7:0]
ROR
[  0]=[  0]
[  1]=[  1]
[  2]=[  2]
[  3]=[  3]
[  4]=[  4]
[  5]=[  5]
[  6]=[  6]
[  7]=[  7]
[  8]=[  8]
[  9]=[  9]
[ 10]=[ 10]
[ 11]=[ 11]
[ 12]=[ 12]
[ 13]=[ 13]
[ 14]=[ 14]
[ 15]=[ 15]
[ 16]=[ 16]
[ 17]=[ 17]
[ 18]=[ 18]
[ 19]=[ 19]
[ 20]=[ 20]
[ 21]=[ 21]
[ 22]=[ 22]
[ 23]=[ 23]
[ 24]=[ 24]
[ 25]=[ 25]
[ 26]=[ 26]
[ 27]=[ 27]
[ 28]=[ 28]
[ 29]=[ 29]
[ 30]=[ 30]
[ 31]=[ 31]
[ 32]=[ 32]
Rs=00000008,Rm=f0000001,IR=02000000,Out=00000000,SR29_IN=0,SR29_OUT=0
Imediate IR[7:0]
ROR
[  0]=[ 16]
[  1]=[ 17]
[  2]=[ 18]
[  3]=[ 19]
[  4]=[ 20]
[  5]=[ 21]
[  6]=[ 22]
[  7]=[ 23]
[  8]=[ 24]
[  9]=[ 25]
[ 10]=[ 26]
[ 11]=[ 27]
[ 12]=[ 28]
[ 13]=[ 29]
[ 14]=[ 30]
[ 15]=[ 31]
[ 16]=[ 32]
[ 17]=[  0]
[ 18]=[  1]
[ 19]=[  2]
[ 20]=[  3]
[ 21]=[  4]
[ 22]=[  5]
[ 23]=[  6]
[ 24]=[  7]
[ 25]=[  8]
[ 26]=[  9]
[ 27]=[ 10]
[ 28]=[ 11]
[ 29]=[ 12]
[ 30]=[ 13]
[ 31]=[ 14]
[ 32]=[ 15]
Rs=00000008,Rm=f0000001,IR=02000801,Out=00020000,SR29_IN=0,SR29_OUT=0
Branch
Rs=00000000,Rm=00000000,IR=0a000801,Out=00020000,SR29_IN=0,SR29_OUT=0
