<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="5f2be1a5-0687-4501-bb8c-cf21cb8211bf">
<CyGuid_5f2be1a5-0687-4501-bb8c-cf21cb8211bf type_name="CyDesigner.Common.ProjMgmt.GUI.CyBookmarkData" version="1">
<indicators />
</CyGuid_5f2be1a5-0687-4501-bb8c-cf21cb8211bf>
</dataGuid>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Psoc Arm\Motor Board Rev2">
<ExpandedNodeIds>
<v>Psoc Arm</v>
<v>Psoc Arm\ADC test\TopDesign</v>
<v>Psoc Arm\ADC test\ADC test.cydwr</v>
<v>Psoc Arm\ADC test\ADC test.cydwr\Pins</v>
<v>Psoc Arm\ADC test\ADC test.cydwr\Analog</v>
<v>Psoc Arm\ADC test\ADC test.cydwr\DMA</v>
<v>Psoc Arm\ADC test\ADC test.cydwr\Clocks</v>
<v>Psoc Arm\ADC test\ADC test.cydwr\Interrupts</v>
<v>Psoc Arm\ADC test\ADC test.cydwr\System</v>
<v>Psoc Arm\ADC test\ADC test.cydwr\Directives</v>
<v>Psoc Arm\ADC test\ADC test.cydwr\Flash Security</v>
<v>Psoc Arm\ADC test\Header Files</v>
<v>Psoc Arm\ADC test\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\ADC test\Source Files</v>
<v>Psoc Arm\ADC test\Source Files\main.c</v>
<v>Psoc Arm\ADC test\Generated_Source</v>
<v>Psoc Arm\ADC test\Generated_Source\PSoC4</v>
<v>Psoc Arm\Can Send test\TopDesign</v>
<v>Psoc Arm\Can Send test\Can Send test.cydwr</v>
<v>Psoc Arm\Can Send test\Can Send test.cydwr\Pins</v>
<v>Psoc Arm\Can Send test\Can Send test.cydwr\Analog</v>
<v>Psoc Arm\Can Send test\Can Send test.cydwr\DMA</v>
<v>Psoc Arm\Can Send test\Can Send test.cydwr\Clocks</v>
<v>Psoc Arm\Can Send test\Can Send test.cydwr\Interrupts</v>
<v>Psoc Arm\Can Send test\Can Send test.cydwr\System</v>
<v>Psoc Arm\Can Send test\Can Send test.cydwr\Directives</v>
<v>Psoc Arm\Can Send test\Can Send test.cydwr\Flash Security</v>
<v>Psoc Arm\Can Send test\Header Files</v>
<v>Psoc Arm\Can Send test\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\Can Send test\Source Files</v>
<v>Psoc Arm\Can Send test\Source Files\main.c</v>
<v>Psoc Arm\Can Send test\Generated_Source</v>
<v>Psoc Arm\Can Send test\Generated_Source\PSoC4</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example01.cydwr</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example01.cydwr\Pins</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example01.cydwr\Analog</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example01.cydwr\DMA</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example01.cydwr\Clocks</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example01.cydwr\Interrupts</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example01.cydwr\System</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example01.cydwr\Directives</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example01.cydwr\Flash Security</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\Header Files</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\Source Files</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\Source Files\main.c</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\Generated_Source</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\Generated_Source\PSoC4</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_unmodified.cydwr</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_unmodified.cydwr\Pins</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_unmodified.cydwr\Analog</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_unmodified.cydwr\DMA</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_unmodified.cydwr\Clocks</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_unmodified.cydwr\Interrupts</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_unmodified.cydwr\System</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_unmodified.cydwr\Directives</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_unmodified.cydwr\Flash Security</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\Header Files</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\Source Files</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\Source Files\main.c</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_Example.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\Generated_Source</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\Generated_Source\PSoC4</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example01.cydwr</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example01.cydwr\Pins</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example01.cydwr\Analog</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example01.cydwr\DMA</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example01.cydwr\Clocks</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example01.cydwr\Interrupts</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example01.cydwr\System</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example01.cydwr\Directives</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example01.cydwr\Flash Security</v>
<v>Psoc Arm\CAN_Full_P4_Example01\Header Files</v>
<v>Psoc Arm\CAN_Full_P4_Example01\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\CAN_Full_P4_Example01\Source Files</v>
<v>Psoc Arm\CAN_Full_P4_Example01\Source Files\main.c</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example.pdf</v>
<v>Psoc Arm\CAN_Full_P4_Example01\Generated_Source</v>
<v>Psoc Arm\CAN_Full_P4_Example01\Generated_Source\PSoC4</v>
<v>Psoc Arm\CAN_Full_P4_Example02\TopDesign</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example02.cydwr</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example02.cydwr\Pins</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example02.cydwr\Analog</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example02.cydwr\DMA</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example02.cydwr\Clocks</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example02.cydwr\Interrupts</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example02.cydwr\System</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example02.cydwr\Directives</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example02.cydwr\Flash Security</v>
<v>Psoc Arm\CAN_Full_P4_Example02\Header Files</v>
<v>Psoc Arm\CAN_Full_P4_Example02\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\CAN_Full_P4_Example02\Source Files</v>
<v>Psoc Arm\CAN_Full_P4_Example02\Source Files\main.c</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example.pdf</v>
<v>Psoc Arm\CAN_Full_P4_Example02\Generated_Source</v>
<v>Psoc Arm\CAN_Full_P4_Example02\Generated_Source\PSoC4</v>
<v>Psoc Arm\DebouncerExample01\TopDesign</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01.cydwr</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01.cydwr\Pins</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01.cydwr\Analog</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01.cydwr\Clocks</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01.cydwr\Interrupts</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01.cydwr\DMA</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01.cydwr\System</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01.cydwr\Directives</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01.cydwr\Flash Security</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01.cydwr\EEPROM</v>
<v>Psoc Arm\DebouncerExample01\Header Files</v>
<v>Psoc Arm\DebouncerExample01\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\DebouncerExample01\Source Files</v>
<v>Psoc Arm\DebouncerExample01\Source Files\main.c</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample.pdf</v>
<v>Psoc Arm\DebouncerExample01\Generated_Source</v>
<v>Psoc Arm\DebouncerExample01\Generated_Source\PSoC5</v>
<v>Psoc Arm\Dev Board\TopDesign</v>
<v>Psoc Arm\Dev Board\Dev Board.cydwr</v>
<v>Psoc Arm\Dev Board\Dev Board.cydwr\Pins</v>
<v>Psoc Arm\Dev Board\Dev Board.cydwr\Analog</v>
<v>Psoc Arm\Dev Board\Dev Board.cydwr\DMA</v>
<v>Psoc Arm\Dev Board\Dev Board.cydwr\Clocks</v>
<v>Psoc Arm\Dev Board\Dev Board.cydwr\Interrupts</v>
<v>Psoc Arm\Dev Board\Dev Board.cydwr\System</v>
<v>Psoc Arm\Dev Board\Dev Board.cydwr\Directives</v>
<v>Psoc Arm\Dev Board\Dev Board.cydwr\Flash Security</v>
<v>Psoc Arm\Dev Board\Header Files</v>
<v>Psoc Arm\Dev Board\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\Dev Board\Source Files</v>
<v>Psoc Arm\Dev Board\Source Files\main.c</v>
<v>Psoc Arm\Dev Board\Generated_Source</v>
<v>Psoc Arm\Dev Board\Generated_Source\PSoC4</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign</v>
<v>Psoc Arm\I2C_Master_High_Level01\I2C_Master_High_Level01.cydwr</v>
<v>Psoc Arm\I2C_Master_High_Level01\I2C_Master_High_Level01.cydwr\Pins</v>
<v>Psoc Arm\I2C_Master_High_Level01\I2C_Master_High_Level01.cydwr\Analog</v>
<v>Psoc Arm\I2C_Master_High_Level01\I2C_Master_High_Level01.cydwr\DMA</v>
<v>Psoc Arm\I2C_Master_High_Level01\I2C_Master_High_Level01.cydwr\Clocks</v>
<v>Psoc Arm\I2C_Master_High_Level01\I2C_Master_High_Level01.cydwr\Interrupts</v>
<v>Psoc Arm\I2C_Master_High_Level01\I2C_Master_High_Level01.cydwr\System</v>
<v>Psoc Arm\I2C_Master_High_Level01\I2C_Master_High_Level01.cydwr\Directives</v>
<v>Psoc Arm\I2C_Master_High_Level01\I2C_Master_High_Level01.cydwr\Flash Security</v>
<v>Psoc Arm\I2C_Master_High_Level01\Header Files</v>
<v>Psoc Arm\I2C_Master_High_Level01\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\I2C_Master_High_Level01\Source Files</v>
<v>Psoc Arm\I2C_Master_High_Level01\Source Files\main.c</v>
<v>Psoc Arm\I2C_Master_High_Level01\Generated_Source</v>
<v>Psoc Arm\I2C_Master_High_Level01\Generated_Source\PSoC4</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign</v>
<v>Psoc Arm\I2C_Master_Low_Level01\I2C_Master_Low_Level01.cydwr</v>
<v>Psoc Arm\I2C_Master_Low_Level01\I2C_Master_Low_Level01.cydwr\Pins</v>
<v>Psoc Arm\I2C_Master_Low_Level01\I2C_Master_Low_Level01.cydwr\Analog</v>
<v>Psoc Arm\I2C_Master_Low_Level01\I2C_Master_Low_Level01.cydwr\DMA</v>
<v>Psoc Arm\I2C_Master_Low_Level01\I2C_Master_Low_Level01.cydwr\Clocks</v>
<v>Psoc Arm\I2C_Master_Low_Level01\I2C_Master_Low_Level01.cydwr\Interrupts</v>
<v>Psoc Arm\I2C_Master_Low_Level01\I2C_Master_Low_Level01.cydwr\System</v>
<v>Psoc Arm\I2C_Master_Low_Level01\I2C_Master_Low_Level01.cydwr\Directives</v>
<v>Psoc Arm\I2C_Master_Low_Level01\I2C_Master_Low_Level01.cydwr\Flash Security</v>
<v>Psoc Arm\I2C_Master_Low_Level01\Header Files</v>
<v>Psoc Arm\I2C_Master_Low_Level01\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\I2C_Master_Low_Level01\Source Files</v>
<v>Psoc Arm\I2C_Master_Low_Level01\Source Files\main.c</v>
<v>Psoc Arm\I2C_Master_Low_Level01\Generated_Source</v>
<v>Psoc Arm\I2C_Master_Low_Level01\Generated_Source\PSoC4</v>
<v>Psoc Arm\Motor Board Rev1\TopDesign</v>
<v>Psoc Arm\Motor Board Rev1\Motor Board Rev1.cydwr</v>
<v>Psoc Arm\Motor Board Rev1\Motor Board Rev1.cydwr\Pins</v>
<v>Psoc Arm\Motor Board Rev1\Motor Board Rev1.cydwr\Analog</v>
<v>Psoc Arm\Motor Board Rev1\Motor Board Rev1.cydwr\DMA</v>
<v>Psoc Arm\Motor Board Rev1\Motor Board Rev1.cydwr\Clocks</v>
<v>Psoc Arm\Motor Board Rev1\Motor Board Rev1.cydwr\Interrupts</v>
<v>Psoc Arm\Motor Board Rev1\Motor Board Rev1.cydwr\System</v>
<v>Psoc Arm\Motor Board Rev1\Motor Board Rev1.cydwr\Directives</v>
<v>Psoc Arm\Motor Board Rev1\Motor Board Rev1.cydwr\Flash Security</v>
<v>Psoc Arm\Motor Board Rev1\Header Files</v>
<v>Psoc Arm\Motor Board Rev1\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\Motor Board Rev1\Source Files</v>
<v>Psoc Arm\Motor Board Rev1\Source Files\main.c</v>
<v>Psoc Arm\Motor Board Rev1\Generated_Source</v>
<v>Psoc Arm\Motor Board Rev1\Generated_Source\PSoC4</v>
<v>Psoc Arm\Motor Board Rev2\TopDesign</v>
<v>Psoc Arm\Motor Board Rev2\Motor Board Rev2.cydwr</v>
<v>Psoc Arm\Motor Board Rev2\Motor Board Rev2.cydwr\Pins</v>
<v>Psoc Arm\Motor Board Rev2\Motor Board Rev2.cydwr\Analog</v>
<v>Psoc Arm\Motor Board Rev2\Motor Board Rev2.cydwr\DMA</v>
<v>Psoc Arm\Motor Board Rev2\Motor Board Rev2.cydwr\Clocks</v>
<v>Psoc Arm\Motor Board Rev2\Motor Board Rev2.cydwr\Interrupts</v>
<v>Psoc Arm\Motor Board Rev2\Motor Board Rev2.cydwr\System</v>
<v>Psoc Arm\Motor Board Rev2\Motor Board Rev2.cydwr\Directives</v>
<v>Psoc Arm\Motor Board Rev2\Motor Board Rev2.cydwr\Flash Security</v>
<v>Psoc Arm\Motor Board Rev2\Header Files</v>
<v>Psoc Arm\Motor Board Rev2\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\Motor Board Rev2\Source Files</v>
<v>Psoc Arm\Motor Board Rev2\Source Files\main.c</v>
<v>Psoc Arm\Motor Board Rev2\Generated_Source</v>
<v>Psoc Arm\Motor Board Rev2\Generated_Source\PSoC4</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example01.cydwr</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example01.cydwr\Pins</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example01.cydwr\Analog</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example01.cydwr\DMA</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example01.cydwr\Clocks</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example01.cydwr\Interrupts</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example01.cydwr\System</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example01.cydwr\Directives</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example01.cydwr\Flash Security</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\Header Files</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\Source Files</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\Source Files\main.c</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example.pdf</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\TopDesign</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\working CAN_Basic_P4_Original + uart debug.cydwr</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\working CAN_Basic_P4_Original + uart debug.cydwr\Pins</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\working CAN_Basic_P4_Original + uart debug.cydwr\Analog</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\working CAN_Basic_P4_Original + uart debug.cydwr\DMA</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\working CAN_Basic_P4_Original + uart debug.cydwr\Clocks</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\working CAN_Basic_P4_Original + uart debug.cydwr\Interrupts</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\working CAN_Basic_P4_Original + uart debug.cydwr\System</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\working CAN_Basic_P4_Original + uart debug.cydwr\Directives</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\working CAN_Basic_P4_Original + uart debug.cydwr\Flash Security</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\Header Files</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\Header Files\cyapicallbacks.h</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\Source Files</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\Source Files\main.c</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CAN_Basic_P4_Example.pdf</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\Generated_Source</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\Generated_Source\PSoC4</v>
<v>Psoc Arm\CE222306_PSoC_4_I2CMaster.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Psoc Arm</v>
<v>Psoc Arm\ADC test</v>
<v>Psoc Arm\Can Send test</v>
<v>Psoc Arm\CAN_Basic_P4_Example01</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified</v>
<v>Psoc Arm\CAN_Full_P4_Example01</v>
<v>Psoc Arm\CAN_Full_P4_Example02</v>
<v>Psoc Arm\DebouncerExample01</v>
<v>Psoc Arm\Dev Board</v>
<v>Psoc Arm\I2C_Master_High_Level01</v>
<v>Psoc Arm\I2C_Master_Low_Level01</v>
<v>Psoc Arm\Motor Board Rev1</v>
<v>Psoc Arm\Motor Board Rev2</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug</v>
<v>Psoc Arm\CE222306_PSoC_4_I2CMaster.pdf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Psoc Arm</v>
<v>Psoc Arm\ADC test</v>
<v>Psoc Arm\ADC test\TopDesign</v>
<v>Psoc Arm\ADC test\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\Can Send test</v>
<v>Psoc Arm\Can Send test\TopDesign</v>
<v>Psoc Arm\Can Send test\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\CAN_Basic_P4_Example01</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign\PSoC4</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign\PSoC4\PSoC 4200L</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign\PSoC4\PSoC 4200L\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign\PSoC4\PSoC 4200M</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign\PSoC4\PSoC 4200M\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign\PSoC4</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign\PSoC4\PSoC 4200L</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign\PSoC4\PSoC 4200L\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign\PSoC4\PSoC 4200M</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign\PSoC4\PSoC 4200M\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\CAN_Full_P4_Example01</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign\PSoC4</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign\PSoC4\PSoC 4200L</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign\PSoC4\PSoC 4200L\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign\PSoC4\PSoC 4200M</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign\PSoC4\PSoC 4200M\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\CAN_Full_P4_Example02</v>
<v>Psoc Arm\CAN_Full_P4_Example02\TopDesign</v>
<v>Psoc Arm\CAN_Full_P4_Example02\TopDesign\PSoC4</v>
<v>Psoc Arm\CAN_Full_P4_Example02\TopDesign\PSoC4\PSoC 4200L</v>
<v>Psoc Arm\CAN_Full_P4_Example02\TopDesign\PSoC4\PSoC 4200L\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Full_P4_Example02\TopDesign\PSoC4\PSoC 4200M</v>
<v>Psoc Arm\CAN_Full_P4_Example02\TopDesign\PSoC4\PSoC 4200M\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Full_P4_Example02\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\DebouncerExample01</v>
<v>Psoc Arm\DebouncerExample01\TopDesign</v>
<v>Psoc Arm\DebouncerExample01\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\Dev Board</v>
<v>Psoc Arm\Dev Board\TopDesign</v>
<v>Psoc Arm\Dev Board\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\I2C_Master_High_Level01</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC 4000S</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC 4000S\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC 4100S</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC 4100S\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC 4200</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC 4200\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC 4200 BLE</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC 4200 BLE\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC 4200L</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC 4200L\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC 4200M</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC 4200M\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC Analog Coprocessor</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\PSoC4\PSoC Analog Coprocessor\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_High_Level01\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\I2C_Master_Low_Level01</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC 4000S</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC 4000S\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC 4100S</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC 4100S\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC 4200</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC 4200\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC 4200 BLE</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC 4200 BLE\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC 4200L</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC 4200L\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC 4200M</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC 4200M\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC Analog Coprocessor</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\PSoC4\PSoC Analog Coprocessor\TopDesign.ctl</v>
<v>Psoc Arm\I2C_Master_Low_Level01\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\Motor Board Rev1</v>
<v>Psoc Arm\Motor Board Rev1\TopDesign</v>
<v>Psoc Arm\Motor Board Rev1\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\Motor Board Rev2</v>
<v>Psoc Arm\Motor Board Rev2\TopDesign</v>
<v>Psoc Arm\Motor Board Rev2\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign\PSoC4</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign\PSoC4\PSoC 4100S</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign\PSoC4\PSoC 4100S\TopDesign.ctl</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign\PSoC4\PSoC 4200</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign\PSoC4\PSoC 4200\TopDesign.ctl</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign\PSoC4\PSoC 4200 BLE</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign\PSoC4\PSoC 4200 BLE\TopDesign.ctl</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign\PSoC4\PSoC 4200L</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign\PSoC4\PSoC 4200L\TopDesign.ctl</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign\PSoC4\PSoC 4200M</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign\PSoC4\PSoC 4200M\TopDesign.ctl</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\TopDesign</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\TopDesign\PSoC4</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\TopDesign\PSoC4\PSoC 4200L</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\TopDesign\PSoC4\PSoC 4200L\TopDesign.ctl</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\TopDesign\PSoC4\PSoC 4200M</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\TopDesign\PSoC4\PSoC 4200M\TopDesign.ctl</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\TopDesign\TopDesign.cysch</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Psoc Arm</v>
<v>Psoc Arm\ADC test</v>
<v>Psoc Arm\ADC test\TopDesign</v>
<v>Psoc Arm\ADC test\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\Can Send test</v>
<v>Psoc Arm\Can Send test\TopDesign</v>
<v>Psoc Arm\Can Send test\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\CAN_Basic_P4_Example01</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign\PSoC4</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign\PSoC4\PSoC 4200L</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign\PSoC4\PSoC 4200L\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign\PSoC4\PSoC 4200M</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign\PSoC4\PSoC 4200M\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign\PSoC4</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign\PSoC4\PSoC 4200L</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign\PSoC4\PSoC 4200L\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign\PSoC4\PSoC 4200M</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign\PSoC4\PSoC 4200M\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\CAN_Full_P4_Example01</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign\PSoC4</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign\PSoC4\PSoC 4200L</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign\PSoC4\PSoC 4200L\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign\PSoC4\PSoC 4200M</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign\PSoC4\PSoC 4200M\TopDesign.ctl</v>
<v>Psoc Arm\CAN_Full_P4_Example01\TopDesign\TopDesign.cysch</v>
<v>Psoc Arm\CAN_Full_P4_Example02</v>
<v>Psoc Arm\CAN_Full_P4_Example02\TopDesign</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Psoc Arm</v>
<v>Psoc Arm\ADC test</v>
<v>Psoc Arm\ADC test\CortexM0</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_INT.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_intClock.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_IRQ.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_PM.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\Opamp.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\Opamp_PM.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_1.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_1_PM.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_2.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_2_PM.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_BOOT.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_PM.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx_PM.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SCBCLK.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART_INT.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx_PM.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART_BOOT.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\vin.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\vin_PM.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\vout.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\Listing Files\vout_PM.lst</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\ADC test.elf</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\ADC test.hex</v>
<v>Psoc Arm\ADC test\CortexM0\ARM_GCC_541\Debug\ADC test.map</v>
<v>Psoc Arm\ADC test\ADC test.gpdsc</v>
<v>Psoc Arm\ADC test\ADC test.rpt</v>
<v>Psoc Arm\ADC test\ADC test_timing.html</v>
<v>Psoc Arm\Can Send test</v>
<v>Psoc Arm\Can Send test\Can Send test.gpdsc</v>
<v>Psoc Arm\Can Send test\Can Send test.rpt</v>
<v>Psoc Arm\Can Send test\Can Send test_timing.html</v>
<v>Psoc Arm\CAN_Basic_P4_Example01</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_INT.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_intClock.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_IRQ.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_HFCLK.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_INT.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_isr.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_TX_RX_func.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_1.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_OUT.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_OUT_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\RX.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\RX_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\Switch1.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\Switch1_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\TX.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\TX_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_BOOT.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SCBCLK.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART_INT.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART_BOOT.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\V1.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\V1_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\CAN_Basic_P4_Example01.elf</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\CAN_Basic_P4_Example01.hex</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CortexM0\ARM_GCC_541\Debug\CAN_Basic_P4_Example01.map</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example01.gpdsc</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example01.rpt</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_Basic_P4_Example01_timing.html</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_INT.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_intClock.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_IRQ.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_HFCLK.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_INT.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_isr.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_TX_RX_func.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_1.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_OUT.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_OUT_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\RX.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\RX_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\Switch1.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\Switch1_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\TX.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\TX_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_BOOT.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SCBCLK.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART_INT.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART_BOOT.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\V1.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\Listing Files\V1_PM.lst</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\CAN_Basic_P4_unmodified.elf</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\CAN_Basic_P4_unmodified.hex</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CortexM0\ARM_GCC_541\Debug\CAN_Basic_P4_unmodified.map</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_unmodified.gpdsc</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_unmodified.rpt</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_Basic_P4_unmodified_timing.html</v>
<v>Psoc Arm\CAN_Full_P4_Example01</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_HFCLK.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_INT.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_isr.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_PM.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_TX_RX_func.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\RX.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\RX_PM.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\TX.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\TX_PM.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_BOOT.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_PM.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx_PM.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SCBCLK.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART_INT.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx_PM.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART_BOOT.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\CAN_Full_P4_Example01.elf</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\CAN_Full_P4_Example01.hex</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CortexM0\ARM_GCC_541\Debug\CAN_Full_P4_Example01.map</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example01.gpdsc</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example01.rpt</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_Full_P4_Example01_timing.html</v>
<v>Psoc Arm\CAN_Full_P4_Example02</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_HFCLK.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_INT.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_isr.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_PM.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_TX_RX_func.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\RX.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\RX_PM.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\TX.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\TX_PM.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_BOOT.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_PM.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx_PM.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SCBCLK.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART_INT.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx_PM.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART_BOOT.lst</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\CAN_Full_P4_Example02.elf</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\CAN_Full_P4_Example02.hex</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CortexM0\ARM_GCC_541\Debug\CAN_Full_P4_Example02.map</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example02.gpdsc</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example02.rpt</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_Full_P4_Example02_timing.html</v>
<v>Psoc Arm\DebouncerExample01</v>
<v>Psoc Arm\DebouncerExample01\CortexM3</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\Cm3Start.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\CyDmac.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\CySpc.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\FiltSwInt.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\LCD.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\LCD_LCDPort.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\LCD_PM.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\SwClock.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\Listing Files\SwInt.lst</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\DebouncerExample01.elf</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\DebouncerExample01.hex</v>
<v>Psoc Arm\DebouncerExample01\CortexM3\ARM_GCC_541\Debug\DebouncerExample01.map</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01.gpdsc</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01.rpt</v>
<v>Psoc Arm\DebouncerExample01\DebouncerExample01_timing.html</v>
<v>Psoc Arm\Dev Board</v>
<v>Psoc Arm\Dev Board\CortexM0</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_INT.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_intClock.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_IRQ.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Can_addr.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_HFCLK.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_INT.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_isr.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_TX_RX_func.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_1.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_2.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_PWM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Current_sense.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Current_sense_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_1.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_1_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_2.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_2_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_3.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_3_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_4.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_4_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_BOOT.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_I2C.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_I2C_BOOT.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_I2C_INT.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_I2C_SLAVE.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_SCB_IRQ.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_SCBCLK.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_scl.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_scl_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_sda.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_sda_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\isr_Limit_1.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Direction.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Direction_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_A.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_A_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_B.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_B_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Limit_1.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Limit_1_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Limit_2.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Limit_2_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Motor.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Motor_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Pot.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Pot_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Test.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Test_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_Motor.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_Motor_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\QuadDec.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\QuadDec_Cnt16.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\QuadDec_Cnt16_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\QuadDec_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\RX_1.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\RX_1_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare1.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare1_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare2.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare2_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\Status_Reg_Switches.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\TX_1.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\TX_1_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_BOOT.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SCBCLK.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART_INT.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx_PM.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART_BOOT.lst</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Dev Board.elf</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Dev Board.hex</v>
<v>Psoc Arm\Dev Board\CortexM0\ARM_GCC_541\Debug\Dev Board.map</v>
<v>Psoc Arm\Dev Board\Dev Board.gpdsc</v>
<v>Psoc Arm\Dev Board\Dev Board.rpt</v>
<v>Psoc Arm\Dev Board\Dev Board_timing.html</v>
<v>Psoc Arm\I2C_Master_High_Level01</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_BOOT.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_I2C.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_I2C_BOOT.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_I2C_INT.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_I2C_MASTER.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_PM.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_SCB_IRQ.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_SCBCLK.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_scl.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_scl_PM.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_sda.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_sda_PM.lst</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\I2C_Master_High_Level01.elf</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\I2C_Master_High_Level01.hex</v>
<v>Psoc Arm\I2C_Master_High_Level01\CortexM0\ARM_GCC_541\Debug\I2C_Master_High_Level01.map</v>
<v>Psoc Arm\I2C_Master_High_Level01\I2C_Master_High_Level01.gpdsc</v>
<v>Psoc Arm\I2C_Master_High_Level01\I2C_Master_High_Level01.rpt</v>
<v>Psoc Arm\I2C_Master_High_Level01\I2C_Master_High_Level01_timing.html</v>
<v>Psoc Arm\I2C_Master_Low_Level01</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_BOOT.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_I2C.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_I2C_BOOT.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_I2C_INT.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_I2C_MASTER.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_PM.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_SCB_IRQ.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_SCBCLK.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_scl.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_scl_PM.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_sda.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\Listing Files\mI2C_sda_PM.lst</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\I2C_Master_Low_Level01.elf</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\I2C_Master_Low_Level01.hex</v>
<v>Psoc Arm\I2C_Master_Low_Level01\CortexM0\ARM_GCC_541\Debug\I2C_Master_Low_Level01.map</v>
<v>Psoc Arm\I2C_Master_Low_Level01\I2C_Master_Low_Level01.gpdsc</v>
<v>Psoc Arm\I2C_Master_Low_Level01\I2C_Master_Low_Level01.rpt</v>
<v>Psoc Arm\I2C_Master_Low_Level01\I2C_Master_Low_Level01_timing.html</v>
<v>Psoc Arm\Motor Board Rev1</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Can_addr.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_HFCLK.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_INT.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_isr.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_TX_RX_func.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_1.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_2.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_PWM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_2.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_2_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_3.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_3_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_4.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_4_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\fault.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\fault_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_BOOT.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_I2C.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_I2C_BOOT.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_I2C_INT.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_I2C_MASTER.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_SCB_IRQ.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_SCBCLK.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_scl.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_scl_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_sda.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_sda_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\isr_Limit_1.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\isr_period.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Direction.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Direction_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_A.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_A_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_B.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_B_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Limit_1.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Limit_1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Limit_2.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Limit_2_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Motor.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Motor_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Test.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Test_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_Motor.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_Motor_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\QuadDec.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\QuadDec_Cnt16.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\QuadDec_Cnt16_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\QuadDec_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\RX_1.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\RX_1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare1.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare2.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare2_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Status_Reg_Switches.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Timer_1.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\Timer_1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\timer_clock.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\TX_1.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\TX_1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_BOOT.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SCBCLK.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART_INT.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx_PM.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART_BOOT.lst</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Motor Board Rev1.elf</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Motor Board Rev1.hex</v>
<v>Psoc Arm\Motor Board Rev1\CortexM0\ARM_GCC_541\Debug\Motor Board Rev1.map</v>
<v>Psoc Arm\Motor Board Rev1\Motor Board Rev1.gpdsc</v>
<v>Psoc Arm\Motor Board Rev1\Motor Board Rev1.rpt</v>
<v>Psoc Arm\Motor Board Rev1\Motor Board Rev1_timing.html</v>
<v>Psoc Arm\Motor Board Rev2</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_INT.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_intClock.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_IRQ.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Alert.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Alert_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Can_addr.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_HFCLK.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_INT.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_isr.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_TX_RX_func.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_1.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_2.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_PWM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Current_sense.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Current_sense_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_2.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_2_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_3.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_3_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_4.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Dip_4_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Error.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Error_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\fault.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\fault_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_BOOT.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_I2C.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_I2C_BOOT.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_I2C_INT.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_I2C_MASTER.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_SCB_IRQ.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_SCBCLK.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_scl.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_scl_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_sda.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\I2C_1_sda_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\isr_Limit_1.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\isr_period.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Laser.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Laser_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Opamp_1.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Opamp_1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Direction.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Direction_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_A.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_A_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_B.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_B_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_Z.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Encoder_Z_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Limit_1.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Limit_1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Limit_2.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Limit_2_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Motor.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Motor_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Pot.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_Pot_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_Motor.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_Motor_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_Servo.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_Servo_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\QuadDec.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\QuadDec_Cnt16.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\QuadDec_Cnt16_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\QuadDec_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\RX_1.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\RX_1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Servo.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Servo_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\SLP.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\SLP_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare1.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare4.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare4_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare5.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare5_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare6.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Spare6_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Status_Reg_Switches.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Test_LED.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Test_LED_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Timer_1.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\Timer_1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\timer_clock.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\TX_1.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\TX_1_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_BOOT.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SCBCLK.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART_INT.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART_BOOT.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\vin.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\vin_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\vout.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Listing Files\vout_PM.lst</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Motor Board Rev2.elf</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Motor Board Rev2.hex</v>
<v>Psoc Arm\Motor Board Rev2\CortexM0\ARM_GCC_541\Debug\Motor Board Rev2.map</v>
<v>Psoc Arm\Motor Board Rev2\Motor Board Rev2.gpdsc</v>
<v>Psoc Arm\Motor Board Rev2\Motor Board Rev2.rpt</v>
<v>Psoc Arm\Motor Board Rev2\Motor Board Rev2_timing.html</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example01.gpdsc</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example01.rpt</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_PSoC4_Example01_timing.html</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_INT.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_intClock.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_IRQ.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_PM.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_HFCLK.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_INT.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_isr.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_PM.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\CAN_TX_RX_func.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_1.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\CyDMA.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_OUT.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_OUT_PM.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\PWM_PM.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\RX.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\RX_PM.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\Switch1.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\Switch1_PM.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\TX.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\TX_PM.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\UART.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_BOOT.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_PM.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_rx_PM.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SCBCLK.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_SPI_UART_INT.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_tx_PM.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_UART_BOOT.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\V1.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\Listing Files\V1_PM.lst</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\working CAN_Basic_P4_Original + uart debug.elf</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\working CAN_Basic_P4_Original + uart debug.hex</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CortexM0\ARM_GCC_541\Debug\working CAN_Basic_P4_Original + uart debug.map</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\working CAN_Basic_P4_Original + uart debug.gpdsc</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\working CAN_Basic_P4_Original + uart debug.rpt</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\working CAN_Basic_P4_Original + uart debug_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Psoc Arm</v>
<v>Psoc Arm\ADC test</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Psoc Arm</v>
<v>Psoc Arm\ADC test</v>
<v>Psoc Arm\ADC test\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\ADC test\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\ADC test\System Reference Guides</v>
<v>Psoc Arm\ADC test\System Reference Guides\cy_boot_v5_70</v>
<v>Psoc Arm\ADC test\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\ADC test\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\ADC test\ADC_SAR_SEQ_P4_v2_50.pdf</v>
<v>Psoc Arm\ADC test\cy_pins_v2_20</v>
<v>Psoc Arm\ADC test\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\ADC test\OpAmp_P4_v1_20.pdf</v>
<v>Psoc Arm\ADC test\SCB_P4_v4_0.pdf</v>
<v>Psoc Arm\ADC test\TCPWM_P4_v2_10.pdf</v>
<v>Psoc Arm\Can Send test</v>
<v>Psoc Arm\Can Send test\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\Can Send test\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\Can Send test\System Reference Guides</v>
<v>Psoc Arm\Can Send test\System Reference Guides\cy_boot_v5_70</v>
<v>Psoc Arm\Can Send test\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\Can Send test\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\Can Send test\CAN_v3_0.pdf</v>
<v>Psoc Arm\Can Send test\cy_pins_v2_20</v>
<v>Psoc Arm\Can Send test\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_Example01</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\System Reference Guides</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\System Reference Guides\cy_boot_v5_60</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\ADC_SAR_SEQ_P4_v2_50.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_v3_0.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\cy_clock_v2_20.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\cy_pins_v2_20</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\Gnd_v1_0.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\SCB_P4_v3_20.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\SwitchSPST_v1_0.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\TCPWM_P4_v2_10.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\System Reference Guides</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\System Reference Guides\cy_boot_v5_60</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\ADC_SAR_SEQ_P4_v2_50.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\CAN_v3_0.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\cy_clock_v2_20.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\cy_pins_v2_20</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\Gnd_v1_0.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\SCB_P4_v3_20.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\SwitchSPST_v1_0.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_unmodified\TCPWM_P4_v2_10.pdf</v>
<v>Psoc Arm\CAN_Full_P4_Example01</v>
<v>Psoc Arm\CAN_Full_P4_Example01\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\CAN_Full_P4_Example01\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\CAN_Full_P4_Example01\System Reference Guides</v>
<v>Psoc Arm\CAN_Full_P4_Example01\System Reference Guides\cy_boot_v5_60</v>
<v>Psoc Arm\CAN_Full_P4_Example01\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\CAN_Full_P4_Example01\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\CAN_Full_P4_Example01\CAN_v3_0.pdf</v>
<v>Psoc Arm\CAN_Full_P4_Example01\cy_pins_v2_20</v>
<v>Psoc Arm\CAN_Full_P4_Example01\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\CAN_Full_P4_Example01\SCB_P4_v3_20.pdf</v>
<v>Psoc Arm\CAN_Full_P4_Example02</v>
<v>Psoc Arm\CAN_Full_P4_Example02\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\CAN_Full_P4_Example02\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\CAN_Full_P4_Example02\System Reference Guides</v>
<v>Psoc Arm\CAN_Full_P4_Example02\System Reference Guides\cy_boot_v5_60</v>
<v>Psoc Arm\CAN_Full_P4_Example02\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\CAN_Full_P4_Example02\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\CAN_Full_P4_Example02\CAN_v3_0.pdf</v>
<v>Psoc Arm\CAN_Full_P4_Example02\cy_pins_v2_20</v>
<v>Psoc Arm\CAN_Full_P4_Example02\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\CAN_Full_P4_Example02\SCB_P4_v3_20.pdf</v>
<v>Psoc Arm\DebouncerExample01</v>
<v>Psoc Arm\DebouncerExample01\PSoC 5LP Architecture TRM</v>
<v>Psoc Arm\DebouncerExample01\CY8C58LP Family Datasheet</v>
<v>Psoc Arm\DebouncerExample01\System Reference Guides</v>
<v>Psoc Arm\DebouncerExample01\System Reference Guides\cy_boot_v5_60</v>
<v>Psoc Arm\DebouncerExample01\CharLCD_v2_20.pdf</v>
<v>Psoc Arm\DebouncerExample01\cy_clock_v2_20.pdf</v>
<v>Psoc Arm\DebouncerExample01\cy_isr_v1_70</v>
<v>Psoc Arm\DebouncerExample01\cy_isr_v1_70\cy_isr_v1_70.pdf</v>
<v>Psoc Arm\DebouncerExample01\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\DebouncerExample01\Debouncer_v1_0.pdf</v>
<v>Psoc Arm\DebouncerExample01\Gnd_v1_0.pdf</v>
<v>Psoc Arm\DebouncerExample01\not_v1_0.pdf</v>
<v>Psoc Arm\DebouncerExample01\SwitchSPST_v1_0.pdf</v>
<v>Psoc Arm\Dev Board</v>
<v>Psoc Arm\Dev Board\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\Dev Board\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\Dev Board\System Reference Guides</v>
<v>Psoc Arm\Dev Board\System Reference Guides\cy_boot_v5_70</v>
<v>Psoc Arm\Dev Board\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\Dev Board\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\Dev Board\ADC_SAR_SEQ_P4_v2_50.pdf</v>
<v>Psoc Arm\Dev Board\CAN_v3_0.pdf</v>
<v>Psoc Arm\Dev Board\cy_clock_v2_20</v>
<v>Psoc Arm\Dev Board\cy_clock_v2_20\cy_clock_v2_20.pdf</v>
<v>Psoc Arm\Dev Board\cy_isr_v1_70.pdf</v>
<v>Psoc Arm\Dev Board\cy_pins_v2_20</v>
<v>Psoc Arm\Dev Board\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\Dev Board\CyStatusReg_v1_90</v>
<v>Psoc Arm\Dev Board\CyStatusReg_v1_90\CyStatusReg_v1_90.pdf</v>
<v>Psoc Arm\Dev Board\Debouncer_v1_0.pdf</v>
<v>Psoc Arm\Dev Board\Gnd_v1_0</v>
<v>Psoc Arm\Dev Board\Gnd_v1_0\Gnd_v1_0.pdf</v>
<v>Psoc Arm\Dev Board\not_v1_0</v>
<v>Psoc Arm\Dev Board\not_v1_0\not_v1_0.pdf</v>
<v>Psoc Arm\Dev Board\QuadDec_v3_0.pdf</v>
<v>Psoc Arm\Dev Board\SCB_P4_v4_0</v>
<v>Psoc Arm\Dev Board\SCB_P4_v4_0\SCB_P4_v4_0.pdf</v>
<v>Psoc Arm\Dev Board\SwitchSPST_v1_0</v>
<v>Psoc Arm\Dev Board\SwitchSPST_v1_0\SwitchSPST_v1_0.pdf</v>
<v>Psoc Arm\Dev Board\TCPWM_P4_v2_10.pdf</v>
<v>Psoc Arm\I2C_Master_High_Level01</v>
<v>Psoc Arm\I2C_Master_High_Level01\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\I2C_Master_High_Level01\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\I2C_Master_High_Level01\System Reference Guides</v>
<v>Psoc Arm\I2C_Master_High_Level01\System Reference Guides\cy_boot_v5_70</v>
<v>Psoc Arm\I2C_Master_High_Level01\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\I2C_Master_High_Level01\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\I2C_Master_High_Level01\SCB_P4_v4_0.pdf</v>
<v>Psoc Arm\I2C_Master_Low_Level01</v>
<v>Psoc Arm\I2C_Master_Low_Level01\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\I2C_Master_Low_Level01\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\I2C_Master_Low_Level01\System Reference Guides</v>
<v>Psoc Arm\I2C_Master_Low_Level01\System Reference Guides\cy_boot_v5_70</v>
<v>Psoc Arm\I2C_Master_Low_Level01\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\I2C_Master_Low_Level01\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\I2C_Master_Low_Level01\SCB_P4_v4_0.pdf</v>
<v>Psoc Arm\Motor Board Rev1</v>
<v>Psoc Arm\Motor Board Rev1\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\Motor Board Rev1\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\Motor Board Rev1\System Reference Guides</v>
<v>Psoc Arm\Motor Board Rev1\System Reference Guides\cy_boot_v5_70</v>
<v>Psoc Arm\Motor Board Rev1\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\Motor Board Rev1\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\Motor Board Rev1\CAN_v3_0.pdf</v>
<v>Psoc Arm\Motor Board Rev1\cy_clock_v2_20</v>
<v>Psoc Arm\Motor Board Rev1\cy_clock_v2_20\cy_clock_v2_20.pdf</v>
<v>Psoc Arm\Motor Board Rev1\cy_isr_v1_70</v>
<v>Psoc Arm\Motor Board Rev1\cy_isr_v1_70\cy_isr_v1_70.pdf</v>
<v>Psoc Arm\Motor Board Rev1\cy_pins_v2_20</v>
<v>Psoc Arm\Motor Board Rev1\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\Motor Board Rev1\CyStatusReg_v1_90</v>
<v>Psoc Arm\Motor Board Rev1\CyStatusReg_v1_90\CyStatusReg_v1_90.pdf</v>
<v>Psoc Arm\Motor Board Rev1\Debouncer_v1_0.pdf</v>
<v>Psoc Arm\Motor Board Rev1\Gnd_v1_0</v>
<v>Psoc Arm\Motor Board Rev1\Gnd_v1_0\Gnd_v1_0.pdf</v>
<v>Psoc Arm\Motor Board Rev1\not_v1_0</v>
<v>Psoc Arm\Motor Board Rev1\not_v1_0\not_v1_0.pdf</v>
<v>Psoc Arm\Motor Board Rev1\QuadDec_v3_0.pdf</v>
<v>Psoc Arm\Motor Board Rev1\SCB_P4_v4_0</v>
<v>Psoc Arm\Motor Board Rev1\SCB_P4_v4_0\SCB_P4_v4_0.pdf</v>
<v>Psoc Arm\Motor Board Rev1\SwitchSPST_v1_0</v>
<v>Psoc Arm\Motor Board Rev1\SwitchSPST_v1_0\SwitchSPST_v1_0.pdf</v>
<v>Psoc Arm\Motor Board Rev1\TCPWM_P4_v2_10.pdf</v>
<v>Psoc Arm\Motor Board Rev1\Timer_v2_80.pdf</v>
<v>Psoc Arm\Motor Board Rev1\ZeroTerminal.pdf</v>
<v>Psoc Arm\Motor Board Rev2</v>
<v>Psoc Arm\Motor Board Rev2\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\Motor Board Rev2\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\Motor Board Rev2\System Reference Guides</v>
<v>Psoc Arm\Motor Board Rev2\System Reference Guides\cy_boot_v5_70</v>
<v>Psoc Arm\Motor Board Rev2\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\Motor Board Rev2\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\Motor Board Rev2\ADC_SAR_SEQ_P4_v2_50.pdf</v>
<v>Psoc Arm\Motor Board Rev2\CAN_v3_0.pdf</v>
<v>Psoc Arm\Motor Board Rev2\cy_clock_v2_20</v>
<v>Psoc Arm\Motor Board Rev2\cy_clock_v2_20\cy_clock_v2_20.pdf</v>
<v>Psoc Arm\Motor Board Rev2\cy_isr_v1_70</v>
<v>Psoc Arm\Motor Board Rev2\cy_isr_v1_70\cy_isr_v1_70.pdf</v>
<v>Psoc Arm\Motor Board Rev2\cy_pins_v2_20</v>
<v>Psoc Arm\Motor Board Rev2\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\Motor Board Rev2\CyStatusReg_v1_90</v>
<v>Psoc Arm\Motor Board Rev2\CyStatusReg_v1_90\CyStatusReg_v1_90.pdf</v>
<v>Psoc Arm\Motor Board Rev2\Debouncer_v1_0.pdf</v>
<v>Psoc Arm\Motor Board Rev2\Gnd_v1_0</v>
<v>Psoc Arm\Motor Board Rev2\Gnd_v1_0\Gnd_v1_0.pdf</v>
<v>Psoc Arm\Motor Board Rev2\not_v1_0</v>
<v>Psoc Arm\Motor Board Rev2\not_v1_0\not_v1_0.pdf</v>
<v>Psoc Arm\Motor Board Rev2\OpAmp_P4_v1_20.pdf</v>
<v>Psoc Arm\Motor Board Rev2\QuadDec_v3_0.pdf</v>
<v>Psoc Arm\Motor Board Rev2\SCB_P4_v4_0</v>
<v>Psoc Arm\Motor Board Rev2\SCB_P4_v4_0\SCB_P4_v4_0.pdf</v>
<v>Psoc Arm\Motor Board Rev2\SwitchSPST_v1_0</v>
<v>Psoc Arm\Motor Board Rev2\SwitchSPST_v1_0\SwitchSPST_v1_0.pdf</v>
<v>Psoc Arm\Motor Board Rev2\TCPWM_P4_v2_10</v>
<v>Psoc Arm\Motor Board Rev2\TCPWM_P4_v2_10\TCPWM_P4_v2_10.pdf</v>
<v>Psoc Arm\Motor Board Rev2\Timer_v2_80.pdf</v>
<v>Psoc Arm\Motor Board Rev2\ZeroTerminal.pdf</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\System Reference Guides</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\System Reference Guides\cy_boot_v5_60</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\cy_pins_v2_20</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\Gnd_v1_0.pdf</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\OpAmp_P4_v1_20.pdf</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\Resistor_v1_0</v>
<v>Psoc Arm\OpAmp_PSoC4_Example01\Resistor_v1_0\Resistor_v1_0.pdf</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\System Reference Guides</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\System Reference Guides\cy_boot_v5_60</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\ADC_SAR_SEQ_P4_v2_50.pdf</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\CAN_v3_0.pdf</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\cy_clock_v2_20.pdf</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\cy_pins_v2_20</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\Gnd_v1_0.pdf</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\SCB_P4_v3_20.pdf</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\SwitchSPST_v1_0.pdf</v>
<v>Psoc Arm\working CAN_Basic_P4_Original + uart debug\TCPWM_P4_v2_10.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Psoc Arm</v>
<v>Psoc Arm\ADC test</v>
<v>Psoc Arm\ADC test\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\ADC test\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\ADC test\System Reference Guides</v>
<v>Psoc Arm\ADC test\System Reference Guides\cy_boot_v5_70</v>
<v>Psoc Arm\ADC test\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\ADC test\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\ADC test\ADC_SAR_SEQ_P4_v2_50.pdf</v>
<v>Psoc Arm\ADC test\cy_pins_v2_20</v>
<v>Psoc Arm\ADC test\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\ADC test\OpAmp_P4_v1_20.pdf</v>
<v>Psoc Arm\ADC test\SCB_P4_v4_0.pdf</v>
<v>Psoc Arm\ADC test\TCPWM_P4_v2_10.pdf</v>
<v>Psoc Arm\Can Send test</v>
<v>Psoc Arm\Can Send test\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\Can Send test\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\Can Send test\System Reference Guides</v>
<v>Psoc Arm\Can Send test\System Reference Guides\cy_boot_v5_70</v>
<v>Psoc Arm\Can Send test\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\Can Send test\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\Can Send test\CAN_v3_0.pdf</v>
<v>Psoc Arm\Can Send test\cy_pins_v2_20</v>
<v>Psoc Arm\Can Send test\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_Example01</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\PSoC 4 Architecture TRM</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\PSoC 4200L Family Datasheet</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\System Reference Guides</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\System Reference Guides\cy_boot_v5_60</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\System Reference Guides\cy_dmac_v1_10</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\System Reference Guides\cy_lfclk_v1_20</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\ADC_SAR_SEQ_P4_v2_50.pdf</v>
<v>Psoc Arm\CAN_Basic_P4_Example01\CAN_v3_0.pdf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs>
<name v=".\Motor Board Rev2.cydsn\Motor Board Rev2.cydwr" />
<name v=".\Motor Board Rev1.cydsn\main.c" />
<name v=".\Motor Board Rev1.cydsn\cyapicallbacks.h" />
<name v=".\Motor Board Rev2.cydsn\main.c" />
<name v=".\Motor Board Rev2.cydsn\TopDesign\TopDesign.cysch" />
<name v=".\Motor Board Rev1.cydsn\TopDesign\TopDesign.cysch" />
<name v=".\Motor Board Rev2.cydsn\cyapicallbacks.h" />
</OpenDocs>
<OpenDocsLayout><![CDATA[<?xml version="1.0"?><!--

  Actipro Docking/MDI for WinForms
  Copyright (c) 2001-2016 Actipro Software LLC.  All rights reserved.
  http://www.actiprosoftware.com

--><DocumentLayout Version="1.0"><LayoutData><TabbedMdiRootContainer Orientation="Vertical"><TabbedMdiContainer Size="1874, 892" SelectedTabbedMdiWindow="49912d97-e01a-441f-be63-66cd0f6f9c78"><ToolWindow Key="Output Window Plugin:7305390e-eabe-4963-b21f-3a0f11b4b1d5:Output Window" Guid="65a2808c-7838-423a-a6c5-f3e50ff64fe6" /><ToolWindow Key="Start Page:bd4649ab-da6b-4d04-a663-c722b8bf99db:Start Page" Guid="5b7b8485-d0ab-4e37-a0a7-90eeea460fea" /><DocumentWindow Key="C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\Motor Board Rev2.cydsn\Motor Board Rev2.cydwr" Guid="49912d97-e01a-441f-be63-66cd0f6f9c78" /><DocumentWindow Key="C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\Motor Board Rev1.cydsn\main.c" Guid="6bcf1192-28fd-4260-9265-cbbab001317c" /><DocumentWindow Key="C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\Motor Board Rev1.cydsn\cyapicallbacks.h" Guid="720e3929-9ec2-4603-bff9-b8027d128a10" /><DocumentWindow Key="C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\Motor Board Rev2.cydsn\main.c" Guid="10863d03-e4d0-45b7-995f-cbfbf8657346" /><DocumentWindow Key="C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\Motor Board Rev2.cydsn\TopDesign\TopDesign.cysch" Guid="3568458d-f1a2-45e7-8a07-523aa8189daf" /><DocumentWindow Key="C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\Motor Board Rev1.cydsn\TopDesign\TopDesign.cysch" Guid="d469e7f7-f0ce-4f89-a1c2-43ce1d958533" /><DocumentWindow Key="C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\Motor Board Rev2.cydsn\cyapicallbacks.h" Guid="efcf95cd-7cfd-4e3d-81f2-d77afe68b9e2" /></TabbedMdiContainer></TabbedMdiRootContainer><FloatingContainers /></LayoutData></DocumentLayout>]]></OpenDocsLayout>
<config v="" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>