Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Fri May 17 12:59:27 2024
| Host         : ERENACAREL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.324        0.000                      0                  517        0.101        0.000                      0                  517        4.500        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.324        0.000                      0                  517        0.101        0.000                      0                  517        4.500        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 duty_cycle_ld17_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 3.142ns (47.076%)  route 3.532ns (52.924%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.706     5.308    clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  duty_cycle_ld17_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  duty_cycle_ld17_reg[4]/Q
                         net (fo=22, routed)          1.032     6.796    i_pwm_ld16/Q[4]
    SLICE_X7Y113         LUT5 (Prop_lut5_I0_O)        0.152     6.948 r  i_pwm_ld16/hightime__0_carry__1_i_2/O
                         net (fo=2, routed)           0.744     7.692    i_pwm_ld16/hightime__0_carry__1_i_2_n_0
    SLICE_X7Y112         LUT3 (Prop_lut3_I2_O)        0.352     8.044 r  i_pwm_ld16/hightime__0_carry_i_8/O
                         net (fo=3, routed)           0.327     8.372    i_pwm_ld16/hightime__0_carry_i_8_n_0
    SLICE_X7Y113         LUT5 (Prop_lut5_I0_O)        0.326     8.698 r  i_pwm_ld16/hightime__0_carry__0_i_4/O
                         net (fo=2, routed)           0.299     8.997    i_pwm_ld16/hightime__0_carry__0_i_4_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.124     9.121 r  i_pwm_ld16/hightime__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.121    i_pwm_ld16/hightime__0_carry__0_i_8_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.727 r  i_pwm_ld16/hightime__0_carry__0/O[3]
                         net (fo=2, routed)           0.772    10.499    i_pwm_ld16/hightime__0_carry__0_n_4
    SLICE_X3Y113         LUT4 (Prop_lut4_I2_O)        0.306    10.805 r  i_pwm_ld16/pwm_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.805    i_pwm_ld16/pwm_o0_carry__0_i_3_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.296 r  i_pwm_ld16/pwm_o0_carry__0/CO[1]
                         net (fo=1, routed)           0.358    11.654    i_pwm_ld16/pwm_o0_carry__0_n_2
    SLICE_X2Y113         LUT3 (Prop_lut3_I2_O)        0.329    11.983 r  i_pwm_ld16/pwm_o_i_1/O
                         net (fo=1, routed)           0.000    11.983    i_pwm_ld16/pwm_o_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  i_pwm_ld16/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.584    15.006    i_pwm_ld16/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  i_pwm_ld16/pwm_o_reg/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.077    15.307    i_pwm_ld16/pwm_o_reg
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -11.983    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 duty_cycle_ld17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld17/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 2.771ns (47.924%)  route 3.011ns (52.076%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.706     5.308    clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  duty_cycle_ld17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  duty_cycle_ld17_reg[2]/Q
                         net (fo=30, routed)          1.281     7.045    i_pwm_ld17/Q[2]
    SLICE_X6Y111         LUT3 (Prop_lut3_I1_O)        0.153     7.198 r  i_pwm_ld17/hightime__0_carry_i_1__0/O
                         net (fo=2, routed)           0.679     7.878    i_pwm_ld17/hightime__0_carry_i_1__0_n_0
    SLICE_X6Y111         LUT4 (Prop_lut4_I0_O)        0.331     8.209 r  i_pwm_ld17/hightime__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.209    i_pwm_ld17/hightime__0_carry_i_4__0_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.585 r  i_pwm_ld17/hightime__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.585    i_pwm_ld17/hightime__0_carry_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.702 r  i_pwm_ld17/hightime__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.702    i_pwm_ld17/hightime__0_carry__0_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.921 r  i_pwm_ld17/hightime__0_carry__1/O[0]
                         net (fo=2, routed)           0.744     9.664    i_pwm_ld17/hightime[13]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.295     9.959 r  i_pwm_ld17/pwm_o0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     9.959    i_pwm_ld17/pwm_o0_carry__0_i_3__0_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.451 r  i_pwm_ld17/pwm_o0_carry__0/CO[1]
                         net (fo=1, routed)           0.307    10.758    i_pwm_ld17/pwm_o0_carry__0_n_2
    SLICE_X2Y113         LUT3 (Prop_lut3_I2_O)        0.332    11.090 r  i_pwm_ld17/pwm_o_i_1__0/O
                         net (fo=1, routed)           0.000    11.090    i_pwm_ld17/pwm_o_i_1__0_n_0
    SLICE_X2Y113         FDRE                                         r  i_pwm_ld17/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.584    15.006    i_pwm_ld17/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  i_pwm_ld17/pwm_o_reg/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.081    15.311    i_pwm_ld17/pwm_o_reg
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 salise_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.993ns (24.487%)  route 3.062ns (75.513%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  salise_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  salise_counter_reg[17]/Q
                         net (fo=2, routed)           0.809     6.556    salise_counter_reg_n_0_[17]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.296     6.852 f  salise_counter[19]_i_6/O
                         net (fo=1, routed)           0.575     7.427    salise_counter[19]_i_6_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     7.551 f  salise_counter[19]_i_2/O
                         net (fo=21, routed)          1.190     8.740    salise_counter[19]_i_2_n_0
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.154     8.894 r  saniye_counter[6]_i_1/O
                         net (fo=7, routed)           0.489     9.383    saniye_counter[6]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  saniye_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  saniye_counter_reg[0]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y95          FDRE (Setup_fdre_C_CE)      -0.408    14.841    saniye_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 salise_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.993ns (24.487%)  route 3.062ns (75.513%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  salise_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  salise_counter_reg[17]/Q
                         net (fo=2, routed)           0.809     6.556    salise_counter_reg_n_0_[17]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.296     6.852 f  salise_counter[19]_i_6/O
                         net (fo=1, routed)           0.575     7.427    salise_counter[19]_i_6_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     7.551 f  salise_counter[19]_i_2/O
                         net (fo=21, routed)          1.190     8.740    salise_counter[19]_i_2_n_0
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.154     8.894 r  saniye_counter[6]_i_1/O
                         net (fo=7, routed)           0.489     9.383    saniye_counter[6]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  saniye_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  saniye_counter_reg[1]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y95          FDRE (Setup_fdre_C_CE)      -0.408    14.841    saniye_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 salise_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.993ns (24.487%)  route 3.062ns (75.513%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  salise_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  salise_counter_reg[17]/Q
                         net (fo=2, routed)           0.809     6.556    salise_counter_reg_n_0_[17]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.296     6.852 f  salise_counter[19]_i_6/O
                         net (fo=1, routed)           0.575     7.427    salise_counter[19]_i_6_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     7.551 f  salise_counter[19]_i_2/O
                         net (fo=21, routed)          1.190     8.740    salise_counter[19]_i_2_n_0
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.154     8.894 r  saniye_counter[6]_i_1/O
                         net (fo=7, routed)           0.489     9.383    saniye_counter[6]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  saniye_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  saniye_counter_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.408    14.841    saniye_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 salise_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.993ns (24.487%)  route 3.062ns (75.513%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  salise_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  salise_counter_reg[17]/Q
                         net (fo=2, routed)           0.809     6.556    salise_counter_reg_n_0_[17]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.296     6.852 f  salise_counter[19]_i_6/O
                         net (fo=1, routed)           0.575     7.427    salise_counter[19]_i_6_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     7.551 f  salise_counter[19]_i_2/O
                         net (fo=21, routed)          1.190     8.740    salise_counter[19]_i_2_n_0
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.154     8.894 r  saniye_counter[6]_i_1/O
                         net (fo=7, routed)           0.489     9.383    saniye_counter[6]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  saniye_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  saniye_counter_reg[3]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.408    14.841    saniye_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 salise_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.993ns (24.487%)  route 3.062ns (75.513%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  salise_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  salise_counter_reg[17]/Q
                         net (fo=2, routed)           0.809     6.556    salise_counter_reg_n_0_[17]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.296     6.852 f  salise_counter[19]_i_6/O
                         net (fo=1, routed)           0.575     7.427    salise_counter[19]_i_6_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     7.551 f  salise_counter[19]_i_2/O
                         net (fo=21, routed)          1.190     8.740    salise_counter[19]_i_2_n_0
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.154     8.894 r  saniye_counter[6]_i_1/O
                         net (fo=7, routed)           0.489     9.383    saniye_counter[6]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  saniye_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  saniye_counter_reg[4]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y95          FDRE (Setup_fdre_C_CE)      -0.408    14.841    saniye_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 salise_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.993ns (24.487%)  route 3.062ns (75.513%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  salise_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  salise_counter_reg[17]/Q
                         net (fo=2, routed)           0.809     6.556    salise_counter_reg_n_0_[17]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.296     6.852 f  salise_counter[19]_i_6/O
                         net (fo=1, routed)           0.575     7.427    salise_counter[19]_i_6_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     7.551 f  salise_counter[19]_i_2/O
                         net (fo=21, routed)          1.190     8.740    salise_counter[19]_i_2_n_0
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.154     8.894 r  saniye_counter[6]_i_1/O
                         net (fo=7, routed)           0.489     9.383    saniye_counter[6]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  saniye_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  saniye_counter_reg[5]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y95          FDRE (Setup_fdre_C_CE)      -0.408    14.841    saniye_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 salise_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.993ns (24.487%)  route 3.062ns (75.513%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  salise_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  salise_counter_reg[17]/Q
                         net (fo=2, routed)           0.809     6.556    salise_counter_reg_n_0_[17]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.296     6.852 f  salise_counter[19]_i_6/O
                         net (fo=1, routed)           0.575     7.427    salise_counter[19]_i_6_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     7.551 f  salise_counter[19]_i_2/O
                         net (fo=21, routed)          1.190     8.740    salise_counter[19]_i_2_n_0
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.154     8.894 r  saniye_counter[6]_i_1/O
                         net (fo=7, routed)           0.489     9.383    saniye_counter[6]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  saniye_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  saniye_counter_reg[6]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.408    14.841    saniye_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 i_start_deb/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_start_deb/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.890ns (23.694%)  route 2.866ns (76.306%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.709     5.311    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  i_start_deb/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  i_start_deb/timer_reg[6]/Q
                         net (fo=2, routed)           1.280     7.109    i_start_deb/timer_reg[6]
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.233 r  i_start_deb/timer[0]_i_5/O
                         net (fo=1, routed)           0.433     7.666    i_start_deb/timer[0]_i_5_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.790 r  i_start_deb/timer[0]_i_3/O
                         net (fo=2, routed)           0.443     8.233    i_start_deb/timer[0]_i_3_n_0
    SLICE_X7Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.357 r  i_start_deb/timer[0]_i_1__1/O
                         net (fo=17, routed)          0.711     9.067    i_start_deb/timer[0]_i_1__1_n_0
    SLICE_X6Y99          FDRE                                         r  i_start_deb/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.604    15.027    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  i_start_deb/timer_reg[0]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.524    14.647    i_start_deb/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  5.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_start_deb/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_start_deb/timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.604     1.523    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  i_start_deb/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  i_start_deb/timer_reg[2]/Q
                         net (fo=2, routed)           0.127     1.814    i_start_deb/timer_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  i_start_deb/timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.971    i_start_deb/timer_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.024 r  i_start_deb/timer_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.024    i_start_deb/timer_reg[4]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  i_start_deb/timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.034    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  i_start_deb/timer_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    i_start_deb/timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 i_start_deb/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_start_deb/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.604     1.523    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  i_start_deb/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  i_start_deb/timer_reg[2]/Q
                         net (fo=2, routed)           0.127     1.814    i_start_deb/timer_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  i_start_deb/timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.971    i_start_deb/timer_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.037 r  i_start_deb/timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    i_start_deb/timer_reg[4]_i_1_n_5
    SLICE_X6Y100         FDRE                                         r  i_start_deb/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.034    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  i_start_deb/timer_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    i_start_deb/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_start_deb/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_start_deb/timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.604     1.523    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  i_start_deb/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  i_start_deb/timer_reg[2]/Q
                         net (fo=2, routed)           0.127     1.814    i_start_deb/timer_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  i_start_deb/timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.971    i_start_deb/timer_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.060 r  i_start_deb/timer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.060    i_start_deb/timer_reg[4]_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  i_start_deb/timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.034    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  i_start_deb/timer_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    i_start_deb/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_start_deb/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_start_deb/timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.604     1.523    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  i_start_deb/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  i_start_deb/timer_reg[2]/Q
                         net (fo=2, routed)           0.127     1.814    i_start_deb/timer_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  i_start_deb/timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.971    i_start_deb/timer_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.062 r  i_start_deb/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    i_start_deb/timer_reg[4]_i_1_n_4
    SLICE_X6Y100         FDRE                                         r  i_start_deb/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.034    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  i_start_deb/timer_reg[7]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    i_start_deb/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_start_deb/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_start_deb/timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.604     1.523    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  i_start_deb/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  i_start_deb/timer_reg[2]/Q
                         net (fo=2, routed)           0.127     1.814    i_start_deb/timer_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  i_start_deb/timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.971    i_start_deb/timer_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  i_start_deb/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    i_start_deb/timer_reg[4]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.064 r  i_start_deb/timer_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.064    i_start_deb/timer_reg[8]_i_1_n_7
    SLICE_X6Y101         FDRE                                         r  i_start_deb/timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.034    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  i_start_deb/timer_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    i_start_deb/timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 saniye_increment_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_saniye_bcd_increment/birler_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.716%)  route 0.194ns (60.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  saniye_increment_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  saniye_increment_reg/Q
                         net (fo=6, routed)           0.194     1.847    i_saniye_bcd_increment/E[0]
    SLICE_X3Y101         FDRE                                         r  i_saniye_bcd_increment/birler_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.872     2.037    i_saniye_bcd_increment/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  i_saniye_bcd_increment/birler_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_CE)       -0.093     1.698    i_saniye_bcd_increment/birler_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 saniye_increment_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_saniye_bcd_increment/birler_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.716%)  route 0.194ns (60.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  saniye_increment_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  saniye_increment_reg/Q
                         net (fo=6, routed)           0.194     1.847    i_saniye_bcd_increment/E[0]
    SLICE_X3Y101         FDRE                                         r  i_saniye_bcd_increment/birler_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.872     2.037    i_saniye_bcd_increment/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  i_saniye_bcd_increment/birler_reg[2]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_CE)       -0.093     1.698    i_saniye_bcd_increment/birler_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_reset_deb/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reset_deb/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.603     1.522    i_reset_deb/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  i_reset_deb/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  i_reset_deb/timer_tick_reg/Q
                         net (fo=4, routed)           0.068     1.732    i_reset_deb/timer_tick_reg_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I1_O)        0.045     1.777 r  i_reset_deb/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.777    i_reset_deb/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.874     2.039    i_reset_deb/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.092     1.627    i_reset_deb/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dakika_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dakika_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  dakika_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  dakika_counter_reg[0]/Q
                         net (fo=7, routed)           0.098     1.763    dakika_counter_reg_n_0_[0]
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  dakika_counter[5]_i_2/O
                         net (fo=1, routed)           0.000     1.808    dakika_counter[5]
    SLICE_X6Y98          FDRE                                         r  dakika_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.875     2.040    clk_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  dakika_counter_reg[5]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.121     1.657    dakika_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dakika_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dakika_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  dakika_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  dakika_counter_reg[0]/Q
                         net (fo=7, routed)           0.100     1.765    dakika_counter_reg_n_0_[0]
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  dakika_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    dakika_counter[4]
    SLICE_X6Y98          FDRE                                         r  dakika_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.875     2.040    clk_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  dakika_counter_reg[4]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.120     1.656    dakika_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    anodes_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    anodes_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    anodes_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    anodes_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    anodes_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     anodes_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    anodes_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    anodes_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     anodes_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    anodes_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    anodes_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    anodes_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    anodes_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    anodes_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    anodes_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    anodes_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    anodes_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    anodes_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    anodes_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    anodes_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    anodes_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    anodes_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    anodes_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    anodes_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    anodes_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    anodes_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.544ns  (logic 4.073ns (53.990%)  route 3.471ns (46.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.704     5.306    clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  led_reg[6]/Q
                         net (fo=1, routed)           3.471     9.295    leds_o_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.850 r  leds_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.850    leds_o[6]
    U17                                                               r  leds_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.378ns  (logic 4.011ns (54.369%)  route 3.367ns (45.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  seven_seg_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  seven_seg_o_reg[6]/Q
                         net (fo=1, routed)           3.367     9.152    seven_seg_o_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.707 r  seven_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.707    seven_seg_o[6]
    R10                                                               r  seven_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.231ns  (logic 4.033ns (55.777%)  route 3.198ns (44.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  seven_seg_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  seven_seg_o_reg[7]/Q
                         net (fo=1, routed)           3.198     8.982    seven_seg_o_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.559 r  seven_seg_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.559    seven_seg_o[7]
    T10                                                               r  seven_seg_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 4.092ns (57.253%)  route 3.056ns (42.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  anodes_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  anodes_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.056     8.901    anodes_reg[2]_lopt_replica_1
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.476 r  anodes_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.476    anodes_o[2]
    T9                                                                r  anodes_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.070ns  (logic 4.079ns (57.688%)  route 2.992ns (42.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  seven_seg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  seven_seg_o_reg[2]/Q
                         net (fo=1, routed)           2.992     8.822    seven_seg_o_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.383 r  seven_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.383    seven_seg_o[2]
    T11                                                               r  seven_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_color_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.991ns  (logic 4.042ns (57.810%)  route 2.950ns (42.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.702     5.304    clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  led_color_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  led_color_o_reg[5]/Q
                         net (fo=1, routed)           2.950     8.772    led_color_o_OBUF[5]
    N16                  OBUF (Prop_obuf_I_O)         3.524    12.296 r  led_color_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.296    led_color_o[5]
    N16                                                               r  led_color_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_color_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.943ns  (logic 4.035ns (58.126%)  route 2.907ns (41.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.702     5.304    clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  led_color_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  led_color_o_reg[2]/Q
                         net (fo=1, routed)           2.907     8.729    led_color_o_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         3.517    12.247 r  led_color_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.247    led_color_o[2]
    N15                                                               r  led_color_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_color_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.870ns  (logic 3.977ns (57.889%)  route 2.893ns (42.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.704     5.306    clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  led_color_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  led_color_o_reg[1]/Q
                         net (fo=1, routed)           2.893     8.655    led_color_o_OBUF[1]
    M16                  OBUF (Prop_obuf_I_O)         3.521    12.176 r  led_color_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.176    led_color_o[1]
    M16                                                               r  led_color_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 4.070ns (60.232%)  route 2.687ns (39.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  anodes_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  anodes_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.687     8.533    anodes_reg[5]_lopt_replica_1
    T14                  OBUF (Prop_obuf_I_O)         3.552    12.084 r  anodes_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.084    anodes_o[5]
    T14                                                               r  anodes_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 3.990ns (59.774%)  route 2.685ns (40.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  seven_seg_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  seven_seg_o_reg[3]/Q
                         net (fo=1, routed)           2.685     8.470    seven_seg_o_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.003 r  seven_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.003    seven_seg_o[3]
    P15                                                               r  seven_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.335ns (79.070%)  route 0.353ns (20.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  seven_seg_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  seven_seg_o_reg[5]/Q
                         net (fo=1, routed)           0.353     2.013    seven_seg_o_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.207 r  seven_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.207    seven_seg_o[5]
    K16                                                               r  seven_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.377ns (81.004%)  route 0.323ns (18.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  anodes_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  anodes_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.981    anodes_reg[0]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.218 r  anodes_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.218    anodes_o[0]
    J17                                                               r  anodes_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.377ns (81.005%)  route 0.323ns (18.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  anodes_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  anodes_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.982    anodes_reg[1]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.219 r  anodes_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.219    anodes_o[1]
    J18                                                               r  anodes_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_color_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.376ns (79.624%)  route 0.352ns (20.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  led_color_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  led_color_o_reg[3]/Q
                         net (fo=1, routed)           0.352     2.007    led_color_o_OBUF[3]
    G14                  OBUF (Prop_obuf_I_O)         1.235     3.242 r  led_color_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.242    led_color_o[3]
    G14                                                               r  led_color_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.385ns (79.802%)  route 0.351ns (20.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.351     2.028    led_reg[2]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.249 r  leds_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.249    leds_o[0]
    H17                                                               r  leds_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.417ns (81.299%)  route 0.326ns (18.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  led_reg[2]/Q
                         net (fo=1, routed)           0.326     2.003    leds_o_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.257 r  leds_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.257    leds_o[2]
    J13                                                               r  leds_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.381ns (75.808%)  route 0.441ns (24.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  seven_seg_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  seven_seg_o_reg[0]/Q
                         net (fo=1, routed)           0.441     2.100    seven_seg_o_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.340 r  seven_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.340    seven_seg_o[0]
    H15                                                               r  seven_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.394ns (75.967%)  route 0.441ns (24.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  anodes_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  anodes_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.441     2.100    anodes_reg[3]_lopt_replica_1
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.353 r  anodes_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.353    anodes_o[3]
    J14                                                               r  anodes_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.402ns (76.204%)  route 0.438ns (23.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  seven_seg_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  seven_seg_o_reg[1]/Q
                         net (fo=1, routed)           0.438     2.120    seven_seg_o_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.358 r  seven_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.358    seven_seg_o[1]
    L18                                                               r  seven_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_color_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.383ns (72.233%)  route 0.532ns (27.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  led_color_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  led_color_o_reg[4]/Q
                         net (fo=1, routed)           0.532     2.186    led_color_o_OBUF[4]
    R11                  OBUF (Prop_obuf_I_O)         1.242     3.428 r  led_color_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.428    led_color_o[4]
    R11                                                               r  led_color_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            i_uart_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 1.614ns (26.887%)  route 4.388ns (73.113%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_i_IBUF_inst/O
                         net (fo=2, routed)           4.388     5.878    i_uart_rx/shreg_reg[7]_0[0]
    SLICE_X4Y117         LUT6 (Prop_lut6_I2_O)        0.124     6.002 r  i_uart_rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.002    i_uart_rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.579     5.001    i_uart_rx/clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            i_uart_rx/shreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.851ns  (logic 1.490ns (25.460%)  route 4.361ns (74.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_i_IBUF_inst/O
                         net (fo=2, routed)           4.361     5.851    i_uart_rx/shreg_reg[7]_0[0]
    SLICE_X2Y118         FDRE                                         r  i_uart_rx/shreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.579     5.001    i_uart_rx/clk_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  i_uart_rx/shreg_reg[7]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.073ns  (logic 1.612ns (39.578%)  route 2.461ns (60.422%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           2.461     3.949    i_start_deb/start_i_IBUF
    SLICE_X7Y101         LUT6 (Prop_lut6_I1_O)        0.124     4.073 r  i_start_deb/timer_en_i_1/O
                         net (fo=1, routed)           0.000     4.073    i_start_deb/timer_en_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  i_start_deb/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.588     5.010    i_start_deb/clk_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  i_start_deb/timer_en_reg/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.061ns  (logic 1.638ns (40.331%)  route 2.423ns (59.669%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  start_i_IBUF_inst/O
                         net (fo=4, routed)           2.423     3.911    i_start_deb/start_i_IBUF
    SLICE_X7Y101         LUT5 (Prop_lut5_I3_O)        0.150     4.061 r  i_start_deb/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.061    i_start_deb/FSM_sequential_state[2]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  i_start_deb/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.588     5.010    i_start_deb/clk_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  i_start_deb/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 1.612ns (39.946%)  route 2.423ns (60.054%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           2.423     3.911    i_start_deb/start_i_IBUF
    SLICE_X7Y101         LUT5 (Prop_lut5_I3_O)        0.124     4.035 r  i_start_deb/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.035    i_start_deb/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X7Y101         FDRE                                         r  i_start_deb/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.588     5.010    i_start_deb/clk_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  i_start_deb/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 1.612ns (45.168%)  route 1.957ns (54.832%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           1.957     3.445    i_start_deb/start_i_IBUF
    SLICE_X7Y101         LUT5 (Prop_lut5_I3_O)        0.124     3.569 r  i_start_deb/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.569    i_start_deb/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X7Y101         FDRE                                         r  i_start_deb/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.588     5.010    i_start_deb/clk_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  i_start_deb/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.411ns  (logic 1.627ns (47.684%)  route 1.785ns (52.316%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_i_IBUF_inst/O
                         net (fo=4, routed)           1.785     3.261    i_reset_deb/reset_i_IBUF
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.150     3.411 r  i_reset_deb/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.411    i_reset_deb/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603     5.026    i_reset_deb/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.407ns  (logic 1.601ns (46.978%)  route 1.807ns (53.022%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           1.807     3.283    i_reset_deb/reset_i_IBUF
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.124     3.407 r  i_reset_deb/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.407    i_reset_deb/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603     5.026    i_reset_deb/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.385ns  (logic 1.601ns (47.283%)  route 1.785ns (52.717%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           1.785     3.261    i_reset_deb/reset_i_IBUF
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.124     3.385 r  i_reset_deb/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.385    i_reset_deb/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603     5.026    i_reset_deb/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 1.601ns (51.764%)  route 1.491ns (48.236%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           1.491     2.968    i_reset_deb/reset_i_IBUF
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124     3.092 r  i_reset_deb/timer_en_i_1__0/O
                         net (fo=1, routed)           0.000     3.092    i_reset_deb/timer_en_i_1__0_n_0
    SLICE_X5Y93          FDRE                                         r  i_reset_deb/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603     5.026    i_reset_deb/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  i_reset_deb/timer_en_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.289ns (32.489%)  route 0.601ns (67.511%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           0.601     0.846    i_reset_deb/reset_i_IBUF
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  i_reset_deb/timer_en_i_1__0/O
                         net (fo=1, routed)           0.000     0.891    i_reset_deb/timer_en_i_1__0_n_0
    SLICE_X5Y93          FDRE                                         r  i_reset_deb/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.874     2.039    i_reset_deb/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  i_reset_deb/timer_en_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.289ns (29.327%)  route 0.698ns (70.673%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           0.698     0.942    i_reset_deb/reset_i_IBUF
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.045     0.987 r  i_reset_deb/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.987    i_reset_deb/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.874     2.039    i_reset_deb/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.290ns (29.398%)  route 0.698ns (70.602%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_i_IBUF_inst/O
                         net (fo=4, routed)           0.698     0.942    i_reset_deb/reset_i_IBUF
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.046     0.988 r  i_reset_deb/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.988    i_reset_deb/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.874     2.039    i_reset_deb/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.289ns (29.268%)  route 0.700ns (70.732%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           0.700     0.944    i_reset_deb/reset_i_IBUF
    SLICE_X4Y93          LUT5 (Prop_lut5_I3_O)        0.045     0.989 r  i_reset_deb/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.989    i_reset_deb/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.874     2.039    i_reset_deb/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.301ns (27.421%)  route 0.796ns (72.579%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           0.796     1.051    i_start_deb/start_i_IBUF
    SLICE_X7Y101         LUT5 (Prop_lut5_I3_O)        0.045     1.096 r  i_start_deb/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.096    i_start_deb/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X7Y101         FDRE                                         r  i_start_deb/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.034    i_start_deb/clk_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  i_start_deb/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.301ns (24.229%)  route 0.940ns (75.771%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           0.940     1.196    i_start_deb/start_i_IBUF
    SLICE_X7Y101         LUT5 (Prop_lut5_I3_O)        0.045     1.241 r  i_start_deb/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.241    i_start_deb/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X7Y101         FDRE                                         r  i_start_deb/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.034    i_start_deb/clk_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  i_start_deb/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.301ns (24.229%)  route 0.940ns (75.771%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  start_i_IBUF_inst/O
                         net (fo=4, routed)           0.940     1.196    i_start_deb/start_i_IBUF
    SLICE_X7Y101         LUT5 (Prop_lut5_I3_O)        0.045     1.241 r  i_start_deb/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.241    i_start_deb/FSM_sequential_state[2]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  i_start_deb/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.034    i_start_deb/clk_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  i_start_deb/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.301ns (23.759%)  route 0.965ns (76.241%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           0.965     1.220    i_start_deb/start_i_IBUF
    SLICE_X7Y101         LUT6 (Prop_lut6_I1_O)        0.045     1.265 r  i_start_deb/timer_en_i_1/O
                         net (fo=1, routed)           0.000     1.265    i_start_deb/timer_en_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  i_start_deb/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.034    i_start_deb/clk_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  i_start_deb/timer_en_reg/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            i_uart_rx/shreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.262ns  (logic 0.257ns (11.382%)  route 2.004ns (88.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_i_IBUF_inst/O
                         net (fo=2, routed)           2.004     2.262    i_uart_rx/shreg_reg[7]_0[0]
    SLICE_X2Y118         FDRE                                         r  i_uart_rx/shreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.862     2.027    i_uart_rx/clk_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  i_uart_rx/shreg_reg[7]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            i_uart_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.294ns  (logic 0.302ns (13.187%)  route 1.991ns (86.813%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rx_i_IBUF_inst/O
                         net (fo=2, routed)           1.991     2.249    i_uart_rx/shreg_reg[7]_0[0]
    SLICE_X4Y117         LUT6 (Prop_lut6_I2_O)        0.045     2.294 r  i_uart_rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.294    i_uart_rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.859     2.025    i_uart_rx/clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[0]/C





