

================================================================
== Vitis HLS Report for 'FIR_Halfband_v1'
================================================================
* Date:           Sun Nov 23 21:46:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_Halfband_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.736 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                         |              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_FIR_filter_1_fu_411  |FIR_filter_1  |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        |grp_FIR_filter_1_fu_421  |FIR_filter_1  |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        |grp_FIR_filter_2_fu_431  |FIR_filter_2  |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
        |grp_FIR_filter_2_fu_440  |FIR_filter_2  |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
        |grp_FIR_filter_fu_448    |FIR_filter    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        +-------------------------+--------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     170|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    56|    5258|    2312|    -|
|Memory           |        -|     -|     256|     128|    -|
|Multiplexer      |        -|     -|       0|     156|    -|
|Register         |        -|     -|     362|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    56|    5876|    2766|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     4|       2|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+----+------+------+-----+
    |         Instance        |    Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+--------------+---------+----+------+------+-----+
    |grp_FIR_filter_fu_448    |FIR_filter    |        0|  46|  3594|  1800|    0|
    |grp_FIR_filter_1_fu_411  |FIR_filter_1  |        0|   3|   512|   160|    0|
    |grp_FIR_filter_1_fu_421  |FIR_filter_1  |        0|   3|   512|   160|    0|
    |grp_FIR_filter_2_fu_431  |FIR_filter_2  |        0|   2|   320|    96|    0|
    |grp_FIR_filter_2_fu_440  |FIR_filter_2  |        0|   2|   320|    96|    0|
    +-------------------------+--------------+---------+----+------+------+-----+
    |Total                    |              |        0|  56|  5258|  2312|    0|
    +-------------------------+--------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |                 Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Halfband_delay10_V_U  |Halfband_delay10_V_SHIFTREG_AUTO_0R0W  |        0|  64|  32|    0|     3|   16|     1|           48|
    |Halfband_delay11_V_U  |Halfband_delay10_V_SHIFTREG_AUTO_0R0W  |        0|  64|  32|    0|     3|   16|     1|           48|
    |Halfband_delay20_V_U  |Halfband_delay20_V_SHIFTREG_AUTO_0R0W  |        0|  64|  32|    0|     4|   16|     1|           64|
    |Halfband_delay21_V_U  |Halfband_delay20_V_SHIFTREG_AUTO_0R0W  |        0|  64|  32|    0|     4|   16|     1|           64|
    +----------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                                       |        0| 256| 128|    0|    14|   64|     4|          224|
    +----------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_773_p2         |         +|   0|  0|  23|          16|          16|
    |grp_FIR_filter_fu_448_x_n  |         +|   0|  0|  23|          16|          16|
    |sub_ln29_1_fu_751_p2       |         -|   0|  0|  22|           1|          15|
    |sub_ln29_fu_725_p2         |         -|   0|  0|  24|           1|          17|
    |sub_ln35_1_fu_921_p2       |         -|   0|  0|  22|           1|          15|
    |sub_ln35_fu_895_p2         |         -|   0|  0|  24|           1|          17|
    |ap_block_state13           |        or|   0|  0|   2|           1|           1|
    |select_ln29_fu_757_p3      |    select|   0|  0|  15|           1|          15|
    |select_ln35_fu_927_p3      |    select|   0|  0|  15|           1|          15|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 170|          39|         127|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  101|         20|    1|         20|
    |ap_phi_mux_p_013_0_0_0_phi_fu_380_p4  |   14|          3|   16|         48|
    |ap_phi_mux_storemerge_phi_fu_403_p4   |    9|          2|    1|          2|
    |input_r_TDATA_blk_n                   |    9|          2|    1|          2|
    |output_r_TDATA_blk_n                  |    9|          2|    1|          2|
    |output_r_TDATA_int_regslice           |   14|          3|   16|         48|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  156|         32|   36|        122|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln29_reg_1207                   |  16|   0|   16|          0|
    |ap_CS_fsm                           |  19|   0|   19|          0|
    |grp_FIR_filter_fu_448_ap_start_reg  |   1|   0|    1|          0|
    |mod_value1                          |   1|   0|    1|          0|
    |mod_value1_load_reg_1198            |   1|   0|    1|          0|
    |mod_value2                          |   1|   0|    1|          0|
    |mod_value2_load_reg_1213            |   1|   0|    1|          0|
    |p_ZL21H_filter_FIR_dec_1_21_0       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_dec_1_21_1       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_dec_1_21_2       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_dec_2_21_0       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_dec_2_21_1       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_dec_2_21_2       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_dec_2_21_3       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_dec_2_21_4       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_int_1_21_0       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_int_1_21_1       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_int_1_21_2       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_int_2_21_0       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_int_2_21_1       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_int_2_21_2       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_int_2_21_3       |  16|   0|   16|          0|
    |p_ZL21H_filter_FIR_int_2_21_4       |  16|   0|   16|          0|
    |storemerge1_reg_386                 |   1|   0|    1|          0|
    |storemerge_reg_399                  |   1|   0|    1|          0|
    |y1_phase1                           |  16|   0|   16|          0|
    |y2_phase1                           |  16|   0|   16|          0|
    |y3                                  |  16|   0|   16|          0|
    |y4                                  |  16|   0|   16|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 362|   0|  362|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+-----------------+-----+-----+--------------+-----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|  FIR_Halfband_v1|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|  FIR_Halfband_v1|  return value|
|input_r_TDATA    |   in|   16|          axis|          input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|          input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|          input_r|       pointer|
|output_r_TDATA   |  out|   16|          axis|         output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|         output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|         output_r|       pointer|
+-----------------+-----+-----+--------------+-----------------+--------------+

