# Lecture 1: April 2, 2018
## Logistics
* Office: MW 12-1PM at 56-147A in Engr IV
* Two in-class, closed-notes quizzes.
* Midterm: May 7, in-class. One 2-sided cheat sheet allowed.
* Final: June 14, two 2-sided cheat sheets allowed.
## Verilog
* https://www.edaplayground.com/
* (Optional) Dowload v0.9.7 from http://iverilog.icarus.com/
## Logisim
* Optional download, graphical tool for designing and simulating (v2.7.1)
* http://sourceforge.net/projects/circuit
## Module 2: The Digital Abstraction Representing Data Digitally
* Digital system: discrete-valued input signals enter digital system, which produces discrete-valued output signals
* Binary is a special case of discrete
