

================================================================
== Vitis HLS Report for 'matmul_partition_Pipeline_writeC'
================================================================
* Date:           Mon Jul 21 16:25:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        component_array_partition_block_cyclic
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      261|      261|  2.610 us|  2.610 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeC  |      259|      259|         5|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../matmul_partition.cpp:91]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../matmul_partition.cpp:91]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%itr_2 = alloca i32 1"   --->   Operation 10 'alloca' 'itr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dim"   --->   Operation 11 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln91_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln91"   --->   Operation 12 'read' 'sext_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul"   --->   Operation 13 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln91_cast = sext i62 %sext_ln91_read"   --->   Operation 14 'sext' 'sext_ln91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 256, void @empty_2, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %itr_2"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 0, i32 %j" [../matmul_partition.cpp:91]   --->   Operation 17 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 0, i32 %i" [../matmul_partition.cpp:91]   --->   Operation 18 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body80"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%itr_2_load = load i31 %itr_2" [../matmul_partition.cpp:91]   --->   Operation 20 'load' 'itr_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%itr_2_cast = zext i31 %itr_2_load" [../matmul_partition.cpp:91]   --->   Operation 21 'zext' 'itr_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln91 = icmp_slt  i32 %itr_2_cast, i32 %mul_read" [../matmul_partition.cpp:91]   --->   Operation 23 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.52ns)   --->   "%add_ln91 = add i31 %itr_2_load, i31 1" [../matmul_partition.cpp:91]   --->   Operation 24 'add' 'add_ln91' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.end94.loopexit.exitStub, void %for.body80.split" [../matmul_partition.cpp:91]   --->   Operation 25 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln91 = store i31 %add_ln91, i31 %itr_2" [../matmul_partition.cpp:91]   --->   Operation 26 'store' 'store_ln91' <Predicate = (icmp_ln91)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [../matmul_partition.cpp:95]   --->   Operation 27 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [../matmul_partition.cpp:93]   --->   Operation 28 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%icmp_ln93 = icmp_eq  i32 %j_load, i32 %dim_read" [../matmul_partition.cpp:93]   --->   Operation 29 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.55ns)   --->   "%add_ln95 = add i32 %i_load, i32 1" [../matmul_partition.cpp:95]   --->   Operation 30 'add' 'add_ln95' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.69ns)   --->   "%i_1 = select i1 %icmp_ln93, i32 %add_ln95, i32 %i_load" [../matmul_partition.cpp:93]   --->   Operation 31 'select' 'i_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.69ns)   --->   "%j_1 = select i1 %icmp_ln93, i32 0, i32 %j_load" [../matmul_partition.cpp:93]   --->   Operation 32 'select' 'j_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %j_1" [../matmul_partition.cpp:91]   --->   Operation 33 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %i_1" [../matmul_partition.cpp:97]   --->   Operation 34 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln97, i4 0" [../matmul_partition.cpp:97]   --->   Operation 35 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.91ns)   --->   "%add_ln97 = add i8 %shl_ln2, i8 %trunc_ln91" [../matmul_partition.cpp:97]   --->   Operation 36 'add' 'add_ln97' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%j_2 = add i32 %j_1, i32 1" [../matmul_partition.cpp:91]   --->   Operation 37 'add' 'j_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 %i_1, i32 %i" [../matmul_partition.cpp:91]   --->   Operation 38 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %add_ln97" [../matmul_partition.cpp:97]   --->   Operation 39 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln97" [../matmul_partition.cpp:97]   --->   Operation 40 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%C_load = load i8 %C_addr" [../matmul_partition.cpp:97]   --->   Operation 41 'load' 'C_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 %j_2, i32 %j" [../matmul_partition.cpp:91]   --->   Operation 42 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 43 [1/2] ( I:3.25ns O:3.25ns )   --->   "%C_load = load i8 %C_addr" [../matmul_partition.cpp:97]   --->   Operation 43 'load' 'C_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 50 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (!icmp_ln91)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln91_cast" [../matmul_partition.cpp:91]   --->   Operation 44 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../matmul_partition.cpp:91]   --->   Operation 45 'specpipeline' 'specpipeline_ln91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln92 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [../matmul_partition.cpp:92]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../matmul_partition.cpp:91]   --->   Operation 47 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (7.30ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %C_load, i4 15" [../matmul_partition.cpp:97]   --->   Operation 48 'write' 'write_ln97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body80" [../matmul_partition.cpp:91]   --->   Operation 49 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln91]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011000]
j                      (alloca           ) [ 011100]
itr_2                  (alloca           ) [ 010000]
dim_read               (read             ) [ 011000]
sext_ln91_read         (read             ) [ 000000]
mul_read               (read             ) [ 000000]
sext_ln91_cast         (sext             ) [ 011111]
specinterface_ln0      (specinterface    ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln91             (store            ) [ 000000]
store_ln91             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
itr_2_load             (load             ) [ 000000]
itr_2_cast             (zext             ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
icmp_ln91              (icmp             ) [ 011110]
add_ln91               (add              ) [ 000000]
br_ln91                (br               ) [ 000000]
store_ln91             (store            ) [ 000000]
i_load                 (load             ) [ 000000]
j_load                 (load             ) [ 000000]
icmp_ln93              (icmp             ) [ 000000]
add_ln95               (add              ) [ 000000]
i_1                    (select           ) [ 000000]
j_1                    (select           ) [ 000000]
trunc_ln91             (trunc            ) [ 000000]
trunc_ln97             (trunc            ) [ 000000]
shl_ln2                (bitconcatenate   ) [ 000000]
add_ln97               (add              ) [ 010100]
j_2                    (add              ) [ 010100]
store_ln91             (store            ) [ 000000]
zext_ln97              (zext             ) [ 000000]
C_addr                 (getelementptr    ) [ 010010]
store_ln91             (store            ) [ 000000]
C_load                 (load             ) [ 010001]
gmem_addr              (getelementptr    ) [ 000000]
specpipeline_ln91      (specpipeline     ) [ 000000]
speclooptripcount_ln92 (speclooptripcount) [ 000000]
specloopname_ln91      (specloopname     ) [ 000000]
write_ln97             (write            ) [ 000000]
br_ln91                (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln91">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dim">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="itr_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="dim_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln91_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="62" slack="0"/>
<pin id="80" dir="0" index="1" bw="62" slack="0"/>
<pin id="81" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln91_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mul_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln97_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="1"/>
<pin id="94" dir="0" index="3" bw="1" slack="0"/>
<pin id="95" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln97/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="C_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sext_ln91_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="62" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="31" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln91_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln91_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="itr_2_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="0"/>
<pin id="132" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr_2_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="itr_2_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="itr_2_cast/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln91_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="31" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln91_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="31" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln91_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="31" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="j_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln93_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln95_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="j_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln91_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln97_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln97/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="shl_ln2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln97_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln91_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln97_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln91_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="0" index="1" bw="32" slack="2"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="gmem_addr_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="62" slack="4"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="241" class="1005" name="j_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="248" class="1005" name="itr_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="0"/>
<pin id="250" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="itr_2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="dim_read_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="260" class="1005" name="sext_ln91_cast_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="4"/>
<pin id="262" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln91_cast "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln91_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="3"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="269" class="1005" name="add_ln97_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="1"/>
<pin id="271" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="274" class="1005" name="j_2_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="C_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="C_load_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="56" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="58" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="78" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="84" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="130" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="154" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="160" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="165" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="154" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="160" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="157" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="171" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="187" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="179" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="171" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="228" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="237"><net_src comp="60" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="244"><net_src comp="64" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="251"><net_src comp="68" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="258"><net_src comp="72" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="263"><net_src comp="111" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="268"><net_src comp="137" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="203" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="277"><net_src comp="209" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="282"><net_src comp="98" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="287"><net_src comp="105" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {5 }
 - Input state : 
	Port: matmul_partition_Pipeline_writeC : mul | {1 }
	Port: matmul_partition_Pipeline_writeC : sext_ln91 | {1 }
	Port: matmul_partition_Pipeline_writeC : dim | {1 }
	Port: matmul_partition_Pipeline_writeC : C | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln91 : 1
		store_ln91 : 1
		itr_2_load : 1
		itr_2_cast : 2
		icmp_ln91 : 3
		add_ln91 : 2
		br_ln91 : 4
		store_ln91 : 3
	State 2
		icmp_ln93 : 1
		add_ln95 : 1
		i_1 : 2
		j_1 : 2
		trunc_ln91 : 3
		trunc_ln97 : 3
		shl_ln2 : 4
		add_ln97 : 5
		j_2 : 3
		store_ln91 : 3
	State 3
		C_addr : 1
		C_load : 2
	State 4
	State 5
		write_ln97 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln91_fu_143      |    0    |    38   |
|    add   |      add_ln95_fu_165      |    0    |    39   |
|          |      add_ln97_fu_203      |    0    |    15   |
|          |         j_2_fu_209        |    0    |    39   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln91_fu_137     |    0    |    39   |
|          |      icmp_ln93_fu_160     |    0    |    39   |
|----------|---------------------------|---------|---------|
|  select  |         i_1_fu_171        |    0    |    32   |
|          |         j_1_fu_179        |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |    dim_read_read_fu_72    |    0    |    0    |
|   read   | sext_ln91_read_read_fu_78 |    0    |    0    |
|          |    mul_read_read_fu_84    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln97_write_fu_90  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln91_cast_fu_111   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     itr_2_cast_fu_133     |    0    |    0    |
|          |      zext_ln97_fu_220     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln91_fu_187     |    0    |    0    |
|          |     trunc_ln97_fu_191     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|       shl_ln2_fu_195      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   273   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    C_addr_reg_279    |    8   |
|    C_load_reg_284    |   32   |
|   add_ln97_reg_269   |    8   |
|   dim_read_reg_255   |   32   |
|       i_reg_234      |   32   |
|   icmp_ln91_reg_265  |    1   |
|     itr_2_reg_248    |   31   |
|      j_2_reg_274     |   32   |
|       j_reg_241      |   32   |
|sext_ln91_cast_reg_260|   64   |
+----------------------+--------+
|         Total        |   272  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   16   ||  1.588  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   273  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   272  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   272  |   282  |
+-----------+--------+--------+--------+
