// Seed: 3165972844
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wor id_10;
  output wire id_9;
  assign module_1.id_1 = 0;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout uwire id_1;
  assign id_10 = 1'b0;
  assign id_3  = id_15;
  always @(id_11 & 1 == id_8);
  final $signed(4);
  ;
  assign id_4 = 1;
  assign id_1 = 1;
  genvar id_17;
endmodule
macromodule module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input supply1 id_2
);
  localparam id_4 = -1;
  and primCall (id_0, id_2, id_4);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
