{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1559551892121 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C70F672C8 " "Selected device EP2C70F672C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559551892154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559551892197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559551892197 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559551892303 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559551894767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559551894767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559551894767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559551894767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559551894767 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559551894767 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 2102 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559551894790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 2103 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559551894790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 2104 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559551894790 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559551894790 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559551894815 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 103 " "No exact pin location assignment(s) for 32 pins of 103 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[0\] " "Pin lightout\[0\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[0] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[1\] " "Pin lightout\[1\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[1] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[2\] " "Pin lightout\[2\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[2] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[3\] " "Pin lightout\[3\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[3] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[4\] " "Pin lightout\[4\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[4] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[5\] " "Pin lightout\[5\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[5] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[6\] " "Pin lightout\[6\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[6] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[7\] " "Pin lightout\[7\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[7] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[8\] " "Pin lightout\[8\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[8] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[9\] " "Pin lightout\[9\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[9] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[10\] " "Pin lightout\[10\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[10] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[11\] " "Pin lightout\[11\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[11] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[12\] " "Pin lightout\[12\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[12] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[13\] " "Pin lightout\[13\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[13] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[14\] " "Pin lightout\[14\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[14] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[15\] " "Pin lightout\[15\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[15] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[16\] " "Pin lightout\[16\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[16] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[17\] " "Pin lightout\[17\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[17] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[18\] " "Pin lightout\[18\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[18] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[19\] " "Pin lightout\[19\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[19] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[20\] " "Pin lightout\[20\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[20] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[21\] " "Pin lightout\[21\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[21] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[22\] " "Pin lightout\[22\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[22] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[23\] " "Pin lightout\[23\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[23] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[24\] " "Pin lightout\[24\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[24] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[25\] " "Pin lightout\[25\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[25] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[26\] " "Pin lightout\[26\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[26] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[27\] " "Pin lightout\[27\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[27] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[28\] " "Pin lightout\[28\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[28] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[29\] " "Pin lightout\[29\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[29] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[30\] " "Pin lightout\[30\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[30] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lightout\[31\] " "Pin lightout\[31\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { lightout[31] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lightout[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559551895574 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1559551895574 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559551896067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559551896067 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1559551896067 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559551896067 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559551896087 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|CLK_4 " "Node: VGA_Controller:v2\|CLK_4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559551896096 "|top|VGA_Controller:v2|CLK_4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|CLK_2 " "Node: VGA_Controller:v2\|CLK_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559551896096 "|top|VGA_Controller:v2|CLK_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk100 " "Node: clk100 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559551896096 "|top|clk100"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u2\|uart_clk " "Node: uart:u2\|uart_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559551896097 "|top|uart:u2|uart_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk11 " "Node: clk11 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559551896097 "|top|clk11"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|VGA_CLK " "Node: VGA_Controller:v2\|VGA_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559551896097 "|top|VGA_Controller:v2|VGA_CLK"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1559551896122 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559551896123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559551896123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559551896123 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559551896123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk11 (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node clk11 (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559551896330 ""}  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { clk11 } } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk11" } } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 6 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559551896330 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk100 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk100 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559551896330 ""}  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { clk100 } } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk100" } } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 10 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559551896330 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559551896331 ""}  } { { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 688 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559551896331 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:v2\|CLK_4  " "Automatically promoted node VGA_Controller:v2\|CLK_4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559551896331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|VGA_CLK " "Destination node VGA_Controller:v2\|VGA_CLK" {  } { { "vga_controller.vhd" "" { Text "E:/alter13/project/atop/vga_controller.vhd" 8 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|CLK_4~0 " "Destination node VGA_Controller:v2\|CLK_4~0" {  } { { "vga_controller.vhd" "" { Text "E:/alter13/project/atop/vga_controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896331 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559551896331 ""}  } { { "vga_controller.vhd" "" { Text "E:/alter13/project/atop/vga_controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559551896331 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u2\|uart_clk  " "Automatically promoted node uart:u2\|uart_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559551896332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button1_r\[0\] " "Destination node button1_r\[0\]" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 120 0 0 } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button1_r\[0\]" } } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button1_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896332 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559551896332 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 68 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|uart_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559551896332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:v2\|VGA_CLK  " "Automatically promoted node VGA_Controller:v2\|VGA_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559551896333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button2_r\[0\] " "Destination node button2_r\[0\]" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 120 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button2_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896333 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559551896333 ""}  } { { "vga_controller.vhd" "" { Text "E:/alter13/project/atop/vga_controller.vhd" 8 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559551896333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:v2\|CLK_2  " "Automatically promoted node VGA_Controller:v2\|CLK_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559551896333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|CLK_2~0 " "Destination node VGA_Controller:v2\|CLK_2~0" {  } { { "vga_controller.vhd" "" { Text "E:/alter13/project/atop/vga_controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896333 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559551896333 ""}  } { { "vga_controller.vhd" "" { Text "E:/alter13/project/atop/vga_controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559551896333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN N1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node rst (placed in PIN N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559551896334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMWE " "Destination node SRAM:rm\|BASERAMWE" {  } { { "sram.vhd" "" { Text "E:/alter13/project/atop/sram.vhd" 18 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMOE " "Destination node SRAM:rm\|BASERAMOE" {  } { { "sram.vhd" "" { Text "E:/alter13/project/atop/sram.vhd" 19 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMCE " "Destination node SRAM:rm\|BASERAMCE" {  } { { "sram.vhd" "" { Text "E:/alter13/project/atop/sram.vhd" 20 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMCE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[0\]~reg0 " "Destination node SRAM:rm\|BASERAMADDR\[0\]~reg0" {  } { { "sram.vhd" "" { Text "E:/alter13/project/atop/sram.vhd" 35 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[0]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[0\]~en " "Destination node SRAM:rm\|BASERAMADDR\[0\]~en" {  } { { "sram.vhd" "" { Text "E:/alter13/project/atop/sram.vhd" 35 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[0]~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[1\]~reg0 " "Destination node SRAM:rm\|BASERAMADDR\[1\]~reg0" {  } { { "sram.vhd" "" { Text "E:/alter13/project/atop/sram.vhd" 35 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[1]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[1\]~en " "Destination node SRAM:rm\|BASERAMADDR\[1\]~en" {  } { { "sram.vhd" "" { Text "E:/alter13/project/atop/sram.vhd" 35 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[1]~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[2\]~reg0 " "Destination node SRAM:rm\|BASERAMADDR\[2\]~reg0" {  } { { "sram.vhd" "" { Text "E:/alter13/project/atop/sram.vhd" 35 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[2\]~en " "Destination node SRAM:rm\|BASERAMADDR\[2\]~en" {  } { { "sram.vhd" "" { Text "E:/alter13/project/atop/sram.vhd" 35 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[2]~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[3\]~reg0 " "Destination node SRAM:rm\|BASERAMADDR\[3\]~reg0" {  } { { "sram.vhd" "" { Text "E:/alter13/project/atop/sram.vhd" 35 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1559551896334 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559551896334 ""}  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { rst } } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 7 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559551896334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559551896337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 1787 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~3 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~3" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 1858 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 1172 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896337 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559551896337 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 1469 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559551896337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559551896340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 1007 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 1660 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559551896340 ""}  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 803 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559551896340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559551896344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 906 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 907 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 1008 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559551896344 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559551896344 ""}  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 712 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559551896344 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559551896841 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559551896847 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559551896847 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559551896854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559551896862 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559551896867 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559551896867 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559551896872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559551896927 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559551896932 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559551896932 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1559551896979 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1559551896979 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559551896979 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 47 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559551896985 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 10 49 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559551896985 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559551896985 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559551896985 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 11 51 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559551896985 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 42 12 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 42 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559551896985 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 3 47 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559551896985 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559551896985 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1559551896985 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559551896985 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDRX\[0\] " "Node \"LEDRX\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDRX\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDRX\[1\] " "Node \"LEDRX\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDRX\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDRX\[2\] " "Node \"LEDRX\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDRX\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDRX\[3\] " "Node \"LEDRX\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDRX\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDRX\[4\] " "Node \"LEDRX\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDRX\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDRX\[5\] " "Node \"LEDRX\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDRX\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDRX\[6\] " "Node \"LEDRX\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDRX\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDRX\[7\] " "Node \"LEDRX\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDRX\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_out\[0\] " "Node \"test_out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test_out\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_out\[1\] " "Node \"test_out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test_out\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_out\[2\] " "Node \"test_out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test_out\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_out\[3\] " "Node \"test_out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test_out\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_out\[4\] " "Node \"test_out\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test_out\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_out\[5\] " "Node \"test_out\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test_out\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_out\[6\] " "Node \"test_out\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test_out\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_out\[7\] " "Node \"test_out\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test_out\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_out\[8\] " "Node \"test_out\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test_out\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559551897141 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559551897141 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559551897145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559551904332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559551905407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559551905446 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559551907800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559551907800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559551908400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X84_Y13 X95_Y25 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X84_Y13 to location X95_Y25" {  } { { "loc" "" { Generic "E:/alter13/project/atop/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X84_Y13 to location X95_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X84_Y13 to location X95_Y25"} 84 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559551911941 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559551911941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559551912561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559551912565 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1559551912565 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559551912565 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559551912652 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559551912662 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "99 " "Found 99 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[0\] 0 " "Pin \"addr_sram\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[1\] 0 " "Pin \"addr_sram\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[2\] 0 " "Pin \"addr_sram\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[3\] 0 " "Pin \"addr_sram\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[4\] 0 " "Pin \"addr_sram\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[5\] 0 " "Pin \"addr_sram\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[6\] 0 " "Pin \"addr_sram\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[7\] 0 " "Pin \"addr_sram\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[8\] 0 " "Pin \"addr_sram\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[9\] 0 " "Pin \"addr_sram\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[10\] 0 " "Pin \"addr_sram\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[11\] 0 " "Pin \"addr_sram\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[12\] 0 " "Pin \"addr_sram\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[13\] 0 " "Pin \"addr_sram\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[14\] 0 " "Pin \"addr_sram\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[15\] 0 " "Pin \"addr_sram\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[16\] 0 " "Pin \"addr_sram\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[17\] 0 " "Pin \"addr_sram\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[18\] 0 " "Pin \"addr_sram\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[19\] 0 " "Pin \"addr_sram\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[0\] 0 " "Pin \"data_sram\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[1\] 0 " "Pin \"data_sram\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[2\] 0 " "Pin \"data_sram\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[3\] 0 " "Pin \"data_sram\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[4\] 0 " "Pin \"data_sram\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[5\] 0 " "Pin \"data_sram\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[6\] 0 " "Pin \"data_sram\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[7\] 0 " "Pin \"data_sram\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[8\] 0 " "Pin \"data_sram\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[9\] 0 " "Pin \"data_sram\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[10\] 0 " "Pin \"data_sram\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[11\] 0 " "Pin \"data_sram\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[12\] 0 " "Pin \"data_sram\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[13\] 0 " "Pin \"data_sram\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[14\] 0 " "Pin \"data_sram\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[15\] 0 " "Pin \"data_sram\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[16\] 0 " "Pin \"data_sram\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[17\] 0 " "Pin \"data_sram\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[18\] 0 " "Pin \"data_sram\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[19\] 0 " "Pin \"data_sram\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[20\] 0 " "Pin \"data_sram\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[21\] 0 " "Pin \"data_sram\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[22\] 0 " "Pin \"data_sram\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[23\] 0 " "Pin \"data_sram\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[24\] 0 " "Pin \"data_sram\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[25\] 0 " "Pin \"data_sram\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[26\] 0 " "Pin \"data_sram\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[27\] 0 " "Pin \"data_sram\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[28\] 0 " "Pin \"data_sram\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[29\] 0 " "Pin \"data_sram\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[30\] 0 " "Pin \"data_sram\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[31\] 0 " "Pin \"data_sram\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx 0 " "Pin \"tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hso 0 " "Pin \"hso\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vso 0 " "Pin \"vso\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ored\[0\] 0 " "Pin \"ored\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ored\[1\] 0 " "Pin \"ored\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ored\[2\] 0 " "Pin \"ored\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oblue\[0\] 0 " "Pin \"oblue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oblue\[1\] 0 " "Pin \"oblue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oblue\[2\] 0 " "Pin \"oblue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ogreen\[0\] 0 " "Pin \"ogreen\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ogreen\[1\] 0 " "Pin \"ogreen\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ogreen\[2\] 0 " "Pin \"ogreen\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE 0 " "Pin \"WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OE 0 " "Pin \"OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CE 0 " "Pin \"CE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[0\] 0 " "Pin \"lightout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[1\] 0 " "Pin \"lightout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[2\] 0 " "Pin \"lightout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[3\] 0 " "Pin \"lightout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[4\] 0 " "Pin \"lightout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[5\] 0 " "Pin \"lightout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[6\] 0 " "Pin \"lightout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[7\] 0 " "Pin \"lightout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[8\] 0 " "Pin \"lightout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[9\] 0 " "Pin \"lightout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[10\] 0 " "Pin \"lightout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[11\] 0 " "Pin \"lightout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[12\] 0 " "Pin \"lightout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[13\] 0 " "Pin \"lightout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[14\] 0 " "Pin \"lightout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[15\] 0 " "Pin \"lightout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[16\] 0 " "Pin \"lightout\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[17\] 0 " "Pin \"lightout\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[18\] 0 " "Pin \"lightout\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[19\] 0 " "Pin \"lightout\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[20\] 0 " "Pin \"lightout\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[21\] 0 " "Pin \"lightout\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[22\] 0 " "Pin \"lightout\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[23\] 0 " "Pin \"lightout\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[24\] 0 " "Pin \"lightout\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[25\] 0 " "Pin \"lightout\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[26\] 0 " "Pin \"lightout\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[27\] 0 " "Pin \"lightout\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[28\] 0 " "Pin \"lightout\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[29\] 0 " "Pin \"lightout\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[30\] 0 " "Pin \"lightout\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lightout\[31\] 0 " "Pin \"lightout\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559551912720 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1559551912720 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559551913341 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559551913484 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559551914126 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559551915311 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559551915351 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559551915728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/alter13/project/atop/top.fit.smsg " "Generated suppressed messages file E:/alter13/project/atop/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559551916094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5192 " "Peak virtual memory: 5192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559551916800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 16:51:56 2019 " "Processing ended: Mon Jun 03 16:51:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559551916800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559551916800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559551916800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559551916800 ""}
