 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : Master
Version: V-2023.12-SP5-1
Date   : Mon Jun  2 22:08:30 2025
****************************************

Operating Conditions: ff1p16v25c   Library: saed32lvt_ff1p16v25c
Wire Load Model Mode: enclosed

  Startpoint: EscEncoder_U0/Enable0_reg
              (falling edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: EscEncoder_U0/Enable0_reg
            (falling edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Encoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (fall edge)                              50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  EscEncoder_U0/Enable0_reg/CLK (DFFNARX1_LVT)            0.00      51.50 f
  EscEncoder_U0/Enable0_reg/QN (DFFNARX1_LVT)             0.03      51.53 r
  EscEncoder_U0/U10/Y (AND2X1_LVT)                        0.01      51.54 r
  EscEncoder_U0/Enable0_reg/D (DFFNARX1_LVT)              0.00      51.54 r
  data arrival time                                                 51.54

  clock ESC_CLK (fall edge)                              50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  EscEncoder_U0/Enable0_reg/CLK (DFFNARX1_LVT)            0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: sync_level_U2/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: sync_level_U2/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_10      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U2/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U2/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U2/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       1.52 f
  data arrival time                                                  1.52

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  sync_level_U2/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sync_level_U7/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: sync_level_U7/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_5       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U7/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U7/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U7/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       1.52 f
  data arrival time                                                  1.52

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  sync_level_U7/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sync_level_U8/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: sync_level_U8/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_4       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U8/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U8/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U8/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       1.52 f
  data arrival time                                                  1.52

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  sync_level_U8/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sync_level_U9/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: sync_level_U9/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_3       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U9/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U9/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U9/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       1.52 f
  data arrival time                                                  1.52

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  sync_level_U9/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: sync_level_U12/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: sync_level_U12/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_0       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U12/sync_ff1_reg[0]/CLK (DFFARX1_LVT)        0.00       1.50 r
  sync_level_U12/sync_ff1_reg[0]/Q (DFFARX1_LVT)          0.02       1.52 f
  sync_level_U12/sync_ff2_reg[0]/D (DFFARX1_LVT)          0.00       1.52 f
  data arrival time                                                  1.52

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  sync_level_U12/sync_ff2_reg[0]/CLK (DFFARX1_LVT)        0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: EscEncoder_U0/Enable1_reg
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: EscEncoder_U0/Enable1_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Encoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscEncoder_U0/Enable1_reg/CLK (DFFARX1_LVT)             0.00       1.50 r
  EscEncoder_U0/Enable1_reg/QN (DFFARX1_LVT)              0.01       1.51 r
  EscEncoder_U0/U3/Y (AND2X1_LVT)                         0.01       1.52 r
  EscEncoder_U0/Enable1_reg/D (DFFARX1_LVT)               0.00       1.52 r
  data arrival time                                                  1.52

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscEncoder_U0/Enable1_reg/CLK (DFFARX1_LVT)             0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: Esc_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: Esc_Sequencer_U0/Count_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Sequencer      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  Esc_Sequencer_U0/Count_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  Esc_Sequencer_U0/Count_reg[0]/QN (DFFARX1_LVT)          0.01       1.51 r
  Esc_Sequencer_U0/U8/Y (AND2X1_LVT)                      0.02       1.52 r
  Esc_Sequencer_U0/Count_reg[0]/D (DFFARX1_LVT)           0.00       1.52 r
  data arrival time                                                  1.52

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  Esc_Sequencer_U0/Count_reg[0]/CLK (DFFARX1_LVT)         0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/counter_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.01       1.51 r
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.02       1.53 r
  ESC_Serializerr_U0/counter_reg[0]/D (DFFARX1_LVT)       0.00       1.53 r
  data arrival time                                                  1.53

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: Esc_Sequencer_U0/SeqBit_reg
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: sync_level_U12/sync_ff1_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  Esc_Sequencer_U0/SeqBit_reg/CLK (DFFARX1_LVT)           0.00       1.50 r
  Esc_Sequencer_U0/SeqBit_reg/Q (DFFARX1_LVT)             0.02       1.52 f
  Esc_Sequencer_U0/SeqBit (Esc_Sequencer)                 0.00       1.52 f
  EscSerSeqMux/A (Mux_1Bit_3)                             0.00       1.52 f
  EscSerSeqMux/U2/Y (AO22X1_LVT)                          0.02       1.53 f
  EscSerSeqMux/Out (Mux_1Bit_3)                           0.00       1.53 f
  sync_level_U12/async_in[0] (sync_level_0)               0.00       1.53 f
  sync_level_U12/sync_ff1_reg[0]/D (DFFARX1_LVT)          0.00       1.53 f
  data arrival time                                                  1.53

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  sync_level_U12/sync_ff1_reg[0]/CLK (DFFARX1_LVT)        0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[2]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[2]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/TxDataEsc_reg_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       1.50 r
  ESC_Serializerr_U0/TxDataEsc_reg_reg[2]/Q (DFFARX1_LVT)
                                                          0.02       1.52 f
  ESC_Serializerr_U0/U21/Y (AO22X1_LVT)                   0.02       1.54 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[2]/D (DFFARX1_LVT)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/TxDataEsc_reg_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[7]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[7]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/TxDataEsc_reg_reg[7]/CLK (DFFARX1_LVT)
                                                          0.00       1.50 r
  ESC_Serializerr_U0/TxDataEsc_reg_reg[7]/Q (DFFARX1_LVT)
                                                          0.02       1.52 f
  ESC_Serializerr_U0/U26/Y (AO22X1_LVT)                   0.02       1.54 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[7]/D (DFFARX1_LVT)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/TxDataEsc_reg_reg[7]/CLK (DFFARX1_LVT)
                                                          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[3]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[3]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/TxDataEsc_reg_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       1.50 r
  ESC_Serializerr_U0/TxDataEsc_reg_reg[3]/Q (DFFARX1_LVT)
                                                          0.02       1.52 f
  ESC_Serializerr_U0/U22/Y (AO22X1_LVT)                   0.02       1.54 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[3]/D (DFFARX1_LVT)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/TxDataEsc_reg_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[5]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[5]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/TxDataEsc_reg_reg[5]/CLK (DFFARX1_LVT)
                                                          0.00       1.50 r
  ESC_Serializerr_U0/TxDataEsc_reg_reg[5]/Q (DFFARX1_LVT)
                                                          0.02       1.52 f
  ESC_Serializerr_U0/U24/Y (AO22X1_LVT)                   0.02       1.54 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[5]/D (DFFARX1_LVT)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/TxDataEsc_reg_reg[5]/CLK (DFFARX1_LVT)
                                                          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[1]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[1]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/TxDataEsc_reg_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       1.50 r
  ESC_Serializerr_U0/TxDataEsc_reg_reg[1]/Q (DFFARX1_LVT)
                                                          0.02       1.52 f
  ESC_Serializerr_U0/U20/Y (AO22X1_LVT)                   0.02       1.54 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[1]/D (DFFARX1_LVT)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/TxDataEsc_reg_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[6]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[6]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/TxDataEsc_reg_reg[6]/CLK (DFFARX1_LVT)
                                                          0.00       1.50 r
  ESC_Serializerr_U0/TxDataEsc_reg_reg[6]/Q (DFFARX1_LVT)
                                                          0.02       1.52 f
  ESC_Serializerr_U0/U25/Y (AO22X1_LVT)                   0.02       1.54 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[6]/D (DFFARX1_LVT)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/TxDataEsc_reg_reg[6]/CLK (DFFARX1_LVT)
                                                          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[4]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[4]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/TxDataEsc_reg_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       1.50 r
  ESC_Serializerr_U0/TxDataEsc_reg_reg[4]/Q (DFFARX1_LVT)
                                                          0.02       1.52 f
  ESC_Serializerr_U0/U23/Y (AO22X1_LVT)                   0.02       1.54 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[4]/D (DFFARX1_LVT)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/TxDataEsc_reg_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: ESC_Serializerr_U0/counter_reg[1]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/counter_reg[1]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[1]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[1]/QN (DFFARX1_LVT)      0.01       1.51 r
  ESC_Serializerr_U0/U17/Y (AO22X1_LVT)                   0.02       1.54 r
  ESC_Serializerr_U0/counter_reg[1]/D (DFFARX1_LVT)       0.00       1.54 r
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/counter_reg[1]/CLK (DFFARX1_LVT)     0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: sync_level_U7/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: Esc_Sequencer_U0/SeqBit_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Sequencer      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U7/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U7/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U7/sync_out[0] (sync_level_5)                0.00       1.52 f
  Esc_Sequencer_U0/EscSeqEn (Esc_Sequencer)               0.00       1.52 f
  Esc_Sequencer_U0/U29/Y (AO22X1_LVT)                     0.02       1.54 f
  Esc_Sequencer_U0/SeqBit_reg/D (DFFARX1_LVT)             0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  Esc_Sequencer_U0/SeqBit_reg/CLK (DFFARX1_LVT)           0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: sync_level_U2/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: EscEncoder_U0/data_C_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Encoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U2/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U2/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U2/sync_out[0] (sync_level_10)               0.00       1.52 f
  EscEncoder_U0/DataValid (Esc_Encoder)                   0.00       1.52 f
  EscEncoder_U0/U5/Y (AND3X1_LVT)                         0.02       1.54 f
  EscEncoder_U0/data_C_reg/D (DFFARX1_LVT)                0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscEncoder_U0/data_C_reg/CLK (DFFARX1_LVT)              0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: sync_level_U2/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: EscEncoder_U0/data_A_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Encoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U2/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U2/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U2/sync_out[0] (sync_level_10)               0.00       1.52 f
  EscEncoder_U0/DataValid (Esc_Encoder)                   0.00       1.52 f
  EscEncoder_U0/U6/Y (AND3X1_LVT)                         0.02       1.54 f
  EscEncoder_U0/data_A_reg/D (DFFARX1_LVT)                0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscEncoder_U0/data_A_reg/CLK (DFFARX1_LVT)              0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: Esc_Sequencer_U0/Count_reg[2]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: Esc_Sequencer_U0/Count_reg[2]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Sequencer      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  Esc_Sequencer_U0/Count_reg[2]/CLK (DFFARX1_LVT)         0.00       1.50 r
  Esc_Sequencer_U0/Count_reg[2]/QN (DFFARX1_LVT)          0.01       1.51 r
  Esc_Sequencer_U0/U30/Y (OA221X1_LVT)                    0.03       1.54 r
  Esc_Sequencer_U0/Count_reg[2]/D (DFFARX1_LVT)           0.00       1.54 r
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  Esc_Sequencer_U0/Count_reg[2]/CLK (DFFARX1_LVT)         0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: ESC_Serializerr_U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/counter_reg[2]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[2]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[2]/Q (DFFARX1_LVT)       0.02       1.52 f
  ESC_Serializerr_U0/U19/Y (AO22X1_LVT)                   0.02       1.54 f
  ESC_Serializerr_U0/counter_reg[2]/D (DFFARX1_LVT)       0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/counter_reg[2]/CLK (DFFARX1_LVT)     0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: sync_level_U7/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: Esc_Sequencer_U0/CmdDone_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Sequencer      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U7/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U7/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U7/sync_out[0] (sync_level_5)                0.00       1.52 f
  Esc_Sequencer_U0/EscSeqEn (Esc_Sequencer)               0.00       1.52 f
  Esc_Sequencer_U0/U10/Y (AND3X1_LVT)                     0.02       1.54 f
  Esc_Sequencer_U0/CmdDone_reg/D (DFFARX1_LVT)            0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  Esc_Sequencer_U0/CmdDone_reg/CLK (DFFARX1_LVT)          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/LastBit_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/Q (DFFARX1_LVT)       0.02       1.52 f
  ESC_Serializerr_U0/U7/Y (AND4X1_LVT)                    0.03       1.55 f
  ESC_Serializerr_U0/LastBit_reg/D (DFFARX1_LVT)          0.00       1.55 f
  data arrival time                                                  1.55

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/LastBit_reg/CLK (DFFARX1_LVT)        0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/SerBit_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.01       1.51 r
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.02       1.53 r
  ESC_Serializerr_U0/U16/Y (AO21X1_LVT)                   0.02       1.55 r
  ESC_Serializerr_U0/SerBit_reg/D (DFFARX1_LVT)           0.00       1.55 r
  data arrival time                                                  1.55

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/SerBit_reg/CLK (DFFARX1_LVT)         0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: sync_level_U7/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: Esc_Sequencer_U0/Count_reg[1]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Sequencer      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U7/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U7/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U7/sync_out[0] (sync_level_5)                0.00       1.52 f
  Esc_Sequencer_U0/EscSeqEn (Esc_Sequencer)               0.00       1.52 f
  Esc_Sequencer_U0/U5/Y (AND2X1_LVT)                      0.02       1.54 f
  Esc_Sequencer_U0/U7/Y (AND2X1_LVT)                      0.02       1.56 f
  Esc_Sequencer_U0/Count_reg[1]/D (DFFARX1_LVT)           0.00       1.56 f
  data arrival time                                                  1.56

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  Esc_Sequencer_U0/Count_reg[1]/CLK (DFFARX1_LVT)         0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: ESC_Serializerr_U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxReadyEsc_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[2]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[2]/QN (DFFARX1_LVT)      0.01       1.51 r
  ESC_Serializerr_U0/U6/Y (NAND3X0_LVT)                   0.05       1.56 f
  ESC_Serializerr_U0/U4/Y (INVX1_LVT)                     0.03       1.59 r
  ESC_Serializerr_U0/TxReadyEsc_reg/D (DFFARX1_LVT)       0.00       1.59 r
  data arrival time                                                  1.59

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  ESC_Serializerr_U0/TxReadyEsc_reg/CLK (DFFARX1_LVT)     0.00       1.60 r
  library hold time                                       0.01       1.61
  data required time                                                 1.61
  --------------------------------------------------------------------------
  data required time                                                 1.61
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: EscEncoder_U0/data_C_reg
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: LpTx[0] (output port clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Encoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscEncoder_U0/data_C_reg/CLK (DFFARX1_LVT)              0.00       1.50 r
  EscEncoder_U0/data_C_reg/Q (DFFARX1_LVT)                0.02       1.52 f
  EscEncoder_U0/U8/Y (AND2X1_LVT)                         0.02       1.54 f
  EscEncoder_U0/C (Esc_Encoder)                           0.00       1.54 f
  Mux_C_LP_TX/B (Mux_1Bit_0)                              0.00       1.54 f
  Mux_C_LP_TX/U2/Y (AO22X1_LVT)                           0.06       1.60 f
  Mux_C_LP_TX/Out (Mux_1Bit_0)                            0.00       1.60 f
  LpTx[0] (out)                                           0.00       1.60 f
  data arrival time                                                  1.60

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                       20.00


  Startpoint: EscEncoder_U0/data_A_reg
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: LpTx[2] (output port clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Encoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscEncoder_U0/data_A_reg/CLK (DFFARX1_LVT)              0.00       1.50 r
  EscEncoder_U0/data_A_reg/Q (DFFARX1_LVT)                0.02       1.52 f
  EscEncoder_U0/U9/Y (AND2X1_LVT)                         0.02       1.54 f
  EscEncoder_U0/A (Esc_Encoder)                           0.00       1.54 f
  Mux_A_LP_TX/B (Mux_1Bit_2)                              0.00       1.54 f
  Mux_A_LP_TX/U2/Y (AO22X1_LVT)                           0.06       1.60 f
  Mux_A_LP_TX/Out (Mux_1Bit_2)                            0.00       1.60 f
  LpTx[2] (out)                                           0.00       1.60 f
  data arrival time                                                  1.60

  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                       20.00


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/bit_count_reg[0]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U14/Y (AND2X1_LVT)                  0.01      51.55 r
  Esc_Deserializer_U0/bit_count_reg[0]/D (DFFNARX1_LVT)
                                                          0.00      51.55 r
  data arrival time                                                 51.55

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[5]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U10/Y (OA21X1_LVT)                  0.02      51.56 r
  Esc_Deserializer_U0/U11/Y (MUX21X1_LVT)                 0.02      51.58 r
  Esc_Deserializer_U0/shift_reg_reg[5]/D (DFFNARX1_LVT)
                                                          0.00      51.58 r
  data arrival time                                                 51.58

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/shift_reg_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: Esc_Deserializer_U0/bit_count_reg[1]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[4]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[1]/QN (DFFNARX1_LVT)
                                                          0.03      51.53 r
  Esc_Deserializer_U0/U25/Y (NAND3X0_LVT)                 0.01      51.55 f
  Esc_Deserializer_U0/U26/Y (INVX0_LVT)                   0.01      51.56 r
  Esc_Deserializer_U0/U27/Y (OA221X1_LVT)                 0.03      51.58 r
  Esc_Deserializer_U0/shift_reg_reg[4]/D (DFFNARX1_LVT)
                                                          0.00      51.58 r
  data arrival time                                                 51.58

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/shift_reg_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: Esc_Deserializer_U0/bit_count_reg[1]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[1]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[1]/QN (DFFNARX1_LVT)
                                                          0.03      51.53 r
  Esc_Deserializer_U0/U19/Y (NAND3X0_LVT)                 0.02      51.55 f
  Esc_Deserializer_U0/U4/Y (INVX1_LVT)                    0.01      51.56 r
  Esc_Deserializer_U0/U20/Y (OA221X1_LVT)                 0.03      51.58 r
  Esc_Deserializer_U0/shift_reg_reg[1]/D (DFFNARX1_LVT)
                                                          0.00      51.58 r
  data arrival time                                                 51.58

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/shift_reg_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: Esc_Deserializer_U0/bit_count_reg[1]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[0]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[1]/QN (DFFNARX1_LVT)
                                                          0.03      51.53 r
  Esc_Deserializer_U0/U16/Y (NAND3X0_LVT)                 0.01      51.55 f
  Esc_Deserializer_U0/U17/Y (INVX0_LVT)                   0.01      51.56 r
  Esc_Deserializer_U0/U18/Y (OA221X1_LVT)                 0.03      51.58 r
  Esc_Deserializer_U0/shift_reg_reg[0]/D (DFFNARX1_LVT)
                                                          0.00      51.58 r
  data arrival time                                                 51.58

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/shift_reg_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: Esc_Deserializer_U0/bit_count_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/bit_count_reg[2]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[2]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U5/Y (NAND2X0_LVT)                  0.02      51.55 f
  Esc_Deserializer_U0/U15/Y (OAI22X1_LVT)                 0.03      51.58 r
  Esc_Deserializer_U0/bit_count_reg[2]/D (DFFNARX1_LVT)
                                                          0.00      51.58 r
  data arrival time                                                 51.58

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.19      51.79
  data required time                                                51.79
  --------------------------------------------------------------------------
  data required time                                                51.79
  data arrival time                                                -51.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[6]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U28/Y (NAND3X0_LVT)                 0.01      51.55 f
  Esc_Deserializer_U0/U29/Y (INVX0_LVT)                   0.01      51.56 r
  Esc_Deserializer_U0/U30/Y (OA221X1_LVT)                 0.03      51.58 r
  Esc_Deserializer_U0/shift_reg_reg[6]/D (DFFNARX1_LVT)
                                                          0.00      51.58 r
  data arrival time                                                 51.58

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/shift_reg_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[2]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U21/Y (NAND3X0_LVT)                 0.01      51.55 f
  Esc_Deserializer_U0/U22/Y (INVX0_LVT)                   0.01      51.56 r
  Esc_Deserializer_U0/U23/Y (OA221X1_LVT)                 0.03      51.58 r
  Esc_Deserializer_U0/shift_reg_reg[2]/D (DFFNARX1_LVT)
                                                          0.00      51.58 r
  data arrival time                                                 51.58

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/shift_reg_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: Esc_Deserializer_U0/bit_count_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[7]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[2]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U5/Y (NAND2X0_LVT)                  0.02      51.55 f
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.02      51.57 r
  Esc_Deserializer_U0/U32/Y (AO22X1_LVT)                  0.02      51.59 r
  Esc_Deserializer_U0/RxEscData_reg[7]/D (DFFNARX1_LVT)
                                                          0.00      51.59 r
  data arrival time                                                 51.59

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/RxEscData_reg[7]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: Esc_Deserializer_U0/bit_count_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[6]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[2]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U5/Y (NAND2X0_LVT)                  0.02      51.55 f
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.02      51.57 r
  Esc_Deserializer_U0/U33/Y (AO22X1_LVT)                  0.02      51.59 r
  Esc_Deserializer_U0/RxEscData_reg[6]/D (DFFNARX1_LVT)
                                                          0.00      51.59 r
  data arrival time                                                 51.59

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/RxEscData_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: Esc_Deserializer_U0/bit_count_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[5]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[2]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U5/Y (NAND2X0_LVT)                  0.02      51.55 f
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.02      51.57 r
  Esc_Deserializer_U0/U34/Y (AO22X1_LVT)                  0.02      51.59 r
  Esc_Deserializer_U0/RxEscData_reg[5]/D (DFFNARX1_LVT)
                                                          0.00      51.59 r
  data arrival time                                                 51.59

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/RxEscData_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: Esc_Deserializer_U0/bit_count_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[4]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[2]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U5/Y (NAND2X0_LVT)                  0.02      51.55 f
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.02      51.57 r
  Esc_Deserializer_U0/U35/Y (AO22X1_LVT)                  0.02      51.59 r
  Esc_Deserializer_U0/RxEscData_reg[4]/D (DFFNARX1_LVT)
                                                          0.00      51.59 r
  data arrival time                                                 51.59

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/RxEscData_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: Esc_Deserializer_U0/bit_count_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[3]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[2]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U5/Y (NAND2X0_LVT)                  0.02      51.55 f
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.02      51.57 r
  Esc_Deserializer_U0/U36/Y (AO22X1_LVT)                  0.02      51.59 r
  Esc_Deserializer_U0/RxEscData_reg[3]/D (DFFNARX1_LVT)
                                                          0.00      51.59 r
  data arrival time                                                 51.59

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/RxEscData_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: Esc_Deserializer_U0/bit_count_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[2]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[2]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U5/Y (NAND2X0_LVT)                  0.02      51.55 f
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.02      51.57 r
  Esc_Deserializer_U0/U37/Y (AO22X1_LVT)                  0.02      51.59 r
  Esc_Deserializer_U0/RxEscData_reg[2]/D (DFFNARX1_LVT)
                                                          0.00      51.59 r
  data arrival time                                                 51.59

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/RxEscData_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: Esc_Deserializer_U0/bit_count_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[1]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[2]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U5/Y (NAND2X0_LVT)                  0.02      51.55 f
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.02      51.57 r
  Esc_Deserializer_U0/U38/Y (AO22X1_LVT)                  0.02      51.59 r
  Esc_Deserializer_U0/RxEscData_reg[1]/D (DFFNARX1_LVT)
                                                          0.00      51.59 r
  data arrival time                                                 51.59

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/RxEscData_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: Esc_Deserializer_U0/bit_count_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[0]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[2]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U5/Y (NAND2X0_LVT)                  0.02      51.55 f
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.02      51.57 r
  Esc_Deserializer_U0/U39/Y (AO22X1_LVT)                  0.02      51.59 r
  Esc_Deserializer_U0/RxEscData_reg[0]/D (DFFNARX1_LVT)
                                                          0.00      51.59 r
  data arrival time                                                 51.59

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/RxEscData_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: Esc_Deserializer_U0/bit_count_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[3]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[2]/QN (DFFNARX1_LVT)
                                                          0.04      51.54 r
  Esc_Deserializer_U0/U5/Y (NAND2X0_LVT)                  0.02      51.55 f
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.02      51.57 r
  Esc_Deserializer_U0/U9/Y (AND2X1_LVT)                   0.01      51.59 r
  Esc_Deserializer_U0/U24/Y (AO22X1_LVT)                  0.02      51.61 r
  Esc_Deserializer_U0/shift_reg_reg[3]/D (DFFNARX1_LVT)
                                                          0.00      51.61 r
  data arrival time                                                 51.61

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/shift_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.19


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/bit_count_reg[1]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/Q (DFFNARX1_LVT)
                                                          0.06      51.56 f
  Esc_Deserializer_U0/U6/Y (NAND2X0_LVT)                  0.01      51.56 r
  Esc_Deserializer_U0/U7/Y (NAND2X0_LVT)                  0.02      51.58 f
  Esc_Deserializer_U0/U12/Y (INVX0_LVT)                   0.01      51.59 r
  Esc_Deserializer_U0/U13/Y (OA21X1_LVT)                  0.02      51.61 r
  Esc_Deserializer_U0/bit_count_reg[1]/D (DFFNARX1_LVT)
                                                          0.00      51.61 r
  data arrival time                                                 51.61

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/bit_count_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.19


  Startpoint: Esc_Deserializer_U0/bit_count_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxValidEsc_reg
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[2]/Q (DFFNARX1_LVT)
                                                          0.10      51.60 r
  Esc_Deserializer_U0/U31/Y (AND4X1_LVT)                  0.03      51.63 r
  Esc_Deserializer_U0/U41/Y (AO21X1_LVT)                  0.02      51.64 r
  Esc_Deserializer_U0/RxValidEsc_reg/D (DFFNARX1_LVT)     0.00      51.64 r
  data arrival time                                                 51.64

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                       0.10      51.60
  Esc_Deserializer_U0/RxValidEsc_reg/CLK (DFFNARX1_LVT)
                                                          0.00      51.60 f
  library hold time                                       0.20      51.80
  data required time                                                51.80
  --------------------------------------------------------------------------
  data required time                                                51.80
  data arrival time                                                -51.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: EscDecoder_U0/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Counter_reg[0]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Counter_reg[0]/QN (DFFARX1_LVT)           0.01       1.51 r
  EscDecoder_U0/U42/Y (AND2X1_LVT)                        0.02       1.53 r
  EscDecoder_U0/Counter_reg[0]/D (DFFARX1_LVT)            0.00       1.53 r
  data arrival time                                                  1.53

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/Counter_reg[0]/CLK (DFFARX1_LVT)          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: EscDecoder_U0/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Counter_reg[2]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Counter_reg[2]/QN (DFFARX1_LVT)           0.01       1.51 r
  EscDecoder_U0/U44/Y (OA221X1_LVT)                       0.03       1.53 r
  EscDecoder_U0/Counter_reg[2]/D (DFFARX1_LVT)            0.00       1.53 r
  data arrival time                                                  1.53

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/Counter_reg[2]/CLK (DFFARX1_LVT)          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: EscDecoder_U0/Command_reg[0]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[1]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Command_reg[0]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Command_reg[0]/Q (DFFARX1_LVT)            0.02       1.52 f
  EscDecoder_U0/U35/Y (AND2X1_LVT)                        0.02       1.54 f
  EscDecoder_U0/Command_reg[1]/D (DFFARX1_LVT)            0.00       1.54 f
  data arrival time                                                  1.54

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/Command_reg[1]/CLK (DFFARX1_LVT)          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: EscDecoder_U0/Command_reg[5]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[6]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Command_reg[5]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Command_reg[5]/Q (DFFARX1_LVT)            0.02       1.52 f
  EscDecoder_U0/U40/Y (AND2X1_LVT)                        0.02       1.54 f
  EscDecoder_U0/Command_reg[6]/D (DFFARX1_LVT)            0.00       1.54 f
  data arrival time                                                  1.54

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/Command_reg[6]/CLK (DFFARX1_LVT)          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: EscDecoder_U0/Command_reg[1]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[2]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Command_reg[1]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Command_reg[1]/Q (DFFARX1_LVT)            0.02       1.52 f
  EscDecoder_U0/U36/Y (AND2X1_LVT)                        0.02       1.54 f
  EscDecoder_U0/Command_reg[2]/D (DFFARX1_LVT)            0.00       1.54 f
  data arrival time                                                  1.54

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/Command_reg[2]/CLK (DFFARX1_LVT)          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: EscDecoder_U0/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[1]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[1]/QN (DFFARX1_LVT)      0.01       1.51 r
  EscDecoder_U0/U26/Y (AO21X1_LVT)                        0.03       1.54 r
  EscDecoder_U0/CurrentState_reg[0]/D (DFFARX1_LVT)       0.00       1.54 r
  data arrival time                                                  1.54

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/CurrentState_reg[0]/CLK (DFFARX1_LVT)     0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: EscDecoder_U0/Command_reg[3]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[4]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Command_reg[3]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Command_reg[3]/Q (DFFARX1_LVT)            0.02       1.52 f
  EscDecoder_U0/U38/Y (AND2X1_LVT)                        0.02       1.54 f
  EscDecoder_U0/Command_reg[4]/D (DFFARX1_LVT)            0.00       1.54 f
  data arrival time                                                  1.54

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/Command_reg[4]/CLK (DFFARX1_LVT)          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: EscDecoder_U0/Command_reg[2]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[3]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Command_reg[2]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Command_reg[2]/Q (DFFARX1_LVT)            0.02       1.52 f
  EscDecoder_U0/U37/Y (AND2X1_LVT)                        0.02       1.54 f
  EscDecoder_U0/Command_reg[3]/D (DFFARX1_LVT)            0.00       1.54 f
  data arrival time                                                  1.54

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/Command_reg[3]/CLK (DFFARX1_LVT)          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: EscDecoder_U0/Command_reg[4]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[5]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Command_reg[4]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Command_reg[4]/Q (DFFARX1_LVT)            0.02       1.52 f
  EscDecoder_U0/U39/Y (AND2X1_LVT)                        0.02       1.54 f
  EscDecoder_U0/Command_reg[5]/D (DFFARX1_LVT)            0.00       1.54 f
  data arrival time                                                  1.54

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/Command_reg[5]/CLK (DFFARX1_LVT)          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: EscDecoder_U0/Command_reg[6]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[7]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Command_reg[6]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Command_reg[6]/Q (DFFARX1_LVT)            0.02       1.52 f
  EscDecoder_U0/U41/Y (AND2X1_LVT)                        0.02       1.54 f
  EscDecoder_U0/Command_reg[7]/D (DFFARX1_LVT)            0.00       1.54 f
  data arrival time                                                  1.54

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/Command_reg[7]/CLK (DFFARX1_LVT)          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: EscDecoder_U0/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[1]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[1]/Q (DFFARX1_LVT)       0.02       1.52 f
  EscDecoder_U0/U31/Y (AO22X1_LVT)                        0.02       1.54 f
  EscDecoder_U0/CurrentState_reg[1]/D (DFFARX1_LVT)       0.00       1.54 f
  data arrival time                                                  1.54

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/CurrentState_reg[1]/CLK (DFFARX1_LVT)     0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: EscDecoder_U0/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Counter_reg[0]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Counter_reg[0]/Q (DFFARX1_LVT)            0.02       1.52 f
  EscDecoder_U0/U29/Y (OR2X1_LVT)                         0.02       1.54 f
  EscDecoder_U0/U30/Y (AND2X1_LVT)                        0.02       1.55 f
  EscDecoder_U0/Counter_reg[1]/D (DFFARX1_LVT)            0.00       1.55 f
  data arrival time                                                  1.55

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/Counter_reg[1]/CLK (DFFARX1_LVT)          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: EscDecoder_U0/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[0]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[1]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[1]/QN (DFFARX1_LVT)      0.01       1.51 r
  EscDecoder_U0/U33/Y (AND3X1_LVT)                        0.03       1.54 r
  EscDecoder_U0/U34/Y (AND2X1_LVT)                        0.01       1.55 r
  EscDecoder_U0/Command_reg[0]/D (DFFARX1_LVT)            0.00       1.55 r
  data arrival time                                                  1.55

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/Command_reg[0]/CLK (DFFARX1_LVT)          0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: EscDecoder_U0/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/EscBit_reg
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[1]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[1]/Q (DFFARX1_LVT)       0.02       1.52 f
  EscDecoder_U0/U31/Y (AO22X1_LVT)                        0.02       1.54 f
  EscDecoder_U0/U32/Y (AND2X1_LVT)                        0.02       1.56 f
  EscDecoder_U0/EscBit_reg/D (DFFARX1_LVT)                0.00       1.56 f
  data arrival time                                                  1.56

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  EscDecoder_U0/EscBit_reg/CLK (DFFARX1_LVT)              0.00       1.60 r
  library hold time                                       0.02       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: EscDecoder_U0/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxTriggerEsc[0]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[1]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[1]/QN (DFFARX1_LVT)      0.01       1.51 r
  EscDecoder_U0/U13/Y (AND2X1_LVT)                        0.02       1.53 r
  EscDecoder_U0/U18/Y (AND2X1_LVT)                        0.05       1.57 r
  EscDecoder_U0/RxTriggerEsc[0] (Esc_Decoder)             0.00       1.57 r
  cphy_tx_fsm_U0/InRxTriggerEsc[0] (cphy_tx_fsm)          0.00       1.57 r
  cphy_tx_fsm_U0/RxTriggerEsc[0] (cphy_tx_fsm)            0.00       1.57 r
  RxTriggerEsc[0] (out)                                   0.00       1.57 r
  data arrival time                                                  1.57

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                       19.97


  Startpoint: EscDecoder_U0/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxUlpsEsc (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[1]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[1]/QN (DFFARX1_LVT)      0.01       1.51 r
  EscDecoder_U0/U13/Y (AND2X1_LVT)                        0.02       1.53 r
  EscDecoder_U0/U24/Y (AND2X1_LVT)                        0.05       1.57 r
  EscDecoder_U0/RxUlpsEsc (Esc_Decoder)                   0.00       1.57 r
  cphy_tx_fsm_U0/InRxUlpsEsc (cphy_tx_fsm)                0.00       1.57 r
  cphy_tx_fsm_U0/RxUlpsEsc (cphy_tx_fsm)                  0.00       1.57 r
  RxUlpsEsc (out)                                         0.00       1.57 r
  data arrival time                                                  1.57

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                       19.97


  Startpoint: EscDecoder_U0/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxLpdtEsc (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[1]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[1]/Q (DFFARX1_LVT)       0.02       1.52 f
  EscDecoder_U0/U9/Y (AO22X1_LVT)                         0.06       1.58 f
  EscDecoder_U0/RxLpdtEsc (Esc_Decoder)                   0.00       1.58 f
  cphy_tx_fsm_U0/InRxLpdtEsc (cphy_tx_fsm)                0.00       1.58 f
  cphy_tx_fsm_U0/RxLpdtEsc (cphy_tx_fsm)                  0.00       1.58 f
  RxLpdtEsc (out)                                         0.00       1.58 f
  data arrival time                                                  1.58

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                       19.98


  Startpoint: Esc_Deserializer_U0/RxValidEsc_reg
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxValidEsc (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxValidEsc_reg/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxValidEsc_reg/Q (DFFNARX1_LVT)     0.09      51.59 f
  Esc_Deserializer_U0/RxValidEsc (ESC_Deserializer)       0.00      51.59 f
  cphy_tx_fsm_U0/InRxValidEsc (cphy_tx_fsm)               0.00      51.59 f
  cphy_tx_fsm_U0/RxValidEsc (cphy_tx_fsm)                 0.00      51.59 f
  RxValidEsc (out)                                        0.00      51.59 f
  data arrival time                                                 51.59

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (MET)                                                       69.99


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[7]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[7]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[7]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[7]/Q (DFFNARX1_LVT)
                                                          0.09      51.59 f
  Esc_Deserializer_U0/RxEscData[7] (ESC_Deserializer)     0.00      51.59 f
  RxEscData[7] (out)                                      0.00      51.59 f
  data arrival time                                                 51.59

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (MET)                                                       69.99


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[6]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[6]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[6]/Q (DFFNARX1_LVT)
                                                          0.09      51.59 f
  Esc_Deserializer_U0/RxEscData[6] (ESC_Deserializer)     0.00      51.59 f
  RxEscData[6] (out)                                      0.00      51.59 f
  data arrival time                                                 51.59

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (MET)                                                       69.99


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[5]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[5]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[5]/Q (DFFNARX1_LVT)
                                                          0.09      51.59 f
  Esc_Deserializer_U0/RxEscData[5] (ESC_Deserializer)     0.00      51.59 f
  RxEscData[5] (out)                                      0.00      51.59 f
  data arrival time                                                 51.59

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (MET)                                                       69.99


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[4]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[4]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[4]/Q (DFFNARX1_LVT)
                                                          0.09      51.59 f
  Esc_Deserializer_U0/RxEscData[4] (ESC_Deserializer)     0.00      51.59 f
  RxEscData[4] (out)                                      0.00      51.59 f
  data arrival time                                                 51.59

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (MET)                                                       69.99


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[3]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[3]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[3]/Q (DFFNARX1_LVT)
                                                          0.09      51.59 f
  Esc_Deserializer_U0/RxEscData[3] (ESC_Deserializer)     0.00      51.59 f
  RxEscData[3] (out)                                      0.00      51.59 f
  data arrival time                                                 51.59

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (MET)                                                       69.99


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[2]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[2]/Q (DFFNARX1_LVT)
                                                          0.09      51.59 f
  Esc_Deserializer_U0/RxEscData[2] (ESC_Deserializer)     0.00      51.59 f
  RxEscData[2] (out)                                      0.00      51.59 f
  data arrival time                                                 51.59

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (MET)                                                       69.99


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[1]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[1]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[1]/Q (DFFNARX1_LVT)
                                                          0.09      51.59 f
  Esc_Deserializer_U0/RxEscData[1] (ESC_Deserializer)     0.00      51.59 f
  RxEscData[1] (out)                                      0.00      51.59 f
  data arrival time                                                 51.59

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (MET)                                                       69.99


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[0]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[0]/Q (DFFNARX1_LVT)
                                                          0.09      51.59 f
  Esc_Deserializer_U0/RxEscData[0] (ESC_Deserializer)     0.00      51.59 f
  RxEscData[0] (out)                                      0.00      51.59 f
  data arrival time                                                 51.59

  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  clock uncertainty                                       0.10       1.60
  output external delay                                 -20.00     -18.40
  data required time                                               -18.40
  --------------------------------------------------------------------------
  data required time                                               -18.40
  data arrival time                                                -51.59
  --------------------------------------------------------------------------
  slack (MET)                                                       69.99


  Startpoint: HS_Serializer_U0/counter_reg[0]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/counter_reg[0]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/counter_reg[0]/CLK (DFFNARX1_LVT)      0.00       0.55 f
  HS_Serializer_U0/counter_reg[0]/QN (DFFNARX1_LVT)       0.04       0.59 r
  HS_Serializer_U0/U92/Y (AND2X1_LVT)                     0.01       0.61 r
  HS_Serializer_U0/counter_reg[0]/D (DFFNARX1_LVT)        0.00       0.61 r
  data arrival time                                                  0.61

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/counter_reg[0]/CLK (DFFNARX1_LVT)      0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: HS_Encoder_U0/State_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/PD_A_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Encoder_U0/State_reg[0]/CLK (DFFARX1_LVT)            0.00       0.05 r
  HS_Encoder_U0/State_reg[0]/QN (DFFARX1_LVT)             0.05       0.10 f
  HS_Encoder_U0/U23/Y (NAND3X0_LVT)                       0.02       0.11 r
  HS_Encoder_U0/PD_A_reg/D (DFFASX1_LVT)                  0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Encoder_U0/PD_A_reg/CLK (DFFASX1_LVT)                0.00       0.08 r
  library hold time                                       0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: HS_Encoder_U0/State_reg[1]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/PD_C_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Encoder_U0/State_reg[1]/CLK (DFFARX1_LVT)            0.00       0.05 r
  HS_Encoder_U0/State_reg[1]/QN (DFFARX1_LVT)             0.05       0.10 f
  HS_Encoder_U0/U19/Y (NAND3X0_LVT)                       0.02       0.11 r
  HS_Encoder_U0/PD_C_reg/D (DFFASX1_LVT)                  0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Encoder_U0/PD_C_reg/CLK (DFFASX1_LVT)                0.00       0.08 r
  library hold time                                       0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: HS_Encoder_U0/State_reg[2]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/PD_B_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Encoder_U0/State_reg[2]/CLK (DFFASX1_LVT)            0.00       0.05 r
  HS_Encoder_U0/State_reg[2]/QN (DFFASX1_LVT)             0.05       0.10 f
  HS_Encoder_U0/U21/Y (NAND3X0_LVT)                       0.02       0.11 r
  HS_Encoder_U0/PD_B_reg/D (DFFASX1_LVT)                  0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Encoder_U0/PD_B_reg/CLK (DFFASX1_LVT)                0.00       0.08 r
  library hold time                                       0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: sync_level_U4/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U4/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_8       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U4/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U4/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 r
  sync_level_U4/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  sync_level_U4/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: sync_level_U5/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U5/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_7       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 r
  sync_level_U5/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: sync_level_U6/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U6/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_6       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U6/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U6/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 r
  sync_level_U6/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  sync_level_U6/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: sync_level_U11/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U11/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_1       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U11/sync_ff1_reg[0]/CLK (DFFARX1_LVT)        0.00       0.05 r
  sync_level_U11/sync_ff1_reg[0]/Q (DFFARX1_LVT)          0.06       0.11 r
  sync_level_U11/sync_ff2_reg[0]/D (DFFARX1_LVT)          0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  sync_level_U11/sync_ff2_reg[0]/CLK (DFFARX1_LVT)        0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: sync_level_U13/sync_ff1_reg[1]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U13/sync_ff2_reg[1]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_WIDTH2  ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U13/sync_ff1_reg[1]/CLK (DFFARX1_LVT)        0.00       0.05 r
  sync_level_U13/sync_ff1_reg[1]/Q (DFFARX1_LVT)          0.06       0.11 r
  sync_level_U13/sync_ff2_reg[1]/D (DFFARX1_LVT)          0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  sync_level_U13/sync_ff2_reg[1]/CLK (DFFARX1_LVT)        0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: sync_level_U13/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U13/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_WIDTH2  ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U13/sync_ff1_reg[0]/CLK (DFFARX1_LVT)        0.00       0.05 r
  sync_level_U13/sync_ff1_reg[0]/Q (DFFARX1_LVT)          0.06       0.11 r
  sync_level_U13/sync_ff2_reg[0]/D (DFFARX1_LVT)          0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  sync_level_U13/sync_ff2_reg[0]/CLK (DFFARX1_LVT)        0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: sync_level_U14/sync_ff1_reg[2]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U14/sync_ff2_reg[2]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_WIDTH3  ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U14/sync_ff1_reg[2]/CLK (DFFARX1_LVT)        0.00       0.05 r
  sync_level_U14/sync_ff1_reg[2]/Q (DFFARX1_LVT)          0.06       0.11 r
  sync_level_U14/sync_ff2_reg[2]/D (DFFARX1_LVT)          0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  sync_level_U14/sync_ff2_reg[2]/CLK (DFFARX1_LVT)        0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: sync_level_U14/sync_ff1_reg[1]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U14/sync_ff2_reg[1]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_WIDTH3  ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U14/sync_ff1_reg[1]/CLK (DFFARX1_LVT)        0.00       0.05 r
  sync_level_U14/sync_ff1_reg[1]/Q (DFFARX1_LVT)          0.06       0.11 r
  sync_level_U14/sync_ff2_reg[1]/D (DFFARX1_LVT)          0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  sync_level_U14/sync_ff2_reg[1]/CLK (DFFARX1_LVT)        0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: sync_level_U14/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U14/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_WIDTH3  ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U14/sync_ff1_reg[0]/CLK (DFFARX1_LVT)        0.00       0.05 r
  sync_level_U14/sync_ff1_reg[0]/Q (DFFARX1_LVT)          0.06       0.11 r
  sync_level_U14/sync_ff2_reg[0]/D (DFFARX1_LVT)          0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  sync_level_U14/sync_ff2_reg[0]/CLK (DFFARX1_LVT)        0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: HS_Serializer_U0/counter_reg[1]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/counter_reg[2]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/counter_reg[1]/CLK (DFFNARX1_LVT)      0.00       0.55 f
  HS_Serializer_U0/counter_reg[1]/QN (DFFNARX1_LVT)       0.04       0.59 r
  HS_Serializer_U0/U94/Y (OA221X1_LVT)                    0.02       0.62 r
  HS_Serializer_U0/counter_reg[2]/D (DFFNARX1_LVT)        0.00       0.62 r
  data arrival time                                                  0.62

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/counter_reg[2]/CLK (DFFNARX1_LVT)      0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: HS_Serializer_U0/counter_reg[0]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/counter_reg[1]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/counter_reg[0]/CLK (DFFNARX1_LVT)      0.00       0.55 f
  HS_Serializer_U0/counter_reg[0]/QN (DFFNARX1_LVT)       0.04       0.59 r
  HS_Serializer_U0/U93/Y (OA221X1_LVT)                    0.02       0.62 r
  HS_Serializer_U0/counter_reg[1]/D (DFFNARX1_LVT)        0.00       0.62 r
  data arrival time                                                  0.62

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/counter_reg[1]/CLK (DFFNARX1_LVT)      0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: HS_Serializer_U0/TxPolarity_reg_reg[2]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxPolarity_reg_reg[2]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxPolarity_reg_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxPolarity_reg_reg[2]/QN (DFFNARX1_LVT)
                                                          0.04       0.59 f
  HS_Serializer_U0/U32/Y (OA22X1_LVT)                     0.02       0.62 f
  HS_Serializer_U0/U3/Y (INVX0_LVT)                       0.01       0.62 r
  HS_Serializer_U0/TxPolarity_reg_reg[2]/D (DFFNARX1_LVT)
                                                          0.00       0.62 r
  data arrival time                                                  0.62

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxPolarity_reg_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: sync_level_U4/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/SeqSym_reg[2]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U4/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U4/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U4/sync_out[0] (sync_level_8)                0.00       0.11 f
  HS_Sequencer_U0/HsSeqEn (HS_Sequencer)                  0.00       0.11 f
  HS_Sequencer_U0/U17/Y (NAND3X0_LVT)                     0.02       0.12 r
  HS_Sequencer_U0/SeqSym_reg[2]/D (DFFASX1_LVT)           0.00       0.12 r
  data arrival time                                                  0.12

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Sequencer_U0/SeqSym_reg[2]/CLK (DFFASX1_LVT)         0.00       0.08 r
  library hold time                                       0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: HS_Serializer_U0/TxFlip_reg_reg[5]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxFlip_reg_reg[5]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxFlip_reg_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxFlip_reg_reg[5]/Q (DFFNARX1_LVT)     0.06       0.61 r
  HS_Serializer_U0/U58/Y (AO22X1_LVT)                     0.02       0.62 r
  HS_Serializer_U0/TxFlip_reg_reg[5]/D (DFFNARX1_LVT)     0.00       0.62 r
  data arrival time                                                  0.62

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxFlip_reg_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxRotation_reg_reg[1]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxRotation_reg_reg[1]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxRotation_reg_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxRotation_reg_reg[1]/Q (DFFNARX1_LVT)
                                                          0.06       0.61 r
  HS_Serializer_U0/U59/Y (AO22X1_LVT)                     0.02       0.62 r
  HS_Serializer_U0/TxRotation_reg_reg[1]/D (DFFNARX1_LVT)
                                                          0.00       0.62 r
  data arrival time                                                  0.62

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxRotation_reg_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxFlip_reg_reg[4]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxFlip_reg_reg[4]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxFlip_reg_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxFlip_reg_reg[4]/Q (DFFNARX1_LVT)     0.06       0.61 r
  HS_Serializer_U0/U39/Y (AO22X1_LVT)                     0.02       0.62 r
  HS_Serializer_U0/TxFlip_reg_reg[4]/D (DFFNARX1_LVT)     0.00       0.62 r
  data arrival time                                                  0.62

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxFlip_reg_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxFlip_reg_reg[2]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxFlip_reg_reg[2]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxFlip_reg_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxFlip_reg_reg[2]/Q (DFFNARX1_LVT)     0.06       0.61 r
  HS_Serializer_U0/U38/Y (AO22X1_LVT)                     0.02       0.62 r
  HS_Serializer_U0/TxFlip_reg_reg[2]/D (DFFNARX1_LVT)     0.00       0.62 r
  data arrival time                                                  0.62

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxFlip_reg_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxRotation_reg_reg[4]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxRotation_reg_reg[4]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxRotation_reg_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxRotation_reg_reg[4]/Q (DFFNARX1_LVT)
                                                          0.06       0.61 r
  HS_Serializer_U0/U62/Y (AO22X1_LVT)                     0.02       0.62 r
  HS_Serializer_U0/TxRotation_reg_reg[4]/D (DFFNARX1_LVT)
                                                          0.00       0.62 r
  data arrival time                                                  0.62

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxRotation_reg_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxRotation_reg_reg[2]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxRotation_reg_reg[2]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxRotation_reg_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxRotation_reg_reg[2]/Q (DFFNARX1_LVT)
                                                          0.06       0.61 r
  HS_Serializer_U0/U61/Y (AO22X1_LVT)                     0.02       0.62 r
  HS_Serializer_U0/TxRotation_reg_reg[2]/D (DFFNARX1_LVT)
                                                          0.00       0.62 r
  data arrival time                                                  0.62

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxRotation_reg_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxRotation_reg_reg[3]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxRotation_reg_reg[3]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxRotation_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxRotation_reg_reg[3]/Q (DFFNARX1_LVT)
                                                          0.06       0.61 r
  HS_Serializer_U0/U60/Y (AO22X1_LVT)                     0.02       0.63 r
  HS_Serializer_U0/TxRotation_reg_reg[3]/D (DFFNARX1_LVT)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxRotation_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxFlip_reg_reg[3]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxFlip_reg_reg[3]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxFlip_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxFlip_reg_reg[3]/Q (DFFNARX1_LVT)     0.06       0.61 r
  HS_Serializer_U0/U37/Y (AO22X1_LVT)                     0.02       0.63 r
  HS_Serializer_U0/TxFlip_reg_reg[3]/D (DFFNARX1_LVT)     0.00       0.63 r
  data arrival time                                                  0.63

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxFlip_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Sequencer_U0/Count_reg[5]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[5]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[5]/CLK (DFFARX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[5]/QN (DFFARX1_LVT)           0.04       0.09 f
  HS_Sequencer_U0/U38/Y (OA221X1_LVT)                     0.03       0.12 f
  HS_Sequencer_U0/Count_reg[5]/D (DFFARX1_LVT)            0.00       0.12 f
  data arrival time                                                  0.12

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Sequencer_U0/Count_reg[5]/CLK (DFFARX1_LVT)          0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxFlip_reg_reg[6]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxFlip_reg_reg[6]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxFlip_reg_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxFlip_reg_reg[6]/QN (DFFNARX1_LVT)
                                                          0.04       0.59 f
  HS_Serializer_U0/U55/Y (OAI22X1_LVT)                    0.02       0.62 r
  HS_Serializer_U0/U30/Y (INVX1_LVT)                      0.01       0.62 f
  HS_Serializer_U0/U31/Y (INVX1_LVT)                      0.01       0.63 r
  HS_Serializer_U0/TxFlip_reg_reg[6]/D (DFFNARX1_LVT)     0.00       0.63 r
  data arrival time                                                  0.63

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxFlip_reg_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Sequencer_U0/Count_reg[2]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[2]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[2]/CLK (DFFARX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[2]/QN (DFFARX1_LVT)           0.04       0.09 f
  HS_Sequencer_U0/U37/Y (OA221X1_LVT)                     0.03       0.12 f
  HS_Sequencer_U0/Count_reg[2]/D (DFFARX1_LVT)            0.00       0.12 f
  data arrival time                                                  0.12

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Sequencer_U0/Count_reg[2]/CLK (DFFARX1_LVT)          0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxRotation_reg_reg[5]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxRotation_reg_reg[5]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxRotation_reg_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxRotation_reg_reg[5]/QN (DFFNARX1_LVT)
                                                          0.04       0.59 f
  HS_Serializer_U0/U53/Y (OAI22X1_LVT)                    0.03       0.62 r
  HS_Serializer_U0/U14/Y (INVX1_LVT)                      0.01       0.63 f
  HS_Serializer_U0/U15/Y (INVX1_LVT)                      0.01       0.63 r
  HS_Serializer_U0/TxRotation_reg_reg[5]/D (DFFNARX1_LVT)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxRotation_reg_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Sequencer_U0/Count_reg[6]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[6]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[6]/CLK (DFFARX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[6]/QN (DFFARX1_LVT)           0.04       0.09 f
  HS_Sequencer_U0/U40/Y (OA221X1_LVT)                     0.03       0.12 f
  HS_Sequencer_U0/Count_reg[6]/D (DFFARX1_LVT)            0.00       0.12 f
  data arrival time                                                  0.12

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Sequencer_U0/Count_reg[6]/CLK (DFFARX1_LVT)          0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxPolarity_reg_reg[4]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxPolarity_reg_reg[4]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxPolarity_reg_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxPolarity_reg_reg[4]/QN (DFFNARX1_LVT)
                                                          0.04       0.59 f
  HS_Serializer_U0/U83/Y (OAI22X1_LVT)                    0.03       0.62 r
  HS_Serializer_U0/U24/Y (INVX1_LVT)                      0.01       0.63 f
  HS_Serializer_U0/U25/Y (INVX1_LVT)                      0.01       0.63 r
  HS_Serializer_U0/TxPolarity_reg_reg[4]/D (DFFNARX1_LVT)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxPolarity_reg_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxPolarity_reg_reg[3]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxPolarity_reg_reg[3]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxPolarity_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxPolarity_reg_reg[3]/QN (DFFNARX1_LVT)
                                                          0.04       0.59 f
  HS_Serializer_U0/U74/Y (OAI22X1_LVT)                    0.03       0.62 r
  HS_Serializer_U0/U18/Y (INVX1_LVT)                      0.01       0.63 f
  HS_Serializer_U0/U19/Y (INVX1_LVT)                      0.01       0.63 r
  HS_Serializer_U0/TxPolarity_reg_reg[3]/D (DFFNARX1_LVT)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxPolarity_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxPolarity_reg_reg[1]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxPolarity_reg_reg[1]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxPolarity_reg_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxPolarity_reg_reg[1]/QN (DFFNARX1_LVT)
                                                          0.04       0.59 f
  HS_Serializer_U0/U82/Y (OAI22X1_LVT)                    0.03       0.62 r
  HS_Serializer_U0/U22/Y (INVX1_LVT)                      0.01       0.63 f
  HS_Serializer_U0/U23/Y (INVX1_LVT)                      0.01       0.63 r
  HS_Serializer_U0/TxPolarity_reg_reg[1]/D (DFFNARX1_LVT)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxPolarity_reg_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxPolarity_reg_reg[5]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxPolarity_reg_reg[5]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxPolarity_reg_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxPolarity_reg_reg[5]/QN (DFFNARX1_LVT)
                                                          0.04       0.59 f
  HS_Serializer_U0/U52/Y (NOR2X0_LVT)                     0.02       0.61 r
  HS_Serializer_U0/U50/Y (OR2X1_LVT)                      0.02       0.63 r
  HS_Serializer_U0/TxPolarity_reg_reg[5]/D (DFFNARX1_LVT)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxPolarity_reg_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: HS_Serializer_U0/TxPolarity_reg_reg[6]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxPolarity_reg_reg[6]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxPolarity_reg_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxPolarity_reg_reg[6]/QN (DFFNARX1_LVT)
                                                          0.04       0.59 f
  HS_Serializer_U0/U49/Y (NOR2X0_LVT)                     0.02       0.62 r
  HS_Serializer_U0/U47/Y (OR2X1_LVT)                      0.02       0.63 r
  HS_Serializer_U0/TxPolarity_reg_reg[6]/D (DFFNARX1_LVT)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxPolarity_reg_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: HS_Encoder_U0/State_reg[1]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/PU_C_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Encoder_U0/State_reg[1]/CLK (DFFARX1_LVT)            0.00       0.05 r
  HS_Encoder_U0/State_reg[1]/QN (DFFARX1_LVT)             0.05       0.10 r
  HS_Encoder_U0/U20/Y (OA221X1_LVT)                       0.02       0.12 r
  HS_Encoder_U0/PU_C_reg/D (DFFARX1_LVT)                  0.00       0.12 r
  data arrival time                                                  0.12

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Encoder_U0/PU_C_reg/CLK (DFFARX1_LVT)                0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: HS_Encoder_U0/State_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/PU_A_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Encoder_U0/State_reg[0]/CLK (DFFARX1_LVT)            0.00       0.05 r
  HS_Encoder_U0/State_reg[0]/QN (DFFARX1_LVT)             0.05       0.10 r
  HS_Encoder_U0/U24/Y (OA221X1_LVT)                       0.02       0.12 r
  HS_Encoder_U0/PU_A_reg/D (DFFARX1_LVT)                  0.00       0.12 r
  data arrival time                                                  0.12

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Encoder_U0/PU_A_reg/CLK (DFFARX1_LVT)                0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: HS_Encoder_U0/State_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/PU_B_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Encoder_U0/State_reg[0]/CLK (DFFARX1_LVT)            0.00       0.05 r
  HS_Encoder_U0/State_reg[0]/QN (DFFARX1_LVT)             0.05       0.10 r
  HS_Encoder_U0/U22/Y (OA221X1_LVT)                       0.03       0.13 r
  HS_Encoder_U0/PU_B_reg/D (DFFARX1_LVT)                  0.00       0.13 r
  data arrival time                                                  0.13

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Encoder_U0/PU_B_reg/CLK (DFFARX1_LVT)                0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: HS_Serializer_U0/TxRotation_reg_reg[6]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxRotation_reg_reg[6]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxRotation_reg_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxRotation_reg_reg[6]/Q (DFFNARX1_LVT)
                                                          0.06       0.61 r
  HS_Serializer_U0/U40/Y (AOI22X1_LVT)                    0.03       0.63 f
  HS_Serializer_U0/U57/Y (INVX1_LVT)                      0.01       0.64 r
  HS_Serializer_U0/TxRotation_reg_reg[6]/D (DFFNARX1_LVT)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxRotation_reg_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: sync_level_U4/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U4/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U4/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U4/sync_out[0] (sync_level_8)                0.00       0.11 f
  HS_Sequencer_U0/HsSeqEn (HS_Sequencer)                  0.00       0.11 f
  HS_Sequencer_U0/U23/Y (OAI21X1_LVT)                     0.03       0.14 r
  HS_Sequencer_U0/Count_reg[0]/D (DFFASX1_LVT)            0.00       0.14 r
  data arrival time                                                  0.14

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       0.08 r
  library hold time                                       0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: sync_level_U6/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/State_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U6/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U6/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 r
  sync_level_U6/sync_out[0] (sync_level_6)                0.00       0.11 r
  HS_Encoder_U0/EncoderEn (Encoder)                       0.00       0.11 r
  HS_Encoder_U0/U16/Y (AND2X1_LVT)                        0.01       0.13 r
  HS_Encoder_U0/State_reg[0]/D (DFFARX1_LVT)              0.00       0.13 r
  data arrival time                                                  0.13

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Encoder_U0/State_reg[0]/CLK (DFFARX1_LVT)            0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: sync_level_U6/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/State_reg[1]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U6/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U6/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 r
  sync_level_U6/sync_out[0] (sync_level_6)                0.00       0.11 r
  HS_Encoder_U0/EncoderEn (Encoder)                       0.00       0.11 r
  HS_Encoder_U0/U18/Y (AND2X1_LVT)                        0.01       0.13 r
  HS_Encoder_U0/State_reg[1]/D (DFFARX1_LVT)              0.00       0.13 r
  data arrival time                                                  0.13

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Encoder_U0/State_reg[1]/CLK (DFFARX1_LVT)            0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: HS_Serializer_U0/TxFlip_reg_reg[1]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxFlip_reg_reg[1]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxFlip_reg_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxFlip_reg_reg[1]/Q (DFFNARX1_LVT)     0.06       0.61 r
  HS_Serializer_U0/U36/Y (AO22X1_LVT)                     0.02       0.63 r
  HS_Serializer_U0/U28/Y (INVX1_LVT)                      0.01       0.63 f
  HS_Serializer_U0/U29/Y (INVX1_LVT)                      0.01       0.64 r
  HS_Serializer_U0/TxFlip_reg_reg[1]/D (DFFNARX1_LVT)     0.00       0.64 r
  data arrival time                                                  0.64

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/TxFlip_reg_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: sync_level_U4/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/SeqDone_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U4/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U4/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 r
  sync_level_U4/sync_out[0] (sync_level_8)                0.00       0.11 r
  HS_Sequencer_U0/HsSeqEn (HS_Sequencer)                  0.00       0.11 r
  HS_Sequencer_U0/U42/Y (OA221X1_LVT)                     0.02       0.13 r
  HS_Sequencer_U0/SeqDone_reg/D (DFFARX1_LVT)             0.00       0.13 r
  data arrival time                                                  0.13

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Sequencer_U0/SeqDone_reg/CLK (DFFARX1_LVT)           0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: sync_level_U4/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/SeqSym_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U4/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U4/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U4/sync_out[0] (sync_level_8)                0.00       0.11 f
  HS_Sequencer_U0/HsSeqEn (HS_Sequencer)                  0.00       0.11 f
  HS_Sequencer_U0/U17/Y (NAND3X0_LVT)                     0.02       0.12 r
  HS_Sequencer_U0/U3/Y (INVX0_LVT)                        0.01       0.13 f
  HS_Sequencer_U0/SeqSym_reg[0]/D (DFFARX1_LVT)           0.00       0.13 f
  data arrival time                                                  0.13

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Sequencer_U0/SeqSym_reg[0]/CLK (DFFARX1_LVT)         0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: HS_Encoder_U0/State_reg[1]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/State_reg[2]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Encoder_U0/State_reg[1]/CLK (DFFARX1_LVT)            0.00       0.05 r
  HS_Encoder_U0/State_reg[1]/QN (DFFARX1_LVT)             0.05       0.10 r
  HS_Encoder_U0/U8/Y (AO22X1_LVT)                         0.02       0.12 r
  HS_Encoder_U0/U13/Y (AO21X1_LVT)                        0.02       0.14 r
  HS_Encoder_U0/State_reg[2]/D (DFFASX1_LVT)              0.00       0.14 r
  data arrival time                                                  0.14

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Encoder_U0/State_reg[2]/CLK (DFFASX1_LVT)            0.00       0.08 r
  library hold time                                       0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: HS_Sequencer_U0/Count_reg[3]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[3]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[3]/CLK (DFFARX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[3]/Q (DFFARX1_LVT)            0.06       0.11 f
  HS_Sequencer_U0/U31/Y (OR2X1_LVT)                       0.01       0.12 f
  HS_Sequencer_U0/U32/Y (AND2X1_LVT)                      0.02       0.14 f
  HS_Sequencer_U0/Count_reg[3]/D (DFFARX1_LVT)            0.00       0.14 f
  data arrival time                                                  0.14

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Sequencer_U0/Count_reg[3]/CLK (DFFARX1_LVT)          0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: HS_Sequencer_U0/Count_reg[4]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[4]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[4]/CLK (DFFARX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[4]/Q (DFFARX1_LVT)            0.06       0.11 f
  HS_Sequencer_U0/U27/Y (OR2X1_LVT)                       0.01       0.13 f
  HS_Sequencer_U0/U28/Y (AND2X1_LVT)                      0.02       0.14 f
  HS_Sequencer_U0/Count_reg[4]/D (DFFARX1_LVT)            0.00       0.14 f
  data arrival time                                                  0.14

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Sequencer_U0/Count_reg[4]/CLK (DFFARX1_LVT)          0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: HS_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[1]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[0]/Q (DFFASX1_LVT)            0.06       0.11 r
  HS_Sequencer_U0/U35/Y (OR2X1_LVT)                       0.02       0.13 r
  HS_Sequencer_U0/U36/Y (AND2X1_LVT)                      0.01       0.14 r
  HS_Sequencer_U0/Count_reg[1]/D (DFFARX1_LVT)            0.00       0.14 r
  data arrival time                                                  0.14

  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.03       0.08
  HS_Sequencer_U0/Count_reg[1]/CLK (DFFARX1_LVT)          0.00       0.08 r
  library hold time                                       0.00       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: HS_Serializer_U0/TxPolarity_reg_reg[3]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/SerSym_reg[0]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxPolarity_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxPolarity_reg_reg[3]/Q (DFFNARX1_LVT)
                                                          0.05       0.60 r
  HS_Serializer_U0/U78/Y (AO22X1_LVT)                     0.02       0.62 r
  HS_Serializer_U0/U79/Y (NOR3X0_LVT)                     0.02       0.65 f
  HS_Serializer_U0/U81/Y (OAI22X1_LVT)                    0.02       0.67 r
  HS_Serializer_U0/U20/Y (INVX1_LVT)                      0.01       0.68 f
  HS_Serializer_U0/U21/Y (INVX1_LVT)                      0.01       0.68 r
  HS_Serializer_U0/SerSym_reg[0]/D (DFFNARX1_LVT)         0.00       0.68 r
  data arrival time                                                  0.68

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/SerSym_reg[0]/CLK (DFFNARX1_LVT)       0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: HS_Serializer_U0/TxRotation_reg_reg[3]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/SerSym_reg[1]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxRotation_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxRotation_reg_reg[3]/Q (DFFNARX1_LVT)
                                                          0.06       0.61 r
  HS_Serializer_U0/U70/Y (AO22X1_LVT)                     0.02       0.62 r
  HS_Serializer_U0/U71/Y (NOR3X0_LVT)                     0.02       0.65 f
  HS_Serializer_U0/U73/Y (OAI22X1_LVT)                    0.02       0.67 r
  HS_Serializer_U0/U16/Y (INVX1_LVT)                      0.01       0.68 f
  HS_Serializer_U0/U17/Y (INVX1_LVT)                      0.01       0.69 r
  HS_Serializer_U0/SerSym_reg[1]/D (DFFNARX1_LVT)         0.00       0.69 r
  data arrival time                                                  0.69

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/SerSym_reg[1]/CLK (DFFNARX1_LVT)       0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: HS_Serializer_U0/TxFlip_reg_reg[3]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/SerSym_reg[2]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/TxFlip_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00       0.55 f
  HS_Serializer_U0/TxFlip_reg_reg[3]/Q (DFFNARX1_LVT)     0.06       0.61 r
  HS_Serializer_U0/U86/Y (AO22X1_LVT)                     0.02       0.62 r
  HS_Serializer_U0/U87/Y (NOR3X0_LVT)                     0.02       0.65 f
  HS_Serializer_U0/U89/Y (OAI22X1_LVT)                    0.02       0.67 r
  HS_Serializer_U0/U26/Y (INVX1_LVT)                      0.01       0.68 f
  HS_Serializer_U0/U27/Y (INVX1_LVT)                      0.01       0.69 r
  HS_Serializer_U0/SerSym_reg[2]/D (DFFNARX1_LVT)         0.00       0.69 r
  data arrival time                                                  0.69

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                       0.03       0.57
  HS_Serializer_U0/SerSym_reg[2]/CLK (DFFNARX1_LVT)       0.00       0.57 f
  library hold time                                       0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Rx_timer/counter_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[0]/QN (DFFARX1_LVT)
                                                          0.04       0.84 r
  cphy_tx_fsm_U0/Rx_timer/U48/Y (AND2X1_LVT)              0.01       0.86 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[0]/D (DFFARX1_LVT)
                                                          0.00       0.86 r
  data arrival time                                                  0.86

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Rx_timer/counter_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cphy_tx_fsm_U0/Pause_Count_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Pause_Count_reg[0]/CLK (DFFARX1_LVT)     0.00       0.80 r
  cphy_tx_fsm_U0/Pause_Count_reg[0]/QN (DFFARX1_LVT)      0.05       0.85 r
  cphy_tx_fsm_U0/U173/Y (AND2X1_LVT)                      0.01       0.86 r
  cphy_tx_fsm_U0/Pause_Count_reg[0]/D (DFFARX1_LVT)       0.00       0.86 r
  data arrival time                                                  0.86

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Pause_Count_reg[0]/CLK (DFFARX1_LVT)     0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: sync_level_U0/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: sync_level_U0/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_12      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  sync_level_U0/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       0.80 r
  sync_level_U0/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.06       0.86 f
  sync_level_U0/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       0.86 f
  data arrival time                                                  0.86

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  sync_level_U0/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.85 r
  library hold time                                       0.00       0.85
  data required time                                                 0.85
  --------------------------------------------------------------------------
  data required time                                                 0.85
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: sync_level_U1/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: sync_level_U1/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_11      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  sync_level_U1/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       0.80 r
  sync_level_U1/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.06       0.86 f
  sync_level_U1/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       0.86 f
  data arrival time                                                  0.86

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  sync_level_U1/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.85 r
  library hold time                                       0.00       0.85
  data required time                                                 0.85
  --------------------------------------------------------------------------
  data required time                                                 0.85
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: sync_level_U3/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: sync_level_U3/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_9       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  sync_level_U3/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       0.80 r
  sync_level_U3/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.06       0.86 f
  sync_level_U3/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       0.86 f
  data arrival time                                                  0.86

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  sync_level_U3/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.85 r
  library hold time                                       0.00       0.85
  data required time                                                 0.85
  --------------------------------------------------------------------------
  data required time                                                 0.85
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cphy_tx_fsm_U0/Pause_Count_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[1]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Pause_Count_reg[1]/CLK (DFFARX1_LVT)     0.00       0.80 r
  cphy_tx_fsm_U0/Pause_Count_reg[1]/QN (DFFARX1_LVT)      0.04       0.84 r
  cphy_tx_fsm_U0/U174/Y (OA221X1_LVT)                     0.02       0.87 r
  cphy_tx_fsm_U0/Pause_Count_reg[1]/D (DFFARX1_LVT)       0.00       0.87 r
  data arrival time                                                  0.87

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Pause_Count_reg[1]/CLK (DFFARX1_LVT)     0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: cphy_tx_fsm_U0/Pause_Count_reg[2]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[2]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Pause_Count_reg[2]/CLK (DFFARX1_LVT)     0.00       0.80 r
  cphy_tx_fsm_U0/Pause_Count_reg[2]/QN (DFFARX1_LVT)      0.04       0.84 r
  cphy_tx_fsm_U0/U177/Y (OA221X1_LVT)                     0.02       0.87 r
  cphy_tx_fsm_U0/Pause_Count_reg[2]/D (DFFARX1_LVT)       0.00       0.87 r
  data arrival time                                                  0.87

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Pause_Count_reg[2]/CLK (DFFARX1_LVT)     0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: cphy_tx_fsm_U0/Pause_Count_reg[6]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[6]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Pause_Count_reg[6]/CLK (DFFARX1_LVT)     0.00       0.80 r
  cphy_tx_fsm_U0/Pause_Count_reg[6]/QN (DFFARX1_LVT)      0.04       0.84 r
  cphy_tx_fsm_U0/U179/Y (OA221X1_LVT)                     0.03       0.87 r
  cphy_tx_fsm_U0/Pause_Count_reg[6]/D (DFFARX1_LVT)       0.00       0.87 r
  data arrival time                                                  0.87

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Pause_Count_reg[6]/CLK (DFFARX1_LVT)     0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[2]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[2]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  TxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/timer_inst/counter_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[2]/QN (DFFARX1_LVT)
                                                          0.04       0.84 r
  cphy_tx_fsm_U0/timer_inst/U22/Y (OA221X1_LVT)           0.03       0.87 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[2]/D (DFFARX1_LVT)
                                                          0.00       0.87 r
  data arrival time                                                  0.87

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/timer_inst/counter_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[2]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[2]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Rx_timer/counter_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[2]/QN (DFFARX1_LVT)
                                                          0.04       0.84 r
  cphy_tx_fsm_U0/Rx_timer/U49/Y (OA221X1_LVT)             0.03       0.87 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[2]/D (DFFARX1_LVT)
                                                          0.00       0.87 r
  data arrival time                                                  0.87

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Rx_timer/counter_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[6]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[6]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Rx_timer/counter_reg[6]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[6]/QN (DFFARX1_LVT)
                                                          0.04       0.84 r
  cphy_tx_fsm_U0/Rx_timer/U51/Y (OA221X1_LVT)             0.03       0.87 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[6]/D (DFFARX1_LVT)
                                                          0.00       0.87 r
  data arrival time                                                  0.87

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Rx_timer/counter_reg[6]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[4]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[4]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Rx_timer/counter_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[4]/QN (DFFARX1_LVT)
                                                          0.05       0.85 r
  cphy_tx_fsm_U0/Rx_timer/U50/Y (OA221X1_LVT)             0.03       0.87 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[4]/D (DFFARX1_LVT)
                                                          0.00       0.87 r
  data arrival time                                                  0.87

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Rx_timer/counter_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  TxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/timer_inst/counter_reg[0]/CLK (DFFASX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[0]/Q (DFFASX1_LVT)
                                                          0.06       0.86 f
  cphy_tx_fsm_U0/timer_inst/U9/Y (OAI21X1_LVT)            0.04       0.90 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[0]/D (DFFASX1_LVT)
                                                          0.00       0.90 r
  data arrival time                                                  0.90

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/timer_inst/counter_reg[0]/CLK (DFFASX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.02       0.87
  data required time                                                 0.87
  --------------------------------------------------------------------------
  data required time                                                 0.87
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[4]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/timer_inst/Timeout_reg
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  TxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/timer_inst/counter_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[4]/QN (DFFARX1_LVT)
                                                          0.05       0.85 f
  cphy_tx_fsm_U0/timer_inst/U4/Y (OR2X1_LVT)              0.02       0.86 f
  cphy_tx_fsm_U0/timer_inst/U8/Y (NAND2X0_LVT)            0.01       0.87 r
  cphy_tx_fsm_U0/timer_inst/U21/Y (AND2X1_LVT)            0.01       0.89 r
  cphy_tx_fsm_U0/timer_inst/Timeout_reg/D (DFFARX1_LVT)
                                                          0.00       0.89 r
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/timer_inst/Timeout_reg/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: cphy_tx_fsm_U0/Pause_Count_reg[5]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/LPDT_Count_Done_reg
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Pause_Count_reg[5]/CLK (DFFARX1_LVT)     0.00       0.80 r
  cphy_tx_fsm_U0/Pause_Count_reg[5]/Q (DFFARX1_LVT)       0.06       0.86 f
  cphy_tx_fsm_U0/U172/Y (NOR4X1_LVT)                      0.03       0.89 r
  cphy_tx_fsm_U0/LPDT_Count_Done_reg/D (DFFARX1_LVT)      0.00       0.89 r
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/LPDT_Count_Done_reg/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: cphy_tx_fsm_U0/Pause_Count_reg[3]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[3]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Pause_Count_reg[3]/CLK (DFFARX1_LVT)     0.00       0.80 r
  cphy_tx_fsm_U0/Pause_Count_reg[3]/Q (DFFARX1_LVT)       0.06       0.86 f
  cphy_tx_fsm_U0/U144/Y (OR2X1_LVT)                       0.02       0.87 f
  cphy_tx_fsm_U0/U145/Y (AND2X1_LVT)                      0.02       0.89 f
  cphy_tx_fsm_U0/Pause_Count_reg[3]/D (DFFARX1_LVT)       0.00       0.89 f
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Pause_Count_reg[3]/CLK (DFFARX1_LVT)     0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[4]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  TxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/timer_inst/counter_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[3]/Q (DFFARX1_LVT)
                                                          0.07       0.87 r
  cphy_tx_fsm_U0/timer_inst/U23/Y (OA221X1_LVT)           0.02       0.89 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[4]/D (DFFARX1_LVT)
                                                          0.00       0.89 r
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/timer_inst/counter_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: cphy_tx_fsm_U0/Pause_Count_reg[4]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[4]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Pause_Count_reg[4]/CLK (DFFARX1_LVT)     0.00       0.80 r
  cphy_tx_fsm_U0/Pause_Count_reg[4]/Q (DFFARX1_LVT)       0.06       0.86 f
  cphy_tx_fsm_U0/U140/Y (OR2X1_LVT)                       0.02       0.87 f
  cphy_tx_fsm_U0/U141/Y (AND2X1_LVT)                      0.02       0.89 f
  cphy_tx_fsm_U0/Pause_Count_reg[4]/D (DFFARX1_LVT)       0.00       0.89 f
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Pause_Count_reg[4]/CLK (DFFARX1_LVT)     0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[7]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[8]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Rx_timer/counter_reg[7]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[7]/Q (DFFARX1_LVT)
                                                          0.07       0.87 r
  cphy_tx_fsm_U0/Rx_timer/U52/Y (OA221X1_LVT)             0.02       0.89 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[8]/D (DFFARX1_LVT)
                                                          0.00       0.89 r
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Rx_timer/counter_reg[8]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: cphy_tx_fsm_U0/Pause_Count_reg[5]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[5]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Pause_Count_reg[5]/CLK (DFFARX1_LVT)     0.00       0.80 r
  cphy_tx_fsm_U0/Pause_Count_reg[5]/Q (DFFARX1_LVT)       0.06       0.86 f
  cphy_tx_fsm_U0/U137/Y (OR2X1_LVT)                       0.02       0.87 f
  cphy_tx_fsm_U0/U138/Y (AND2X1_LVT)                      0.02       0.89 f
  cphy_tx_fsm_U0/Pause_Count_reg[5]/D (DFFARX1_LVT)       0.00       0.89 f
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Pause_Count_reg[5]/CLK (DFFARX1_LVT)     0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[3]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  TxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/timer_inst/counter_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[3]/Q (DFFARX1_LVT)
                                                          0.06       0.86 f
  cphy_tx_fsm_U0/timer_inst/U16/Y (OR2X1_LVT)             0.01       0.88 f
  cphy_tx_fsm_U0/timer_inst/U17/Y (AND2X1_LVT)            0.02       0.89 f
  cphy_tx_fsm_U0/timer_inst/counter_reg[3]/D (DFFARX1_LVT)
                                                          0.00       0.89 f
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/timer_inst/counter_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[3]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[3]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Rx_timer/counter_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[3]/Q (DFFARX1_LVT)
                                                          0.06       0.86 f
  cphy_tx_fsm_U0/Rx_timer/U43/Y (OR2X1_LVT)               0.01       0.88 f
  cphy_tx_fsm_U0/Rx_timer/U44/Y (AND2X1_LVT)              0.02       0.89 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[3]/D (DFFARX1_LVT)
                                                          0.00       0.89 f
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Rx_timer/counter_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[7]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[7]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Rx_timer/counter_reg[7]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[7]/Q (DFFARX1_LVT)
                                                          0.06       0.86 f
  cphy_tx_fsm_U0/Rx_timer/U37/Y (OR2X1_LVT)               0.01       0.88 f
  cphy_tx_fsm_U0/Rx_timer/U38/Y (AND2X1_LVT)              0.02       0.89 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[7]/D (DFFARX1_LVT)
                                                          0.00       0.89 f
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Rx_timer/counter_reg[7]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[1]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Rx_timer/counter_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[0]/Q (DFFARX1_LVT)
                                                          0.06       0.86 f
  cphy_tx_fsm_U0/Rx_timer/U46/Y (OR2X1_LVT)               0.01       0.88 f
  cphy_tx_fsm_U0/Rx_timer/U47/Y (AND2X1_LVT)              0.02       0.89 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[1]/D (DFFARX1_LVT)
                                                          0.00       0.89 f
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Rx_timer/counter_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[5]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[5]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Rx_timer/counter_reg[5]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[5]/Q (DFFARX1_LVT)
                                                          0.06       0.86 f
  cphy_tx_fsm_U0/Rx_timer/U40/Y (OR2X1_LVT)               0.01       0.88 f
  cphy_tx_fsm_U0/Rx_timer/U41/Y (AND2X1_LVT)              0.02       0.89 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[5]/D (DFFARX1_LVT)
                                                          0.00       0.89 f
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Rx_timer/counter_reg[5]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[1]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  TxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/timer_inst/counter_reg[0]/CLK (DFFASX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[0]/Q (DFFASX1_LVT)
                                                          0.06       0.86 f
  cphy_tx_fsm_U0/timer_inst/U19/Y (OR2X1_LVT)             0.01       0.88 f
  cphy_tx_fsm_U0/timer_inst/U20/Y (AND2X1_LVT)            0.02       0.89 f
  cphy_tx_fsm_U0/timer_inst/counter_reg[1]/D (DFFARX1_LVT)
                                                          0.00       0.89 f
  data arrival time                                                  0.89

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/timer_inst/counter_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/current_state_reg[4]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/QN (DFFARX1_LVT)
                                                          0.05       0.85 r
  cphy_tx_fsm_U0/U105/Y (AO21X1_LVT)                      0.02       0.88 r
  cphy_tx_fsm_U0/U41/Y (OA221X1_LVT)                      0.02       0.90 r
  cphy_tx_fsm_U0/current_state_reg[4]/D (DFFARX1_LVT)     0.00       0.90 r
  data arrival time                                                  0.90

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/current_state_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/current_state_reg[3]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/QN (DFFARX1_LVT)
                                                          0.05       0.85 f
  cphy_tx_fsm_U0/U90/Y (NAND2X0_LVT)                      0.01       0.86 r
  cphy_tx_fsm_U0/U258/Y (NAND4X0_LVT)                     0.02       0.88 f
  cphy_tx_fsm_U0/U259/Y (AO222X1_LVT)                     0.02       0.90 f
  cphy_tx_fsm_U0/current_state_reg[3]/D (DFFARX1_LVT)     0.00       0.90 f
  data arrival time                                                  0.90

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/current_state_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.00       0.85
  data required time                                                 0.85
  --------------------------------------------------------------------------
  data required time                                                 0.85
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[8]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/Timeout_reg
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Rx_timer/counter_reg[8]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/Rx_timer/counter_reg[8]/Q (DFFARX1_LVT)
                                                          0.06       0.86 f
  cphy_tx_fsm_U0/Rx_timer/U26/Y (AND2X1_LVT)              0.02       0.88 f
  cphy_tx_fsm_U0/Rx_timer/U27/Y (AO22X1_LVT)              0.02       0.90 f
  cphy_tx_fsm_U0/Rx_timer/Timeout_reg/D (DFFARX1_LVT)     0.00       0.90 f
  data arrival time                                                  0.90

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/Rx_timer/Timeout_reg/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.00       0.85
  data required time                                                 0.85
  --------------------------------------------------------------------------
  data required time                                                 0.85
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: cphy_tx_fsm_U0/Rx_timer/Timeout_reg
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/Rx_timer/Timeout_reg/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/Rx_timer/Timeout_reg/Q (DFFARX1_LVT)     0.06       0.86 f
  cphy_tx_fsm_U0/Rx_timer/Timeout (RxTimer)               0.00       0.86 f
  cphy_tx_fsm_U0/U246/Y (NAND2X0_LVT)                     0.01       0.86 r
  cphy_tx_fsm_U0/U247/Y (NAND4X0_LVT)                     0.02       0.88 f
  cphy_tx_fsm_U0/U248/Y (AO222X1_LVT)                     0.02       0.90 f
  cphy_tx_fsm_U0/current_state_reg[2]/D (DFFARX1_LVT)     0.00       0.90 f
  data arrival time                                                  0.90

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/current_state_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.00       0.85
  data required time                                                 0.85
  --------------------------------------------------------------------------
  data required time                                                 0.85
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/QN (DFFARX1_LVT)
                                                          0.05       0.85 f
  cphy_tx_fsm_U0/U209/Y (OA22X1_LVT)                      0.03       0.88 f
  cphy_tx_fsm_U0/U218/Y (NAND4X0_LVT)                     0.01       0.89 r
  cphy_tx_fsm_U0/U219/Y (OA221X1_LVT)                     0.02       0.91 r
  cphy_tx_fsm_U0/current_state_reg[0]/D (DFFARX1_LVT)     0.00       0.91 r
  data arrival time                                                  0.91

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.06       0.86 f
  cphy_tx_fsm_U0/U65/Y (NAND2X0_LVT)                      0.01       0.87 r
  cphy_tx_fsm_U0/U228/Y (NAND4X0_LVT)                     0.02       0.89 f
  cphy_tx_fsm_U0/U237/Y (OA221X1_LVT)                     0.03       0.91 f
  cphy_tx_fsm_U0/current_state_reg[1]/D (DFFARX1_LVT)     0.00       0.91 f
  data arrival time                                                  0.91

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.00       0.85
  data required time                                                 0.85
  --------------------------------------------------------------------------
  data required time                                                 0.85
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: cphy_tx_fsm_U0/current_state_reg[4]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/current_state_reg[5]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[4]/QN (DFFARX1_LVT)
                                                          0.05       0.85 r
  cphy_tx_fsm_U0/U71/Y (AND4X1_LVT)                       0.03       0.88 r
  cphy_tx_fsm_U0/U164/Y (NAND2X0_LVT)                     0.01       0.89 f
  cphy_tx_fsm_U0/U263/Y (AOI21X1_LVT)                     0.03       0.92 r
  cphy_tx_fsm_U0/current_state_reg[5]/D (DFFARX1_LVT)     0.00       0.92 r
  data arrival time                                                  0.92

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  cphy_tx_fsm_U0/current_state_reg[5]/CLK (DFFARX1_LVT)
                                                          0.00       0.85 r
  library hold time                                       0.01       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: HsTxEn (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/QN (DFFARX1_LVT)
                                                          0.05       0.85 r
  cphy_tx_fsm_U0/U90/Y (NAND2X0_LVT)                      0.02       0.87 f
  cphy_tx_fsm_U0/U157/Y (NAND2X0_LVT)                     0.04       0.91 r
  cphy_tx_fsm_U0/HsTxEn (cphy_tx_fsm)                     0.00       0.91 r
  HsTxEn (out)                                            0.00       0.91 r
  data arrival time                                                  0.91

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  output external delay                                  -1.40      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: sync_level_U0/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: TxReadyEsc (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  sync_level_U0/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.80 r
  sync_level_U0/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.86 f
  sync_level_U0/sync_out[0] (sync_level_12)               0.00       0.86 f
  cphy_tx_fsm_U0/SerReadyEsc (cphy_tx_fsm)                0.00       0.86 f
  cphy_tx_fsm_U0/U42/Y (AO21X1_LVT)                       0.06       0.91 f
  cphy_tx_fsm_U0/TxReadyEsc (cphy_tx_fsm)                 0.00       0.91 f
  TxReadyEsc (out)                                        0.00       0.91 f
  data arrival time                                                  0.91

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  output external delay                                  -1.40      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: cphy_tx_fsm_U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: TxReadyHS (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[2]/QN (DFFARX1_LVT)
                                                          0.05       0.85 r
  cphy_tx_fsm_U0/U43/Y (NAND4X0_LVT)                      0.02       0.87 f
  cphy_tx_fsm_U0/U18/Y (INVX1_LVT)                        0.01       0.89 r
  cphy_tx_fsm_U0/U109/Y (AND2X1_LVT)                      0.05       0.93 r
  cphy_tx_fsm_U0/TxReadyHS (cphy_tx_fsm)                  0.00       0.93 r
  TxReadyHS (out)                                         0.00       0.93 r
  data arrival time                                                  0.93

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  output external delay                                  -1.40      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: Stopstate (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/QN (DFFARX1_LVT)
                                                          0.05       0.85 r
  cphy_tx_fsm_U0/U40/Y (AND2X1_LVT)                       0.03       0.88 r
  cphy_tx_fsm_U0/U13/Y (AO22X1_LVT)                       0.05       0.93 r
  cphy_tx_fsm_U0/Stopstate (cphy_tx_fsm)                  0.00       0.93 r
  Stopstate (out)                                         0.00       0.93 r
  data arrival time                                                  0.93

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  output external delay                                  -1.40      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: LpTxEn (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/QN (DFFARX1_LVT)
                                                          0.05       0.85 r
  cphy_tx_fsm_U0/U110/Y (NAND2X0_LVT)                     0.01       0.87 f
  cphy_tx_fsm_U0/U111/Y (NAND4X0_LVT)                     0.02       0.89 r
  cphy_tx_fsm_U0/U116/Y (OR2X1_LVT)                       0.05       0.94 r
  cphy_tx_fsm_U0/LpTxEn (cphy_tx_fsm)                     0.00       0.94 r
  LpTxEn (out)                                            0.00       0.94 r
  data arrival time                                                  0.94

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  output external delay                                  -1.40      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: cphy_tx_fsm_U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: UlpsActiveNot
            (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[2]/QN (DFFARX1_LVT)
                                                          0.05       0.85 f
  cphy_tx_fsm_U0/U47/Y (NAND4X0_LVT)                      0.02       0.88 r
  cphy_tx_fsm_U0/U16/Y (INVX1_LVT)                        0.01       0.89 f
  cphy_tx_fsm_U0/U117/Y (NAND2X0_LVT)                     0.01       0.89 r
  cphy_tx_fsm_U0/U7/Y (AND2X1_LVT)                        0.04       0.94 r
  cphy_tx_fsm_U0/UlpsActiveNot (cphy_tx_fsm)              0.00       0.94 r
  UlpsActiveNot (out)                                     0.00       0.94 r
  data arrival time                                                  0.94

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  output external delay                                  -1.40      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: cphy_tx_fsm_U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: Direction (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[2]/QN (DFFARX1_LVT)
                                                          0.05       0.85 r
  cphy_tx_fsm_U0/U47/Y (NAND4X0_LVT)                      0.02       0.87 f
  cphy_tx_fsm_U0/U156/Y (NAND4X0_LVT)                     0.08       0.95 r
  cphy_tx_fsm_U0/Direction (cphy_tx_fsm)                  0.00       0.95 r
  Direction (out)                                         0.00       0.95 r
  data arrival time                                                  0.95

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  output external delay                                  -1.40      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: cphy_tx_fsm_U0/current_state_reg[4]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: ErrControl (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[4]/QN (DFFARX1_LVT)
                                                          0.05       0.85 r
  cphy_tx_fsm_U0/U62/Y (NAND4X0_LVT)                      0.02       0.87 f
  cphy_tx_fsm_U0/U17/Y (INVX1_LVT)                        0.02       0.89 r
  cphy_tx_fsm_U0/U63/Y (AND2X1_LVT)                       0.02       0.90 r
  cphy_tx_fsm_U0/RequestDetection (cphy_tx_fsm)           0.00       0.90 r
  EscDecoder_U0/RequestDetection (Esc_Decoder)            0.00       0.90 r
  EscDecoder_U0/U8/Y (AND2X1_LVT)                         0.04       0.95 r
  EscDecoder_U0/ErrControl (Esc_Decoder)                  0.00       0.95 r
  cphy_tx_fsm_U0/InErrControl (cphy_tx_fsm)               0.00       0.95 r
  cphy_tx_fsm_U0/ErrControl (cphy_tx_fsm)                 0.00       0.95 r
  ErrControl (out)                                        0.00       0.95 r
  data arrival time                                                  0.95

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  output external delay                                  -1.40      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: LpRxEn (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/QN (DFFARX1_LVT)
                                                          0.06       0.86 f
  cphy_tx_fsm_U0/U160/Y (OA22X1_LVT)                      0.03       0.88 f
  cphy_tx_fsm_U0/U167/Y (AND4X1_LVT)                      0.03       0.91 f
  cphy_tx_fsm_U0/U168/Y (NAND4X0_LVT)                     0.07       0.98 r
  cphy_tx_fsm_U0/LpRxEn (cphy_tx_fsm)                     0.00       0.98 r
  LpRxEn (out)                                            0.00       0.98 r
  data arrival time                                                  0.98

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  output external delay                                  -1.40      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: cphy_tx_fsm_U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: ErrSyncEsc (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[2]/QN (DFFARX1_LVT)
                                                          0.05       0.85 r
  cphy_tx_fsm_U0/U51/Y (AND4X1_LVT)                       0.03       0.88 r
  cphy_tx_fsm_U0/U106/Y (NAND2X0_LVT)                     0.01       0.89 f
  cphy_tx_fsm_U0/U107/Y (NAND4X0_LVT)                     0.02       0.91 r
  cphy_tx_fsm_U0/EscDecoderEn (cphy_tx_fsm)               0.00       0.91 r
  EscDecoder_U0/EscDecoderEn (Esc_Decoder)                0.00       0.91 r
  EscDecoder_U0/U19/Y (AND2X1_LVT)                        0.02       0.93 r
  EscDecoder_U0/U20/Y (AO222X1_LVT)                       0.06       0.99 r
  EscDecoder_U0/ErrSyncEsc (Esc_Decoder)                  0.00       0.99 r
  cphy_tx_fsm_U0/InErrSyncEsc (cphy_tx_fsm)               0.00       0.99 r
  cphy_tx_fsm_U0/ErrSyncEsc (cphy_tx_fsm)                 0.00       0.99 r
  ErrSyncEsc (out)                                        0.00       0.99 r
  data arrival time                                                  0.99

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  output external delay                                  -1.40      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: ErrContentionLP1
            (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/QN (DFFARX1_LVT)
                                                          0.05       0.85 r
  cphy_tx_fsm_U0/U110/Y (NAND2X0_LVT)                     0.01       0.87 f
  cphy_tx_fsm_U0/U111/Y (NAND4X0_LVT)                     0.02       0.89 r
  cphy_tx_fsm_U0/TxCtrlOut[1] (cphy_tx_fsm)               0.00       0.89 r
  TX_Ctrl_Logic_U0/TxCtrlOut[1] (TX_Ctrl_Logic)           0.00       0.89 r
  TX_Ctrl_Logic_U0/U3/Y (INVX0_LVT)                       0.01       0.89 f
  TX_Ctrl_Logic_U0/C (TX_Ctrl_Logic)                      0.00       0.89 f
  Mux_C_LP_TX/A (Mux_1Bit_0)                              0.00       0.89 f
  Mux_C_LP_TX/U2/Y (AO22X1_LVT)                           0.05       0.95 f
  Mux_C_LP_TX/Out (Mux_1Bit_0)                            0.00       0.95 f
  contention_detection_U0/LpTxC (ContentionDetection)     0.00       0.95 f
  contention_detection_U0/U8/Y (AO222X1_LVT)              0.07       1.02 f
  contention_detection_U0/ErrContentionP1 (ContentionDetection)
                                                          0.00       1.02 f
  ErrContentionLP1 (out)                                  0.00       1.02 f
  data arrival time                                                  1.02

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  output external delay                                  -1.40      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: ErrContentionLP0
            (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  Mux_1Bit_1         ForQA                 saed32lvt_ff1p16v25c
  ContentionDetection
                     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.06       0.86 f
  cphy_tx_fsm_U0/U112/Y (AND2X1_LVT)                      0.02       0.88 f
  cphy_tx_fsm_U0/U113/Y (OR2X1_LVT)                       0.02       0.90 f
  cphy_tx_fsm_U0/LpCtrlEscSel (cphy_tx_fsm)               0.00       0.90 f
  Mux_B_LP_TX/Sel (Mux_1Bit_1)                            0.00       0.90 f
  Mux_B_LP_TX/U1/Y (INVX1_LVT)                            0.01       0.91 r
  Mux_B_LP_TX/U2/Y (AND2X1_LVT)                           0.05       0.96 r
  Mux_B_LP_TX/Out (Mux_1Bit_1)                            0.00       0.96 r
  contention_detection_U0/LpTxB (ContentionDetection)     0.00       0.96 r
  contention_detection_U0/U4/Y (INVX1_LVT)                0.01       0.96 f
  contention_detection_U0/U11/Y (AO221X1_LVT)             0.06       1.03 f
  contention_detection_U0/ErrContentionP0 (ContentionDetection)
                                                          0.00       1.03 f
  ErrContentionLP0 (out)                                  0.00       1.03 f
  data arrival time                                                  1.03

  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  clock uncertainty                                       0.05       0.85
  output external delay                                  -1.40      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


1
