// Seed: 2827836778
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always begin
    id_3 = id_4;
  end
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output tri   id_2,
    input  tri1  id_3,
    output wand  id_4,
    input  tri0  id_5,
    input  tri0  id_6,
    output wire  id_7,
    input  wire  id_8,
    input  tri   id_9,
    output tri0  id_10,
    output uwire id_11,
    input  tri0  id_12,
    input  wire  id_13
);
  wire id_15;
  assign id_10 = 1;
  module_0(
      id_15, id_15, id_15
  );
endmodule
