<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-sli-defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-sli-defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2011 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cp">#ifndef __CVMX_SLI_DEFS_H__</span>
<span class="cp">#define __CVMX_SLI_DEFS_H__</span>

<span class="cp">#define CVMX_SLI_BIST_STATUS (0x0000000000000580ull)</span>
<span class="cp">#define CVMX_SLI_CTL_PORTX(offset) (0x0000000000000050ull + ((offset) &amp; 3) * 16)</span>
<span class="cp">#define CVMX_SLI_CTL_STATUS (0x0000000000000570ull)</span>
<span class="cp">#define CVMX_SLI_DATA_OUT_CNT (0x00000000000005F0ull)</span>
<span class="cp">#define CVMX_SLI_DBG_DATA (0x0000000000000310ull)</span>
<span class="cp">#define CVMX_SLI_DBG_SELECT (0x0000000000000300ull)</span>
<span class="cp">#define CVMX_SLI_DMAX_CNT(offset) (0x0000000000000400ull + ((offset) &amp; 1) * 16)</span>
<span class="cp">#define CVMX_SLI_DMAX_INT_LEVEL(offset) (0x00000000000003E0ull + ((offset) &amp; 1) * 16)</span>
<span class="cp">#define CVMX_SLI_DMAX_TIM(offset) (0x0000000000000420ull + ((offset) &amp; 1) * 16)</span>
<span class="cp">#define CVMX_SLI_INT_ENB_CIU (0x0000000000003CD0ull)</span>
<span class="cp">#define CVMX_SLI_INT_ENB_PORTX(offset) (0x0000000000000340ull + ((offset) &amp; 1) * 16)</span>
<span class="cp">#define CVMX_SLI_INT_SUM (0x0000000000000330ull)</span>
<span class="cp">#define CVMX_SLI_LAST_WIN_RDATA0 (0x0000000000000600ull)</span>
<span class="cp">#define CVMX_SLI_LAST_WIN_RDATA1 (0x0000000000000610ull)</span>
<span class="cp">#define CVMX_SLI_LAST_WIN_RDATA2 (0x00000000000006C0ull)</span>
<span class="cp">#define CVMX_SLI_LAST_WIN_RDATA3 (0x00000000000006D0ull)</span>
<span class="cp">#define CVMX_SLI_MAC_CREDIT_CNT (0x0000000000003D70ull)</span>
<span class="cp">#define CVMX_SLI_MAC_CREDIT_CNT2 (0x0000000000003E10ull)</span>
<span class="cp">#define CVMX_SLI_MAC_NUMBER (0x0000000000003E00ull)</span>
<span class="cp">#define CVMX_SLI_MEM_ACCESS_CTL (0x00000000000002F0ull)</span>
<span class="cp">#define CVMX_SLI_MEM_ACCESS_SUBIDX(offset) (0x00000000000000E0ull + ((offset) &amp; 31) * 16 - 16*12)</span>
<span class="cp">#define CVMX_SLI_MSI_ENB0 (0x0000000000003C50ull)</span>
<span class="cp">#define CVMX_SLI_MSI_ENB1 (0x0000000000003C60ull)</span>
<span class="cp">#define CVMX_SLI_MSI_ENB2 (0x0000000000003C70ull)</span>
<span class="cp">#define CVMX_SLI_MSI_ENB3 (0x0000000000003C80ull)</span>
<span class="cp">#define CVMX_SLI_MSI_RCV0 (0x0000000000003C10ull)</span>
<span class="cp">#define CVMX_SLI_MSI_RCV1 (0x0000000000003C20ull)</span>
<span class="cp">#define CVMX_SLI_MSI_RCV2 (0x0000000000003C30ull)</span>
<span class="cp">#define CVMX_SLI_MSI_RCV3 (0x0000000000003C40ull)</span>
<span class="cp">#define CVMX_SLI_MSI_RD_MAP (0x0000000000003CA0ull)</span>
<span class="cp">#define CVMX_SLI_MSI_W1C_ENB0 (0x0000000000003CF0ull)</span>
<span class="cp">#define CVMX_SLI_MSI_W1C_ENB1 (0x0000000000003D00ull)</span>
<span class="cp">#define CVMX_SLI_MSI_W1C_ENB2 (0x0000000000003D10ull)</span>
<span class="cp">#define CVMX_SLI_MSI_W1C_ENB3 (0x0000000000003D20ull)</span>
<span class="cp">#define CVMX_SLI_MSI_W1S_ENB0 (0x0000000000003D30ull)</span>
<span class="cp">#define CVMX_SLI_MSI_W1S_ENB1 (0x0000000000003D40ull)</span>
<span class="cp">#define CVMX_SLI_MSI_W1S_ENB2 (0x0000000000003D50ull)</span>
<span class="cp">#define CVMX_SLI_MSI_W1S_ENB3 (0x0000000000003D60ull)</span>
<span class="cp">#define CVMX_SLI_MSI_WR_MAP (0x0000000000003C90ull)</span>
<span class="cp">#define CVMX_SLI_PCIE_MSI_RCV (0x0000000000003CB0ull)</span>
<span class="cp">#define CVMX_SLI_PCIE_MSI_RCV_B1 (0x0000000000000650ull)</span>
<span class="cp">#define CVMX_SLI_PCIE_MSI_RCV_B2 (0x0000000000000660ull)</span>
<span class="cp">#define CVMX_SLI_PCIE_MSI_RCV_B3 (0x0000000000000670ull)</span>
<span class="cp">#define CVMX_SLI_PKTX_CNTS(offset) (0x0000000000002400ull + ((offset) &amp; 31) * 16)</span>
<span class="cp">#define CVMX_SLI_PKTX_INSTR_BADDR(offset) (0x0000000000002800ull + ((offset) &amp; 31) * 16)</span>
<span class="cp">#define CVMX_SLI_PKTX_INSTR_BAOFF_DBELL(offset) (0x0000000000002C00ull + ((offset) &amp; 31) * 16)</span>
<span class="cp">#define CVMX_SLI_PKTX_INSTR_FIFO_RSIZE(offset) (0x0000000000003000ull + ((offset) &amp; 31) * 16)</span>
<span class="cp">#define CVMX_SLI_PKTX_INSTR_HEADER(offset) (0x0000000000003400ull + ((offset) &amp; 31) * 16)</span>
<span class="cp">#define CVMX_SLI_PKTX_IN_BP(offset) (0x0000000000003800ull + ((offset) &amp; 31) * 16)</span>
<span class="cp">#define CVMX_SLI_PKTX_OUT_SIZE(offset) (0x0000000000000C00ull + ((offset) &amp; 31) * 16)</span>
<span class="cp">#define CVMX_SLI_PKTX_SLIST_BADDR(offset) (0x0000000000001400ull + ((offset) &amp; 31) * 16)</span>
<span class="cp">#define CVMX_SLI_PKTX_SLIST_BAOFF_DBELL(offset) (0x0000000000001800ull + ((offset) &amp; 31) * 16)</span>
<span class="cp">#define CVMX_SLI_PKTX_SLIST_FIFO_RSIZE(offset) (0x0000000000001C00ull + ((offset) &amp; 31) * 16)</span>
<span class="cp">#define CVMX_SLI_PKT_CNT_INT (0x0000000000001130ull)</span>
<span class="cp">#define CVMX_SLI_PKT_CNT_INT_ENB (0x0000000000001150ull)</span>
<span class="cp">#define CVMX_SLI_PKT_CTL (0x0000000000001220ull)</span>
<span class="cp">#define CVMX_SLI_PKT_DATA_OUT_ES (0x00000000000010B0ull)</span>
<span class="cp">#define CVMX_SLI_PKT_DATA_OUT_NS (0x00000000000010A0ull)</span>
<span class="cp">#define CVMX_SLI_PKT_DATA_OUT_ROR (0x0000000000001090ull)</span>
<span class="cp">#define CVMX_SLI_PKT_DPADDR (0x0000000000001080ull)</span>
<span class="cp">#define CVMX_SLI_PKT_INPUT_CONTROL (0x0000000000001170ull)</span>
<span class="cp">#define CVMX_SLI_PKT_INSTR_ENB (0x0000000000001000ull)</span>
<span class="cp">#define CVMX_SLI_PKT_INSTR_RD_SIZE (0x00000000000011A0ull)</span>
<span class="cp">#define CVMX_SLI_PKT_INSTR_SIZE (0x0000000000001020ull)</span>
<span class="cp">#define CVMX_SLI_PKT_INT_LEVELS (0x0000000000001120ull)</span>
<span class="cp">#define CVMX_SLI_PKT_IN_BP (0x0000000000001210ull)</span>
<span class="cp">#define CVMX_SLI_PKT_IN_DONEX_CNTS(offset) (0x0000000000002000ull + ((offset) &amp; 31) * 16)</span>
<span class="cp">#define CVMX_SLI_PKT_IN_INSTR_COUNTS (0x0000000000001200ull)</span>
<span class="cp">#define CVMX_SLI_PKT_IN_PCIE_PORT (0x00000000000011B0ull)</span>
<span class="cp">#define CVMX_SLI_PKT_IPTR (0x0000000000001070ull)</span>
<span class="cp">#define CVMX_SLI_PKT_OUTPUT_WMARK (0x0000000000001180ull)</span>
<span class="cp">#define CVMX_SLI_PKT_OUT_BMODE (0x00000000000010D0ull)</span>
<span class="cp">#define CVMX_SLI_PKT_OUT_BP_EN (0x0000000000001240ull)</span>
<span class="cp">#define CVMX_SLI_PKT_OUT_ENB (0x0000000000001010ull)</span>
<span class="cp">#define CVMX_SLI_PKT_PCIE_PORT (0x00000000000010E0ull)</span>
<span class="cp">#define CVMX_SLI_PKT_PORT_IN_RST (0x00000000000011F0ull)</span>
<span class="cp">#define CVMX_SLI_PKT_SLIST_ES (0x0000000000001050ull)</span>
<span class="cp">#define CVMX_SLI_PKT_SLIST_NS (0x0000000000001040ull)</span>
<span class="cp">#define CVMX_SLI_PKT_SLIST_ROR (0x0000000000001030ull)</span>
<span class="cp">#define CVMX_SLI_PKT_TIME_INT (0x0000000000001140ull)</span>
<span class="cp">#define CVMX_SLI_PKT_TIME_INT_ENB (0x0000000000001160ull)</span>
<span class="cp">#define CVMX_SLI_PORTX_PKIND(offset) (0x0000000000000800ull + ((offset) &amp; 31) * 16)</span>
<span class="cp">#define CVMX_SLI_S2M_PORTX_CTL(offset) (0x0000000000003D80ull + ((offset) &amp; 3) * 16)</span>
<span class="cp">#define CVMX_SLI_SCRATCH_1 (0x00000000000003C0ull)</span>
<span class="cp">#define CVMX_SLI_SCRATCH_2 (0x00000000000003D0ull)</span>
<span class="cp">#define CVMX_SLI_STATE1 (0x0000000000000620ull)</span>
<span class="cp">#define CVMX_SLI_STATE2 (0x0000000000000630ull)</span>
<span class="cp">#define CVMX_SLI_STATE3 (0x0000000000000640ull)</span>
<span class="cp">#define CVMX_SLI_TX_PIPE (0x0000000000001230ull)</span>
<span class="cp">#define CVMX_SLI_WINDOW_CTL (0x00000000000002E0ull)</span>
<span class="cp">#define CVMX_SLI_WIN_RD_ADDR (0x0000000000000010ull)</span>
<span class="cp">#define CVMX_SLI_WIN_RD_DATA (0x0000000000000040ull)</span>
<span class="cp">#define CVMX_SLI_WIN_WR_ADDR (0x0000000000000000ull)</span>
<span class="cp">#define CVMX_SLI_WIN_WR_DATA (0x0000000000000020ull)</span>
<span class="cp">#define CVMX_SLI_WIN_WR_MASK (0x0000000000000030ull)</span>

<span class="k">union</span> <span class="n">cvmx_sli_bist_status</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_bist_status_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb_req</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">n2p0_c</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">n2p0_o</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">n2p1_c</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">n2p1_o</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cpl_p0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cpl_p1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_24</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_c0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_c1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_n</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_p0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_p1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_c0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_c1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_n</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_p0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_p1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_8</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsi1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsi1_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsi0_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsi0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb_cmd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_bist_status_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_31_63</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">n2p0_c</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">n2p0_o</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_28</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cpl_p0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cpl_p1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_24</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_c0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_c1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_n</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_p0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_p1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_c0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_c1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_n</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_p0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_p1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_8</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsi1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsi1_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsi0_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsi0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb_cmd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_bist_status_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_31_63</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">n2p0_c</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">n2p0_o</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">n2p1_c</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">n2p1_o</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cpl_p0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cpl_p1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_24</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_c0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_c1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_n</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_p0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n0_p1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_c0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_c1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_n</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_p0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2n1_p1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_8</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsi1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsi1_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsi0_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsi0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb_cmd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_bist_status_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_bist_status_cn61xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_bist_status_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_bist_status_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_ctl_portx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_portx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_22_63</span><span class="o">:</span><span class="mi">42</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">intd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">intc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">intb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inta</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dis_port</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">waitl_com</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">intd_map</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">intc_map</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">intb_map</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inta_map</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctlp_ro</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptlp_ro</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_4</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wait_com</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_portx_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_portx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_portx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_portx_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_portx_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_portx_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_ctl_status</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_status_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p1_ntags</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_ntags</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">chip_rev</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_status_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_63</span><span class="o">:</span><span class="mi">50</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_ntags</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">chip_rev</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_status_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_status_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_status_cn61xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_status_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_ctl_status_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_data_out_cnt</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_data_out_cnt_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_44_63</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p1_ucnt</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p1_fcnt</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_ucnt</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_fcnt</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_data_out_cnt_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_data_out_cnt_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_data_out_cnt_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_data_out_cnt_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_data_out_cnt_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_data_out_cnt_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_dbg_data</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_data_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_63</span><span class="o">:</span><span class="mi">46</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsel_ext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_data_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_data_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_data_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_data_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_data_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_data_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_dbg_select</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_select_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_33_63</span><span class="o">:</span><span class="mi">31</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">adbg_sel</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dbg_sel</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_select_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_select_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_select_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_select_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_select_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dbg_select_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_dmax_cnt</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_cnt_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_cnt_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_cnt_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_cnt_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_cnt_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_cnt_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_cnt_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_dmax_int_level</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_int_level_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">time</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_int_level_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_int_level_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_int_level_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_int_level_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_int_level_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_int_level_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_dmax_tim</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_tim_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tim</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_tim_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_tim_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_tim_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_tim_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_tim_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_dmax_tim_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_int_enb_ciu</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_ciu_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_62_63</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pipe_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt3_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt2_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pins_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pop_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdi_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pgl_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pin_bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pout_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psldbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pidbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_47</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmafi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_31</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_19</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob2big</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rml_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_ciu_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_61_63</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt3_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt2_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pins_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pop_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdi_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pgl_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pin_bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pout_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psldbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pidbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_47</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmafi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_31</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_19</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob2big</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rml_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_ciu_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_61_63</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_58_59</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pins_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pop_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdi_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pgl_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pin_bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pout_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psldbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pidbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_47</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmafi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_31</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob2big</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rml_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_ciu_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_ciu_cn61xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_ciu_cn68xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_62_63</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pipe_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_58_59</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pins_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pop_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdi_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pgl_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_51_51</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pout_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psldbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pidbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_47</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmafi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_31</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob2big</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rml_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_ciu_cn68xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_int_enb_portx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_portx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_62_63</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pipe_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt3_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt2_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pins_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pop_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdi_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pgl_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pin_bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pout_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psldbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pidbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_47</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmafi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_31</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac1_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac0_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob2big</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rml_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_portx_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_61_63</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt3_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt2_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pins_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pop_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdi_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pgl_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pin_bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pout_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psldbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pidbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_47</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmafi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_31</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac1_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac0_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob2big</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rml_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_portx_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_61_63</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_58_59</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pins_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pop_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdi_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pgl_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pin_bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pout_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psldbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pidbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_47</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmafi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_31</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac1_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac0_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob2big</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rml_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_portx_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_portx_cn61xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_portx_cn68xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_62_63</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pipe_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_58_59</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pins_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pop_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdi_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pgl_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_51_51</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pout_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psldbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pidbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_47</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmafi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_31</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac1_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac0_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob2big</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rml_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_enb_portx_cn68xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_int_sum</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_sum_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_62_63</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pipe_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt3_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt2_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pins_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pop_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdi_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pgl_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pin_bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pout_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psldbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pidbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_47</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmafi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_31</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac1_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac0_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob2big</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rml_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_sum_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_61_63</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt3_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt2_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pins_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pop_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdi_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pgl_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pin_bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pout_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psldbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pidbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_47</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmafi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_31</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m3_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m2_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac1_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac0_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob2big</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rml_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_sum_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_61_63</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_58_59</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pins_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pop_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdi_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pgl_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pin_bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pout_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psldbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pidbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_47</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmafi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_31</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac1_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac0_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob2big</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rml_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_sum_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_sum_cn61xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_sum_cn68xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_62_63</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pipe_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_58_59</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pins_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pop_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdi_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pgl_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_51_51</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pout_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psldbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pidbof</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_47</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmafi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_31</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac1_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mac0_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mio_int0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m1_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_un_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_wi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">m0_up_b0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob2big</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rml_to</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_int_sum_cn68xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_last_win_rdata0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata0_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata0_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata0_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata0_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata0_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata0_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_last_win_rdata1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata1_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata1_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata1_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata1_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata1_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata1_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_last_win_rdata2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata2_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata2_s</span> <span class="n">cn66xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_last_win_rdata3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata3_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_last_win_rdata3_s</span> <span class="n">cn66xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_mac_credit_cnt</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_credit_cnt_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_54_63</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p1_c_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p1_n_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p1_p_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_c_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_n_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_p_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p1_ccnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p1_ncnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p1_pcnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_ccnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_ncnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_pcnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_credit_cnt_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_credit_cnt_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_credit_cnt_cn63xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p1_ccnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p1_ncnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p1_pcnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_ccnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_ncnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0_pcnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_credit_cnt_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_credit_cnt_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_credit_cnt_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_mac_credit_cnt2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_credit_cnt2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_54_63</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p3_c_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p3_n_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p3_p_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2_c_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2_n_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2_p_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p3_ccnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p3_ncnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p3_pcnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2_ccnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2_ncnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p2_pcnt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_credit_cnt2_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_credit_cnt2_s</span> <span class="n">cn66xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_mac_number</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_number_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">a_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">num</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_number_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_number_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">num</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_number_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_number_cn63xx</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mac_number_cn63xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_mem_access_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_63</span><span class="o">:</span><span class="mi">50</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">max_word</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">timer</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_ctl_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_ctl_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_ctl_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_ctl_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_mem_access_subidx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_subidx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_43_63</span><span class="o">:</span><span class="mi">21</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">zero</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">port</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nmerge</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">esr</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">esw</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wtype</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtype</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_29</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_subidx_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_43_63</span><span class="o">:</span><span class="mi">21</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">zero</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">port</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nmerge</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">esr</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">esw</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wtype</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtype</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ba</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_subidx_cn61xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_subidx_cn61xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_subidx_cn61xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_subidx_cn68xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_43_63</span><span class="o">:</span><span class="mi">21</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">zero</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">port</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nmerge</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">esr</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">esw</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wtype</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtype</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ba</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_mem_access_subidx_cn68xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_enb0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">enb</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb0_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb0_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb0_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb0_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb0_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb0_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_enb1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">enb</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb1_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb1_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb1_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb1_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb1_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb1_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_enb2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">enb</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb2_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb2_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb2_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb2_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb2_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb2_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_enb3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">enb</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb3_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb3_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb3_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb3_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb3_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_enb3_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_rcv0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">intr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv0_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv0_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv0_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv0_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv0_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv0_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_rcv1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">intr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv1_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv1_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv1_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv1_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv1_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv1_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_rcv2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">intr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv2_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv2_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv2_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv2_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv2_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv2_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_rcv3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">intr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv3_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv3_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv3_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv3_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv3_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rcv3_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_rd_map</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rd_map_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rd_int</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_int</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rd_map_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rd_map_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rd_map_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rd_map_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rd_map_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_rd_map_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_w1c_enb0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">clr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb0_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb0_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb0_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb0_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb0_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb0_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_w1c_enb1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">clr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb1_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb1_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb1_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb1_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb1_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb1_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_w1c_enb2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">clr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb2_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb2_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb2_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb2_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb2_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb2_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_w1c_enb3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">clr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb3_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb3_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb3_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb3_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb3_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1c_enb3_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_w1s_enb0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">set</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb0_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb0_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb0_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb0_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb0_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb0_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_w1s_enb1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">set</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb1_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb1_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb1_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb1_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb1_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb1_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_w1s_enb2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">set</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb2_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb2_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb2_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb2_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb2_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb2_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_w1s_enb3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">set</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb3_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb3_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb3_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb3_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb3_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_w1s_enb3_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_msi_wr_map</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_wr_map_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ciu_int</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_int</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_wr_map_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_wr_map_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_wr_map_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_wr_map_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_wr_map_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_msi_wr_map_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pcie_msi_rcv</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">intr</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pcie_msi_rcv_b1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">intr</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_7</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b1_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b1_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b1_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b1_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b1_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b1_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pcie_msi_rcv_b2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_24_63</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">intr</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_15</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b2_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b2_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b2_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b2_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b2_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b2_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pcie_msi_rcv_b3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">intr</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_23</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b3_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b3_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b3_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b3_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b3_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pcie_msi_rcv_b3_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pktx_cnts</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_cnts_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_54_63</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">timer</span><span class="o">:</span><span class="mi">22</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_cnts_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_cnts_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_cnts_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_cnts_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_cnts_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_cnts_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pktx_in_bp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_in_bp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">wmark</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_in_bp_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_in_bp_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_in_bp_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_in_bp_s</span> <span class="n">cn66xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pktx_instr_baddr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baddr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_2</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baddr_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baddr_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baddr_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baddr_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baddr_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baddr_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pktx_instr_baoff_dbell</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baoff_dbell_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">aoff</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dbell</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baoff_dbell_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baoff_dbell_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baoff_dbell_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baoff_dbell_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baoff_dbell_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_baoff_dbell_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pktx_instr_fifo_rsize</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_fifo_rsize_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">max</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rrp</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wrp</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcnt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsize</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_fifo_rsize_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_fifo_rsize_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_fifo_rsize_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_fifo_rsize_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_fifo_rsize_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_fifo_rsize_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pktx_instr_header</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_header_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_44_63</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pbp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_42</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rparmode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_35_35</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rskp_len</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rngrpext</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rnqos</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rngrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rntt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rntag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">use_ihdr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_20</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">par_mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_13</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skp_len</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ngrpext</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nqos</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ngrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ntt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ntag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_header_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_44_63</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pbp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_42</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rparmode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_35_35</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rskp_len</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_26_27</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rnqos</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rngrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rntt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rntag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">use_ihdr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_20</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">par_mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_13</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skp_len</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_5</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nqos</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ngrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ntt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ntag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_header_cn61xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_header_cn61xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_header_cn61xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_header_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_instr_header_cn61xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pktx_out_size</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_out_size_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_63</span><span class="o">:</span><span class="mi">41</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">isize</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bsize</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_out_size_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_out_size_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_out_size_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_out_size_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_out_size_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_out_size_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pktx_slist_baddr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baddr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baddr_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baddr_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baddr_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baddr_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baddr_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baddr_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pktx_slist_baoff_dbell</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baoff_dbell_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">aoff</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dbell</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baoff_dbell_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baoff_dbell_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baoff_dbell_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baoff_dbell_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baoff_dbell_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_baoff_dbell_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pktx_slist_fifo_rsize</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_fifo_rsize_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsize</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_fifo_rsize_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_fifo_rsize_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_fifo_rsize_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_fifo_rsize_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_fifo_rsize_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pktx_slist_fifo_rsize_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_cnt_int</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">port</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_cnt_int_enb</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_enb_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">port</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_enb_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_enb_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_enb_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_enb_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_enb_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_cnt_int_enb_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_63</span><span class="o">:</span><span class="mi">59</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ring_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkt_bp</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_ctl_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_ctl_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_ctl_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_ctl_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_data_out_es</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_es_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">es</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_es_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_es_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_es_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_es_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_es_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_es_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_data_out_ns</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ns_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nsr</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ns_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ns_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ns_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ns_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ns_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ns_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_data_out_ror</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ror_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ror</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ror_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ror_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ror_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ror_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ror_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_data_out_ror_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_dpaddr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_dpaddr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dptr</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_dpaddr_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_dpaddr_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_dpaddr_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_dpaddr_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_dpaddr_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_dpaddr_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_in_bp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_bp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_bp_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_bp_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_bp_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_bp_s</span> <span class="n">cn66xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_in_donex_cnts</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_donex_cnts_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_donex_cnts_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_donex_cnts_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_donex_cnts_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_donex_cnts_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_donex_cnts_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_donex_cnts_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_in_instr_counts</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_instr_counts_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">wr_cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rd_cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_instr_counts_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_instr_counts_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_instr_counts_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_instr_counts_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_instr_counts_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_instr_counts_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_in_pcie_port</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_pcie_port_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">pp</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_pcie_port_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_pcie_port_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_pcie_port_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_pcie_port_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_pcie_port_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_in_pcie_port_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_input_control</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_input_control_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">prd_erst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prd_rds</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">gii_erst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">gii_rds</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_41_47</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prc_idle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_24_39</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pin_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkt_rr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pbp_dhi</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">d_nsr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">d_esr</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">d_ror</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">use_csr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nsr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">esr</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ror</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_input_control_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_input_control_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_63</span><span class="o">:</span><span class="mi">41</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkt_rr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pbp_dhi</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">d_nsr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">d_esr</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">d_ror</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">use_csr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nsr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">esr</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ror</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_input_control_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_input_control_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_input_control_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_input_control_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_instr_enb</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_enb_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">enb</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_enb_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_enb_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_enb_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_enb_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_enb_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_enb_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_instr_rd_size</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_rd_size_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">rdsize</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_rd_size_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_rd_size_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_rd_size_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_rd_size_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_rd_size_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_rd_size_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_instr_size</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_size_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">is_64b</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_size_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_size_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_size_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_size_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_size_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_instr_size_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_int_levels</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_int_levels_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_54_63</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">time</span><span class="o">:</span><span class="mi">22</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_int_levels_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_int_levels_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_int_levels_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_int_levels_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_int_levels_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_int_levels_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_iptr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_iptr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iptr</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_iptr_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_iptr_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_iptr_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_iptr_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_iptr_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_iptr_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_out_bmode</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_bmode_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bmode</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_bmode_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_bmode_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_bmode_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_bmode_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_bmode_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_bmode_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_out_bp_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_bp_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp_en</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_bp_en_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_bp_en_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_out_enb</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_enb_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">enb</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_enb_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_enb_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_enb_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_enb_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_enb_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_out_enb_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_output_wmark</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_output_wmark_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wmark</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_output_wmark_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_output_wmark_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_output_wmark_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_output_wmark_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_output_wmark_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_output_wmark_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_pcie_port</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_pcie_port_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">pp</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_pcie_port_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_pcie_port_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_pcie_port_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_pcie_port_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_pcie_port_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_pcie_port_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_port_in_rst</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_port_in_rst_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">in_rst</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_rst</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_port_in_rst_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_port_in_rst_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_port_in_rst_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_port_in_rst_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_port_in_rst_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_port_in_rst_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_slist_es</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_es_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">es</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_es_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_es_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_es_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_es_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_es_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_es_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_slist_ns</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ns_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nsr</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ns_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ns_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ns_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ns_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ns_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ns_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_slist_ror</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ror_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ror</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ror_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ror_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ror_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ror_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ror_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_slist_ror_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_time_int</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">port</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_pkt_time_int_enb</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_enb_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">port</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_enb_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_enb_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_enb_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_enb_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_enb_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_pkt_time_int_enb_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_portx_pkind</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_portx_pkind_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_25_63</span><span class="o">:</span><span class="mi">39</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpk_enb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_22_23</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkindr</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bpkind</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkind</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_portx_pkind_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_portx_pkind_cn68xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_63</span><span class="o">:</span><span class="mi">50</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bpkind</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkind</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_s2m_portx_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_s2m_portx_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_63</span><span class="o">:</span><span class="mi">59</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wind_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bar0_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mrrs</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_s2m_portx_ctl_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_s2m_portx_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_s2m_portx_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_s2m_portx_ctl_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_s2m_portx_ctl_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_s2m_portx_ctl_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_scratch_1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_1_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_1_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_1_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_1_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_1_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_1_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_scratch_2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_2_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_2_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_2_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_2_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_2_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_scratch_2_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_state1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">cpl1</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cpl0</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">arb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">csr</span><span class="o">:</span><span class="mi">39</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state1_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state1_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state1_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state1_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state1_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state1_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_state2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_56_63</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nnp1</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_47_47</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rac</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">csm1</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">csm0</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nnp0</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nnd</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state2_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state2_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state2_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state2_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state2_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state2_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_state3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_56_63</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psm1</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psm0</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nsm1</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nsm0</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state3_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state3_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state3_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state3_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state3_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_state3_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_tx_pipe</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_tx_pipe_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_24_63</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nump</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_15</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">base</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_tx_pipe_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_tx_pipe_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_win_rd_addr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_addr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_51_63</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ld_cmd</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iobit</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rd_addr</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_addr_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_addr_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_addr_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_addr_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_addr_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_addr_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_win_rd_data</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_data_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">rd_data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_data_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_data_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_data_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_data_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_data_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_rd_data_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_win_wr_addr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_addr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_49_63</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iobit</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wr_addr</span><span class="o">:</span><span class="mi">45</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_2</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_addr_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_addr_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_addr_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_addr_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_addr_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_addr_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_win_wr_data</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_data_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">wr_data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_data_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_data_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_data_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_data_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_data_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_data_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_win_wr_mask</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_mask_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wr_mask</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_mask_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_mask_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_mask_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_mask_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_mask_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_win_wr_mask_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_sli_window_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_window_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">time</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_window_ctl_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_window_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_window_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_window_ctl_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_window_ctl_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_sli_window_ctl_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
