Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Dec 18 14:52:55 2019
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 322 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.588        0.000                      0                 1005        0.044        0.000                      0                 1005        3.000        0.000                       0                   328  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_100mhz                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final          0.588        0.000                      0                 1005        0.176        0.000                      0                 1005        7.192        0.000                       0                   324  
  clkfbout_clk_wiz_final                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final_1        0.590        0.000                      0                 1005        0.176        0.000                      0                 1005        7.192        0.000                       0                   324  
  clkfbout_clk_wiz_final_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_final_1  clk_out1_clk_wiz_final          0.588        0.000                      0                 1005        0.044        0.000                      0                 1005  
clk_out1_clk_wiz_final    clk_out1_clk_wiz_final_1        0.588        0.000                      0                 1005        0.044        0.000                      0                 1005  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.215ns  (logic 8.341ns (58.677%)  route 5.874ns (41.323%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.876 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           1.360    12.236    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X63Y101        LUT3 (Prop_lut3_I1_O)        0.303    12.539 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.758    13.297    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y20         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.615    13.979    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.460    
                         clock uncertainty           -0.132    14.327    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.884    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 8.325ns (59.344%)  route 5.703ns (40.656%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.857 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.462    12.319    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.306    12.625 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.485    13.110    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y21         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.529    13.893    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.374    
                         clock uncertainty           -0.132    14.241    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.798    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.015ns  (logic 8.248ns (58.853%)  route 5.767ns (41.147%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 13.890 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.784 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.472    12.256    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X62Y106        LUT3 (Prop_lut3_I2_O)        0.302    12.558 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.538    13.096    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y22         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.526    13.890    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.371    
                         clock uncertainty           -0.132    14.238    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.795    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.167ns  (logic 8.341ns (58.875%)  route 5.826ns (41.125%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.876 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           1.331    12.207    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X63Y97         LUT3 (Prop_lut3_I1_O)        0.303    12.510 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.739    13.249    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    13.997    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.556    
                         clock uncertainty           -0.132    14.424    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.981    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.156ns  (logic 8.450ns (59.693%)  route 5.706ns (40.307%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.582 r  p2_tens_score/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.582    p2_tens_score/i__carry_i_9__1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  p2_tens_score/i__carry__0_i_5__2/O[0]
                         net (fo=1, routed)           0.619     8.423    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[3]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.123 r  xvga1/i__carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.123    p2_tens_score/CO[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.345 f  p2_tens_score/i__carry__1_i_4__0/O[0]
                         net (fo=1, routed)           0.474     9.819    p2_tens_score/i__carry__1_i_4__0_n_7
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.299    10.118 r  p2_tens_score/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    10.118    p2_tens_score/i__carry__1_i_3__2_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.665 f  p2_tens_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.474    12.139    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.302    12.441 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.789    13.230    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y18         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.632    13.996    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.132    14.423    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.980    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.980    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.131ns  (logic 8.356ns (59.133%)  route 5.775ns (40.867%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 13.998 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.597 r  p2_tens_score/i__carry_i_9__1/O[2]
                         net (fo=1, routed)           0.610     8.207    p2_tens_score/i__carry_i_9__1_n_5
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.302     8.509 r  p2_tens_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.509    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.149 f  xvga1/i__carry__0_i_3__0/O[3]
                         net (fo=1, routed)           0.456     9.605    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X55Y76         LUT1 (Prop_lut1_I0_O)        0.306     9.911 r  p2_tens_score/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     9.911    p2_tens_score/i__carry__0_i_1__2_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.312 r  p2_tens_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.312    p2_tens_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.547 r  p2_tens_score/num_index_inferred__1/i__carry__1/O[0]
                         net (fo=7, routed)           1.258    11.805    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.299    12.104 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.101    13.205    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y16         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.634    13.998    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.557    
                         clock uncertainty           -0.132    14.425    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.982    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                         -13.205    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.945ns  (logic 8.450ns (60.596%)  route 5.495ns (39.404%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.582 r  p2_tens_score/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.582    p2_tens_score/i__carry_i_9__1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  p2_tens_score/i__carry__0_i_5__2/O[0]
                         net (fo=1, routed)           0.619     8.423    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[3]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.123 r  xvga1/i__carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.123    p2_tens_score/CO[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.345 f  p2_tens_score/i__carry__1_i_4__0/O[0]
                         net (fo=1, routed)           0.474     9.819    p2_tens_score/i__carry__1_i_4__0_n_7
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.299    10.118 r  p2_tens_score/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    10.118    p2_tens_score/i__carry__1_i_3__2_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.665 f  p2_tens_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.019    11.684    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[14]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.302    11.986 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.033    13.019    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.531    13.895    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.800    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.864ns  (logic 8.356ns (60.271%)  route 5.508ns (39.729%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.597 r  p2_tens_score/i__carry_i_9__1/O[2]
                         net (fo=1, routed)           0.610     8.207    p2_tens_score/i__carry_i_9__1_n_5
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.302     8.509 r  p2_tens_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.509    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.149 f  xvga1/i__carry__0_i_3__0/O[3]
                         net (fo=1, routed)           0.456     9.605    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X55Y76         LUT1 (Prop_lut1_I0_O)        0.306     9.911 r  p2_tens_score/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     9.911    p2_tens_score/i__carry__0_i_1__2_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.312 r  p2_tens_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.312    p2_tens_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.547 r  p2_tens_score/num_index_inferred__1/i__carry__1/O[0]
                         net (fo=7, routed)           0.762    11.308    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.607 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.331    12.938    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.550    13.914    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.401    
                         clock uncertainty           -0.132    14.269    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.826    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 8.519ns (60.876%)  route 5.475ns (39.124%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 14.074 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.660     0.190    p1_ones_score/Q[1]
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.847 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.847    p1_ones_score/image_addr1_carry_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.964 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.964    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.287 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.663     1.951    p1_ones_score/A[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     5.974 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.931     6.904    p1_ones_score/image_addr0_n_97
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.561 r  p1_ones_score/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    p1_ones_score/i__carry_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.780 r  p1_ones_score/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.725     8.505    xvga1/i__carry__0_i_3__2[3]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     9.176 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.176    p1_ones_score/CO[0]
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.395 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.444     9.839    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X61Y58         LUT1 (Prop_lut1_I0_O)        0.295    10.134 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.134    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.714 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.366    12.080    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.302    12.382 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.687    13.068    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y7          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.710    14.074    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.562    
                         clock uncertainty           -0.132    14.430    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.987    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.972ns  (logic 8.522ns (60.995%)  route 5.450ns (39.005%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=2 LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X57Y65         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=42, routed)          0.841     0.376    xvga1/vcount_out_reg[9]_0[0]_repN
    SLICE_X56Y70         LUT1 (Prop_lut1_I0_O)        0.124     0.500 r  xvga1/image_addr1_carry_i_2__4/O
                         net (fo=1, routed)           0.000     0.500    p2_hundred_score/image_addr0_1[0]
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.013 r  p2_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.013    p2_hundred_score/image_addr1_carry_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.130 r  p2_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.130    p2_hundred_score/image_addr1_carry__0_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.369 r  p2_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.616     1.986    p2_hundred_score/A[14]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[14]_P[8])
                                                      4.018     6.004 r  p2_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           0.805     6.809    p2_hundred_score/image_addr0_n_97
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.466 r  p2_hundred_score/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.466    p2_hundred_score/i__carry_i_8_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.685 r  p2_hundred_score/i__carry__0_i_5__4/O[0]
                         net (fo=1, routed)           0.653     8.338    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[3]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     9.009 r  xvga1/i__carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.009    p2_hundred_score/CO[0]
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.332 f  p2_hundred_score/i__carry__1_i_4__1/O[1]
                         net (fo=1, routed)           0.681    10.013    p2_hundred_score/i__carry__1_i_4__1_n_6
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.306    10.319 r  p2_hundred_score/i__carry__1_i_2__4/O
                         net (fo=1, routed)           0.000    10.319    p2_hundred_score/i__carry__1_i_2__4_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.897 r  p2_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           0.599    11.497    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.301    11.798 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.253    13.051    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y15         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.629    13.993    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.552    
                         clock uncertainty           -0.132    14.420    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.977    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.977    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                  0.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.355    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832    -0.841    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.057    -0.531    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_tens_score/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.231ns (62.365%)  route 0.139ns (37.635%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.591    -0.573    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y65         FDRE                                         r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.293    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X74Y65         MUXF7 (Prop_muxf7_S_O)       0.090    -0.203 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.203    p1_tens_score/image_bits[1]
    SLICE_X74Y65         FDRE                                         r  p1_tens_score/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.864    -0.809    p1_tens_score/clk_out1
    SLICE_X74Y65         FDRE                                         r  p1_tens_score/pixel_out_reg[9]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X74Y65         FDRE (Hold_fdre_C_D)         0.134    -0.400    p1_tens_score/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.569    -0.595    move_player_1/game/clk_out1
    SLICE_X43Y52         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/Q
                         net (fo=3, routed)           0.070    -0.397    move_player_1/game/FSM_onehot_player_1_state_reg_n_0_[0]
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.099    -0.298 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    move_player_1/game/FSM_onehot_p1_next_state[2]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.839    -0.834    move_player_1/game/clk_out1
    SLICE_X43Y52         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.091    -0.504    move_player_1/game/FSM_onehot_p1_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.250ns (69.378%)  route 0.110ns (30.622%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.567    -0.597    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y58         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.346    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.045    -0.301 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.301    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X62Y58         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.237 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.237    p1_ones_score/image_bits[3]
    SLICE_X62Y58         FDRE                                         r  p1_ones_score/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.838    -0.835    p1_ones_score/clk_out1
    SLICE_X62Y58         FDRE                                         r  p1_ones_score/pixel_out_reg[11]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.134    -0.450    p1_ones_score/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.557    -0.607    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.126    -0.317    xvga1/vblank
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.272    xvga1/next_vblank
    SLICE_X54Y68         FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.825    -0.848    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.241    -0.607    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.121    -0.486    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.237ns (63.820%)  route 0.134ns (36.180%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.567    -0.597    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y58         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.134    -0.322    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y56         MUXF7 (Prop_muxf7_S_O)       0.096    -0.226 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000    -0.226    p1_ones_score/image_bits[2]
    SLICE_X62Y56         FDRE                                         r  p1_ones_score/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.839    -0.834    p1_ones_score/clk_out1
    SLICE_X62Y56         FDRE                                         r  p1_ones_score/pixel_out_reg[10]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.134    -0.446    p1_ones_score/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.234ns (64.373%)  route 0.130ns (35.627%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.130    -0.331    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X65Y67         MUXF7 (Prop_muxf7_S_O)       0.093    -0.238 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.238    p2_hundred_score/image_bits[3]
    SLICE_X65Y67         FDRE                                         r  p2_hundred_score/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832    -0.841    p2_hundred_score/clk_out1
    SLICE_X65Y67         FDRE                                         r  p2_hundred_score/pixel_out_reg[11]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105    -0.461    p2_hundred_score/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.302    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832    -0.841    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.059    -0.529    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.331%)  route 0.142ns (38.669%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.142    -0.318    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X64Y66         MUXF7 (Prop_muxf7_S_O)       0.085    -0.233 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.233    p2_hundred_score/image_bits[0]
    SLICE_X64Y66         FDRE                                         r  p2_hundred_score/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.833    -0.840    p2_hundred_score/clk_out1
    SLICE_X64Y66         FDRE                                         r  p2_hundred_score/pixel_out_reg[8]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.105    -0.460    p2_hundred_score/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.527%)  route 0.154ns (42.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.573    -0.591    move_player_1/p1_blob/clk_out1
    SLICE_X12Y60         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  move_player_1/p1_blob/pixel_out_reg[2]/Q
                         net (fo=1, routed)           0.154    -0.273    p1_ones_score/p1_pixel[2]
    SLICE_X14Y62         LUT5 (Prop_lut5_I4_O)        0.045    -0.228 r  p1_ones_score/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    p1_ones_score_n_7
    SLICE_X14Y62         FDSE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.842    -0.831    clk_65mhz
    SLICE_X14Y62         FDSE                                         r  rgb_reg[2]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y62         FDSE (Hold_fdse_C_D)         0.121    -0.456    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y20     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y20     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y9      p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y9      p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y14     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y14     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y13     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y13     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y15     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y15     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y50     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y50     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y68     b_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y68     b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y57     db1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y59     db1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y59     db1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y77     p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y77     p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y77     p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y61     db1/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y61     db1/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y61     db1/count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.215ns  (logic 8.341ns (58.677%)  route 5.874ns (41.323%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.876 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           1.360    12.236    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X63Y101        LUT3 (Prop_lut3_I1_O)        0.303    12.539 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.758    13.297    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y20         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.615    13.979    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.460    
                         clock uncertainty           -0.130    14.329    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.886    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.886    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 8.325ns (59.344%)  route 5.703ns (40.656%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.857 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.462    12.319    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.306    12.625 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.485    13.110    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y21         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.529    13.893    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.374    
                         clock uncertainty           -0.130    14.243    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.800    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.015ns  (logic 8.248ns (58.853%)  route 5.767ns (41.147%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 13.890 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.784 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.472    12.256    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X62Y106        LUT3 (Prop_lut3_I2_O)        0.302    12.558 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.538    13.096    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y22         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.526    13.890    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.371    
                         clock uncertainty           -0.130    14.240    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.797    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.167ns  (logic 8.341ns (58.875%)  route 5.826ns (41.125%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.876 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           1.331    12.207    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X63Y97         LUT3 (Prop_lut3_I1_O)        0.303    12.510 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.739    13.249    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    13.997    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.556    
                         clock uncertainty           -0.130    14.426    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.983    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.156ns  (logic 8.450ns (59.693%)  route 5.706ns (40.307%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.582 r  p2_tens_score/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.582    p2_tens_score/i__carry_i_9__1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  p2_tens_score/i__carry__0_i_5__2/O[0]
                         net (fo=1, routed)           0.619     8.423    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[3]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.123 r  xvga1/i__carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.123    p2_tens_score/CO[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.345 f  p2_tens_score/i__carry__1_i_4__0/O[0]
                         net (fo=1, routed)           0.474     9.819    p2_tens_score/i__carry__1_i_4__0_n_7
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.299    10.118 r  p2_tens_score/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    10.118    p2_tens_score/i__carry__1_i_3__2_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.665 f  p2_tens_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.474    12.139    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.302    12.441 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.789    13.230    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y18         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.632    13.996    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.130    14.425    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.982    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.131ns  (logic 8.356ns (59.133%)  route 5.775ns (40.867%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 13.998 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.597 r  p2_tens_score/i__carry_i_9__1/O[2]
                         net (fo=1, routed)           0.610     8.207    p2_tens_score/i__carry_i_9__1_n_5
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.302     8.509 r  p2_tens_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.509    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.149 f  xvga1/i__carry__0_i_3__0/O[3]
                         net (fo=1, routed)           0.456     9.605    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X55Y76         LUT1 (Prop_lut1_I0_O)        0.306     9.911 r  p2_tens_score/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     9.911    p2_tens_score/i__carry__0_i_1__2_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.312 r  p2_tens_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.312    p2_tens_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.547 r  p2_tens_score/num_index_inferred__1/i__carry__1/O[0]
                         net (fo=7, routed)           1.258    11.805    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.299    12.104 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.101    13.205    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y16         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.634    13.998    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.557    
                         clock uncertainty           -0.130    14.427    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.984    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                         -13.205    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.945ns  (logic 8.450ns (60.596%)  route 5.495ns (39.404%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.582 r  p2_tens_score/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.582    p2_tens_score/i__carry_i_9__1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  p2_tens_score/i__carry__0_i_5__2/O[0]
                         net (fo=1, routed)           0.619     8.423    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[3]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.123 r  xvga1/i__carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.123    p2_tens_score/CO[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.345 f  p2_tens_score/i__carry__1_i_4__0/O[0]
                         net (fo=1, routed)           0.474     9.819    p2_tens_score/i__carry__1_i_4__0_n_7
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.299    10.118 r  p2_tens_score/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    10.118    p2_tens_score/i__carry__1_i_3__2_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.665 f  p2_tens_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.019    11.684    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[14]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.302    11.986 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.033    13.019    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.531    13.895    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.130    14.245    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.802    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.864ns  (logic 8.356ns (60.271%)  route 5.508ns (39.729%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.597 r  p2_tens_score/i__carry_i_9__1/O[2]
                         net (fo=1, routed)           0.610     8.207    p2_tens_score/i__carry_i_9__1_n_5
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.302     8.509 r  p2_tens_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.509    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.149 f  xvga1/i__carry__0_i_3__0/O[3]
                         net (fo=1, routed)           0.456     9.605    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X55Y76         LUT1 (Prop_lut1_I0_O)        0.306     9.911 r  p2_tens_score/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     9.911    p2_tens_score/i__carry__0_i_1__2_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.312 r  p2_tens_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.312    p2_tens_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.547 r  p2_tens_score/num_index_inferred__1/i__carry__1/O[0]
                         net (fo=7, routed)           0.762    11.308    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.607 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.331    12.938    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.550    13.914    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.401    
                         clock uncertainty           -0.130    14.271    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.828    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.828    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 8.519ns (60.876%)  route 5.475ns (39.124%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 14.074 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.660     0.190    p1_ones_score/Q[1]
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.847 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.847    p1_ones_score/image_addr1_carry_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.964 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.964    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.287 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.663     1.951    p1_ones_score/A[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     5.974 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.931     6.904    p1_ones_score/image_addr0_n_97
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.561 r  p1_ones_score/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    p1_ones_score/i__carry_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.780 r  p1_ones_score/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.725     8.505    xvga1/i__carry__0_i_3__2[3]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     9.176 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.176    p1_ones_score/CO[0]
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.395 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.444     9.839    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X61Y58         LUT1 (Prop_lut1_I0_O)        0.295    10.134 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.134    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.714 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.366    12.080    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.302    12.382 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.687    13.068    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y7          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.710    14.074    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.562    
                         clock uncertainty           -0.130    14.431    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.988    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.972ns  (logic 8.522ns (60.995%)  route 5.450ns (39.005%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=2 LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X57Y65         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=42, routed)          0.841     0.376    xvga1/vcount_out_reg[9]_0[0]_repN
    SLICE_X56Y70         LUT1 (Prop_lut1_I0_O)        0.124     0.500 r  xvga1/image_addr1_carry_i_2__4/O
                         net (fo=1, routed)           0.000     0.500    p2_hundred_score/image_addr0_1[0]
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.013 r  p2_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.013    p2_hundred_score/image_addr1_carry_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.130 r  p2_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.130    p2_hundred_score/image_addr1_carry__0_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.369 r  p2_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.616     1.986    p2_hundred_score/A[14]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[14]_P[8])
                                                      4.018     6.004 r  p2_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           0.805     6.809    p2_hundred_score/image_addr0_n_97
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.466 r  p2_hundred_score/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.466    p2_hundred_score/i__carry_i_8_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.685 r  p2_hundred_score/i__carry__0_i_5__4/O[0]
                         net (fo=1, routed)           0.653     8.338    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[3]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     9.009 r  xvga1/i__carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.009    p2_hundred_score/CO[0]
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.332 f  p2_hundred_score/i__carry__1_i_4__1/O[1]
                         net (fo=1, routed)           0.681    10.013    p2_hundred_score/i__carry__1_i_4__1_n_6
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.306    10.319 r  p2_hundred_score/i__carry__1_i_2__4/O
                         net (fo=1, routed)           0.000    10.319    p2_hundred_score/i__carry__1_i_2__4_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.897 r  p2_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           0.599    11.497    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.301    11.798 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.253    13.051    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y15         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.629    13.993    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.552    
                         clock uncertainty           -0.130    14.422    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.979    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                  0.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.355    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832    -0.841    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.057    -0.531    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_tens_score/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.231ns (62.365%)  route 0.139ns (37.635%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.591    -0.573    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y65         FDRE                                         r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.293    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X74Y65         MUXF7 (Prop_muxf7_S_O)       0.090    -0.203 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.203    p1_tens_score/image_bits[1]
    SLICE_X74Y65         FDRE                                         r  p1_tens_score/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.864    -0.809    p1_tens_score/clk_out1
    SLICE_X74Y65         FDRE                                         r  p1_tens_score/pixel_out_reg[9]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X74Y65         FDRE (Hold_fdre_C_D)         0.134    -0.400    p1_tens_score/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.569    -0.595    move_player_1/game/clk_out1
    SLICE_X43Y52         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/Q
                         net (fo=3, routed)           0.070    -0.397    move_player_1/game/FSM_onehot_player_1_state_reg_n_0_[0]
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.099    -0.298 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    move_player_1/game/FSM_onehot_p1_next_state[2]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.839    -0.834    move_player_1/game/clk_out1
    SLICE_X43Y52         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.091    -0.504    move_player_1/game/FSM_onehot_p1_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.250ns (69.378%)  route 0.110ns (30.622%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.567    -0.597    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y58         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.346    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.045    -0.301 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.301    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X62Y58         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.237 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.237    p1_ones_score/image_bits[3]
    SLICE_X62Y58         FDRE                                         r  p1_ones_score/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.838    -0.835    p1_ones_score/clk_out1
    SLICE_X62Y58         FDRE                                         r  p1_ones_score/pixel_out_reg[11]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.134    -0.450    p1_ones_score/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.557    -0.607    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.126    -0.317    xvga1/vblank
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.272    xvga1/next_vblank
    SLICE_X54Y68         FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.825    -0.848    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.241    -0.607    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.121    -0.486    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.237ns (63.820%)  route 0.134ns (36.180%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.567    -0.597    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y58         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.134    -0.322    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y56         MUXF7 (Prop_muxf7_S_O)       0.096    -0.226 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000    -0.226    p1_ones_score/image_bits[2]
    SLICE_X62Y56         FDRE                                         r  p1_ones_score/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.839    -0.834    p1_ones_score/clk_out1
    SLICE_X62Y56         FDRE                                         r  p1_ones_score/pixel_out_reg[10]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.134    -0.446    p1_ones_score/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.234ns (64.373%)  route 0.130ns (35.627%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.130    -0.331    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X65Y67         MUXF7 (Prop_muxf7_S_O)       0.093    -0.238 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.238    p2_hundred_score/image_bits[3]
    SLICE_X65Y67         FDRE                                         r  p2_hundred_score/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832    -0.841    p2_hundred_score/clk_out1
    SLICE_X65Y67         FDRE                                         r  p2_hundred_score/pixel_out_reg[11]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105    -0.461    p2_hundred_score/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.302    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832    -0.841    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.059    -0.529    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.331%)  route 0.142ns (38.669%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.142    -0.318    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X64Y66         MUXF7 (Prop_muxf7_S_O)       0.085    -0.233 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.233    p2_hundred_score/image_bits[0]
    SLICE_X64Y66         FDRE                                         r  p2_hundred_score/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.833    -0.840    p2_hundred_score/clk_out1
    SLICE_X64Y66         FDRE                                         r  p2_hundred_score/pixel_out_reg[8]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.105    -0.460    p2_hundred_score/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.527%)  route 0.154ns (42.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.573    -0.591    move_player_1/p1_blob/clk_out1
    SLICE_X12Y60         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  move_player_1/p1_blob/pixel_out_reg[2]/Q
                         net (fo=1, routed)           0.154    -0.273    p1_ones_score/p1_pixel[2]
    SLICE_X14Y62         LUT5 (Prop_lut5_I4_O)        0.045    -0.228 r  p1_ones_score/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    p1_ones_score_n_7
    SLICE_X14Y62         FDSE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.842    -0.831    clk_65mhz
    SLICE_X14Y62         FDSE                                         r  rgb_reg[2]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y62         FDSE (Hold_fdse_C_D)         0.121    -0.456    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y20     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y20     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y9      p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y9      p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y14     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y14     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y13     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y13     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y15     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y15     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y50     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y50     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y68     b_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y68     b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y57     db1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y59     db1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y59     db1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y77     p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y77     p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y77     p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y60     db1/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y61     db1/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y61     db1/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y61     db1/count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final_1
  To Clock:  clkfbout_clk_wiz_final_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.215ns  (logic 8.341ns (58.677%)  route 5.874ns (41.323%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.876 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           1.360    12.236    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X63Y101        LUT3 (Prop_lut3_I1_O)        0.303    12.539 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.758    13.297    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y20         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.615    13.979    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.460    
                         clock uncertainty           -0.132    14.327    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.884    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 8.325ns (59.344%)  route 5.703ns (40.656%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.857 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.462    12.319    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.306    12.625 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.485    13.110    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y21         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.529    13.893    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.374    
                         clock uncertainty           -0.132    14.241    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.798    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.015ns  (logic 8.248ns (58.853%)  route 5.767ns (41.147%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 13.890 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.784 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.472    12.256    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X62Y106        LUT3 (Prop_lut3_I2_O)        0.302    12.558 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.538    13.096    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y22         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.526    13.890    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.371    
                         clock uncertainty           -0.132    14.238    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.795    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.167ns  (logic 8.341ns (58.875%)  route 5.826ns (41.125%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.876 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           1.331    12.207    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X63Y97         LUT3 (Prop_lut3_I1_O)        0.303    12.510 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.739    13.249    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    13.997    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.556    
                         clock uncertainty           -0.132    14.424    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.981    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.156ns  (logic 8.450ns (59.693%)  route 5.706ns (40.307%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.582 r  p2_tens_score/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.582    p2_tens_score/i__carry_i_9__1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  p2_tens_score/i__carry__0_i_5__2/O[0]
                         net (fo=1, routed)           0.619     8.423    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[3]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.123 r  xvga1/i__carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.123    p2_tens_score/CO[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.345 f  p2_tens_score/i__carry__1_i_4__0/O[0]
                         net (fo=1, routed)           0.474     9.819    p2_tens_score/i__carry__1_i_4__0_n_7
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.299    10.118 r  p2_tens_score/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    10.118    p2_tens_score/i__carry__1_i_3__2_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.665 f  p2_tens_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.474    12.139    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.302    12.441 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.789    13.230    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y18         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.632    13.996    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.132    14.423    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.980    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.980    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        14.131ns  (logic 8.356ns (59.133%)  route 5.775ns (40.867%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 13.998 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.597 r  p2_tens_score/i__carry_i_9__1/O[2]
                         net (fo=1, routed)           0.610     8.207    p2_tens_score/i__carry_i_9__1_n_5
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.302     8.509 r  p2_tens_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.509    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.149 f  xvga1/i__carry__0_i_3__0/O[3]
                         net (fo=1, routed)           0.456     9.605    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X55Y76         LUT1 (Prop_lut1_I0_O)        0.306     9.911 r  p2_tens_score/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     9.911    p2_tens_score/i__carry__0_i_1__2_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.312 r  p2_tens_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.312    p2_tens_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.547 r  p2_tens_score/num_index_inferred__1/i__carry__1/O[0]
                         net (fo=7, routed)           1.258    11.805    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.299    12.104 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.101    13.205    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y16         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.634    13.998    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.557    
                         clock uncertainty           -0.132    14.425    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.982    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                         -13.205    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.945ns  (logic 8.450ns (60.596%)  route 5.495ns (39.404%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.582 r  p2_tens_score/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.582    p2_tens_score/i__carry_i_9__1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  p2_tens_score/i__carry__0_i_5__2/O[0]
                         net (fo=1, routed)           0.619     8.423    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[3]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.123 r  xvga1/i__carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.123    p2_tens_score/CO[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.345 f  p2_tens_score/i__carry__1_i_4__0/O[0]
                         net (fo=1, routed)           0.474     9.819    p2_tens_score/i__carry__1_i_4__0_n_7
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.299    10.118 r  p2_tens_score/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    10.118    p2_tens_score/i__carry__1_i_3__2_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.665 f  p2_tens_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.019    11.684    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[14]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.302    11.986 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.033    13.019    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.531    13.895    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.800    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.864ns  (logic 8.356ns (60.271%)  route 5.508ns (39.729%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.597 r  p2_tens_score/i__carry_i_9__1/O[2]
                         net (fo=1, routed)           0.610     8.207    p2_tens_score/i__carry_i_9__1_n_5
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.302     8.509 r  p2_tens_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.509    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.149 f  xvga1/i__carry__0_i_3__0/O[3]
                         net (fo=1, routed)           0.456     9.605    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X55Y76         LUT1 (Prop_lut1_I0_O)        0.306     9.911 r  p2_tens_score/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     9.911    p2_tens_score/i__carry__0_i_1__2_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.312 r  p2_tens_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.312    p2_tens_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.547 r  p2_tens_score/num_index_inferred__1/i__carry__1/O[0]
                         net (fo=7, routed)           0.762    11.308    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.607 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.331    12.938    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.550    13.914    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.401    
                         clock uncertainty           -0.132    14.269    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.826    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 8.519ns (60.876%)  route 5.475ns (39.124%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 14.074 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.660     0.190    p1_ones_score/Q[1]
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.847 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.847    p1_ones_score/image_addr1_carry_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.964 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.964    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.287 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.663     1.951    p1_ones_score/A[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     5.974 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.931     6.904    p1_ones_score/image_addr0_n_97
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.561 r  p1_ones_score/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    p1_ones_score/i__carry_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.780 r  p1_ones_score/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.725     8.505    xvga1/i__carry__0_i_3__2[3]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     9.176 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.176    p1_ones_score/CO[0]
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.395 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.444     9.839    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X61Y58         LUT1 (Prop_lut1_I0_O)        0.295    10.134 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.134    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.714 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.366    12.080    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.302    12.382 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.687    13.068    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y7          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.710    14.074    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.562    
                         clock uncertainty           -0.132    14.430    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.987    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        13.972ns  (logic 8.522ns (60.995%)  route 5.450ns (39.005%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=2 LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X57Y65         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=42, routed)          0.841     0.376    xvga1/vcount_out_reg[9]_0[0]_repN
    SLICE_X56Y70         LUT1 (Prop_lut1_I0_O)        0.124     0.500 r  xvga1/image_addr1_carry_i_2__4/O
                         net (fo=1, routed)           0.000     0.500    p2_hundred_score/image_addr0_1[0]
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.013 r  p2_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.013    p2_hundred_score/image_addr1_carry_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.130 r  p2_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.130    p2_hundred_score/image_addr1_carry__0_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.369 r  p2_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.616     1.986    p2_hundred_score/A[14]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[14]_P[8])
                                                      4.018     6.004 r  p2_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           0.805     6.809    p2_hundred_score/image_addr0_n_97
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.466 r  p2_hundred_score/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.466    p2_hundred_score/i__carry_i_8_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.685 r  p2_hundred_score/i__carry__0_i_5__4/O[0]
                         net (fo=1, routed)           0.653     8.338    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[3]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     9.009 r  xvga1/i__carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.009    p2_hundred_score/CO[0]
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.332 f  p2_hundred_score/i__carry__1_i_4__1/O[1]
                         net (fo=1, routed)           0.681    10.013    p2_hundred_score/i__carry__1_i_4__1_n_6
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.306    10.319 r  p2_hundred_score/i__carry__1_i_2__4/O
                         net (fo=1, routed)           0.000    10.319    p2_hundred_score/i__carry__1_i_2__4_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.897 r  p2_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           0.599    11.497    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.301    11.798 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.253    13.051    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y15         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.629    13.993    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.552    
                         clock uncertainty           -0.132    14.420    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.977    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.977    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                  0.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.355    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832    -0.841    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.057    -0.399    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_tens_score/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.231ns (62.365%)  route 0.139ns (37.635%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.591    -0.573    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y65         FDRE                                         r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.293    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X74Y65         MUXF7 (Prop_muxf7_S_O)       0.090    -0.203 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.203    p1_tens_score/image_bits[1]
    SLICE_X74Y65         FDRE                                         r  p1_tens_score/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.864    -0.809    p1_tens_score/clk_out1
    SLICE_X74Y65         FDRE                                         r  p1_tens_score/pixel_out_reg[9]/C
                         clock pessimism              0.275    -0.534    
                         clock uncertainty            0.132    -0.402    
    SLICE_X74Y65         FDRE (Hold_fdre_C_D)         0.134    -0.268    p1_tens_score/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.569    -0.595    move_player_1/game/clk_out1
    SLICE_X43Y52         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/Q
                         net (fo=3, routed)           0.070    -0.397    move_player_1/game/FSM_onehot_player_1_state_reg_n_0_[0]
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.099    -0.298 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    move_player_1/game/FSM_onehot_p1_next_state[2]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.839    -0.834    move_player_1/game/clk_out1
    SLICE_X43Y52         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.132    -0.463    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.091    -0.372    move_player_1/game/FSM_onehot_p1_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.250ns (69.378%)  route 0.110ns (30.622%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.567    -0.597    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y58         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.346    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.045    -0.301 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.301    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X62Y58         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.237 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.237    p1_ones_score/image_bits[3]
    SLICE_X62Y58         FDRE                                         r  p1_ones_score/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.838    -0.835    p1_ones_score/clk_out1
    SLICE_X62Y58         FDRE                                         r  p1_ones_score/pixel_out_reg[11]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.132    -0.452    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.134    -0.318    p1_ones_score/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.557    -0.607    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.126    -0.317    xvga1/vblank
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.272    xvga1/next_vblank
    SLICE_X54Y68         FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.825    -0.848    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.132    -0.475    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.121    -0.354    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.237ns (63.820%)  route 0.134ns (36.180%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.567    -0.597    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y58         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.134    -0.322    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y56         MUXF7 (Prop_muxf7_S_O)       0.096    -0.226 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000    -0.226    p1_ones_score/image_bits[2]
    SLICE_X62Y56         FDRE                                         r  p1_ones_score/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.839    -0.834    p1_ones_score/clk_out1
    SLICE_X62Y56         FDRE                                         r  p1_ones_score/pixel_out_reg[10]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.134    -0.314    p1_ones_score/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.234ns (64.373%)  route 0.130ns (35.627%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.130    -0.331    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X65Y67         MUXF7 (Prop_muxf7_S_O)       0.093    -0.238 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.238    p2_hundred_score/image_bits[3]
    SLICE_X65Y67         FDRE                                         r  p2_hundred_score/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832    -0.841    p2_hundred_score/clk_out1
    SLICE_X65Y67         FDRE                                         r  p2_hundred_score/pixel_out_reg[11]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105    -0.329    p2_hundred_score/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.302    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832    -0.841    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.059    -0.397    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.331%)  route 0.142ns (38.669%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.142    -0.318    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X64Y66         MUXF7 (Prop_muxf7_S_O)       0.085    -0.233 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.233    p2_hundred_score/image_bits[0]
    SLICE_X64Y66         FDRE                                         r  p2_hundred_score/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.833    -0.840    p2_hundred_score/clk_out1
    SLICE_X64Y66         FDRE                                         r  p2_hundred_score/pixel_out_reg[8]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.132    -0.433    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.105    -0.328    p2_hundred_score/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.527%)  route 0.154ns (42.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.573    -0.591    move_player_1/p1_blob/clk_out1
    SLICE_X12Y60         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  move_player_1/p1_blob/pixel_out_reg[2]/Q
                         net (fo=1, routed)           0.154    -0.273    p1_ones_score/p1_pixel[2]
    SLICE_X14Y62         LUT5 (Prop_lut5_I4_O)        0.045    -0.228 r  p1_ones_score/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    p1_ones_score_n_7
    SLICE_X14Y62         FDSE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.842    -0.831    clk_65mhz
    SLICE_X14Y62         FDSE                                         r  rgb_reg[2]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X14Y62         FDSE (Hold_fdse_C_D)         0.121    -0.324    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.215ns  (logic 8.341ns (58.677%)  route 5.874ns (41.323%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.876 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           1.360    12.236    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X63Y101        LUT3 (Prop_lut3_I1_O)        0.303    12.539 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.758    13.297    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y20         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.615    13.979    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.460    
                         clock uncertainty           -0.132    14.327    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.884    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 8.325ns (59.344%)  route 5.703ns (40.656%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.857 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.462    12.319    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.306    12.625 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.485    13.110    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y21         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.529    13.893    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.374    
                         clock uncertainty           -0.132    14.241    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.798    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.015ns  (logic 8.248ns (58.853%)  route 5.767ns (41.147%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 13.890 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.784 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.472    12.256    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X62Y106        LUT3 (Prop_lut3_I2_O)        0.302    12.558 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.538    13.096    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y22         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.526    13.890    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.371    
                         clock uncertainty           -0.132    14.238    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.795    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.167ns  (logic 8.341ns (58.875%)  route 5.826ns (41.125%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.997 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.621    -0.919    xvga1/clk_out1
    SLICE_X56Y64         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.478    -0.441 f  xvga1/vcount_out_reg[7]/Q
                         net (fo=47, routed)          0.815     0.375    xvga1/vcount_out_reg[9]_0[7]
    SLICE_X57Y70         LUT1 (Prop_lut1_I0_O)        0.301     0.676 r  xvga1/image_addr1_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    p1_hundred_score/image_addr0_2[3]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.077 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.316 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.711     2.026    p1_hundred_score/A[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     6.045 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.858     6.904    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.572 r  p1_hundred_score/num_index_carry/O[2]
                         net (fo=1, routed)           0.636     8.207    p1_hundred_score/num_index_carry_n_5
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.301     8.508 r  p1_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.508    xvga1/i__carry__0_i_3__4[1]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.088 f  xvga1/i__carry__0_i_5__3/O[2]
                         net (fo=1, routed)           0.737     9.825    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.302    10.127 r  p1_hundred_score/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000    10.127    p1_hundred_score/i__carry__0_i_1__3_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.528 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.528    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.876 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           1.331    12.207    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X63Y97         LUT3 (Prop_lut3_I1_O)        0.303    12.510 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.739    13.249    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    13.997    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.556    
                         clock uncertainty           -0.132    14.424    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.981    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.156ns  (logic 8.450ns (59.693%)  route 5.706ns (40.307%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.582 r  p2_tens_score/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.582    p2_tens_score/i__carry_i_9__1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  p2_tens_score/i__carry__0_i_5__2/O[0]
                         net (fo=1, routed)           0.619     8.423    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[3]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.123 r  xvga1/i__carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.123    p2_tens_score/CO[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.345 f  p2_tens_score/i__carry__1_i_4__0/O[0]
                         net (fo=1, routed)           0.474     9.819    p2_tens_score/i__carry__1_i_4__0_n_7
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.299    10.118 r  p2_tens_score/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    10.118    p2_tens_score/i__carry__1_i_3__2_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.665 f  p2_tens_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.474    12.139    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.302    12.441 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.789    13.230    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y18         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.632    13.996    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.132    14.423    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.980    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.980    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.131ns  (logic 8.356ns (59.133%)  route 5.775ns (40.867%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 13.998 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.597 r  p2_tens_score/i__carry_i_9__1/O[2]
                         net (fo=1, routed)           0.610     8.207    p2_tens_score/i__carry_i_9__1_n_5
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.302     8.509 r  p2_tens_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.509    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.149 f  xvga1/i__carry__0_i_3__0/O[3]
                         net (fo=1, routed)           0.456     9.605    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X55Y76         LUT1 (Prop_lut1_I0_O)        0.306     9.911 r  p2_tens_score/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     9.911    p2_tens_score/i__carry__0_i_1__2_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.312 r  p2_tens_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.312    p2_tens_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.547 r  p2_tens_score/num_index_inferred__1/i__carry__1/O[0]
                         net (fo=7, routed)           1.258    11.805    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.299    12.104 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.101    13.205    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y16         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.634    13.998    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.557    
                         clock uncertainty           -0.132    14.425    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.982    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                         -13.205    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.945ns  (logic 8.450ns (60.596%)  route 5.495ns (39.404%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.582 r  p2_tens_score/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.582    p2_tens_score/i__carry_i_9__1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  p2_tens_score/i__carry__0_i_5__2/O[0]
                         net (fo=1, routed)           0.619     8.423    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[3]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     9.123 r  xvga1/i__carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.123    p2_tens_score/CO[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.345 f  p2_tens_score/i__carry__1_i_4__0/O[0]
                         net (fo=1, routed)           0.474     9.819    p2_tens_score/i__carry__1_i_4__0_n_7
    SLICE_X55Y77         LUT1 (Prop_lut1_I0_O)        0.299    10.118 r  p2_tens_score/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    10.118    p2_tens_score/i__carry__1_i_3__2_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.665 f  p2_tens_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.019    11.684    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[14]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.302    11.986 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.033    13.019    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.531    13.895    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.800    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.864ns  (logic 8.356ns (60.271%)  route 5.508ns (39.729%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.678     0.208    p2_tens_score/Q[1]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.882 r  p2_tens_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.882    p2_tens_score/image_addr1_carry_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.996 r  p2_tens_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    p2_tens_score/image_addr1_carry__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.235 r  p2_tens_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.705     1.941    p2_tens_score/A[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     5.960 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.967     6.926    p2_tens_score/image_addr0_n_98
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.597 r  p2_tens_score/i__carry_i_9__1/O[2]
                         net (fo=1, routed)           0.610     8.207    p2_tens_score/i__carry_i_9__1_n_5
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.302     8.509 r  p2_tens_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.509    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[1]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.149 f  xvga1/i__carry__0_i_3__0/O[3]
                         net (fo=1, routed)           0.456     9.605    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X55Y76         LUT1 (Prop_lut1_I0_O)        0.306     9.911 r  p2_tens_score/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     9.911    p2_tens_score/i__carry__0_i_1__2_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.312 r  p2_tens_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.312    p2_tens_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.547 r  p2_tens_score/num_index_inferred__1/i__carry__1/O[0]
                         net (fo=7, routed)           0.762    11.308    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.607 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.331    12.938    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.550    13.914    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.401    
                         clock uncertainty           -0.132    14.269    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.826    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 8.519ns (60.876%)  route 5.475ns (39.124%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 14.074 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.614    -0.926    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=57, routed)          0.660     0.190    p1_ones_score/Q[1]
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.847 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.847    p1_ones_score/image_addr1_carry_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.964 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.964    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.287 r  p1_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.663     1.951    p1_ones_score/A[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     5.974 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.931     6.904    p1_ones_score/image_addr0_n_97
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.561 r  p1_ones_score/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    p1_ones_score/i__carry_i_9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.780 r  p1_ones_score/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.725     8.505    xvga1/i__carry__0_i_3__2[3]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     9.176 r  xvga1/i__carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.176    p1_ones_score/CO[0]
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.395 f  p1_ones_score/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.444     9.839    p1_ones_score/i__carry__1_i_5_n_7
    SLICE_X61Y58         LUT1 (Prop_lut1_I0_O)        0.295    10.134 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.134    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.714 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.366    12.080    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.302    12.382 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.687    13.068    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y7          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.710    14.074    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    14.562    
                         clock uncertainty           -0.132    14.430    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.987    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.972ns  (logic 8.522ns (60.995%)  route 5.450ns (39.005%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=2 LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.619    -0.921    xvga1/clk_out1
    SLICE_X57Y65         FDRE                                         r  xvga1/vcount_out_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  xvga1/vcount_out_reg[0]_replica/Q
                         net (fo=42, routed)          0.841     0.376    xvga1/vcount_out_reg[9]_0[0]_repN
    SLICE_X56Y70         LUT1 (Prop_lut1_I0_O)        0.124     0.500 r  xvga1/image_addr1_carry_i_2__4/O
                         net (fo=1, routed)           0.000     0.500    p2_hundred_score/image_addr0_1[0]
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.013 r  p2_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.013    p2_hundred_score/image_addr1_carry_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.130 r  p2_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.130    p2_hundred_score/image_addr1_carry__0_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.369 r  p2_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.616     1.986    p2_hundred_score/A[14]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[14]_P[8])
                                                      4.018     6.004 r  p2_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           0.805     6.809    p2_hundred_score/image_addr0_n_97
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.466 r  p2_hundred_score/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.466    p2_hundred_score/i__carry_i_8_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.685 r  p2_hundred_score/i__carry__0_i_5__4/O[0]
                         net (fo=1, routed)           0.653     8.338    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[3]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     9.009 r  xvga1/i__carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.009    p2_hundred_score/CO[0]
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.332 f  p2_hundred_score/i__carry__1_i_4__1/O[1]
                         net (fo=1, routed)           0.681    10.013    p2_hundred_score/i__carry__1_i_4__1_n_6
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.306    10.319 r  p2_hundred_score/i__carry__1_i_2__4/O
                         net (fo=1, routed)           0.000    10.319    p2_hundred_score/i__carry__1_i_2__4_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.897 r  p2_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           0.599    11.497    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.301    11.798 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.253    13.051    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y15         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.629    13.993    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.552    
                         clock uncertainty           -0.132    14.420    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.977    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.977    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                  0.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.355    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832    -0.841    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.057    -0.399    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_tens_score/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.231ns (62.365%)  route 0.139ns (37.635%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.591    -0.573    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y65         FDRE                                         r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.293    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X74Y65         MUXF7 (Prop_muxf7_S_O)       0.090    -0.203 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.203    p1_tens_score/image_bits[1]
    SLICE_X74Y65         FDRE                                         r  p1_tens_score/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.864    -0.809    p1_tens_score/clk_out1
    SLICE_X74Y65         FDRE                                         r  p1_tens_score/pixel_out_reg[9]/C
                         clock pessimism              0.275    -0.534    
                         clock uncertainty            0.132    -0.402    
    SLICE_X74Y65         FDRE (Hold_fdre_C_D)         0.134    -0.268    p1_tens_score/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.569    -0.595    move_player_1/game/clk_out1
    SLICE_X43Y52         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/Q
                         net (fo=3, routed)           0.070    -0.397    move_player_1/game/FSM_onehot_player_1_state_reg_n_0_[0]
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.099    -0.298 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    move_player_1/game/FSM_onehot_p1_next_state[2]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.839    -0.834    move_player_1/game/clk_out1
    SLICE_X43Y52         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.132    -0.463    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.091    -0.372    move_player_1/game/FSM_onehot_p1_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.250ns (69.378%)  route 0.110ns (30.622%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.567    -0.597    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y58         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.346    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.045    -0.301 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.301    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X62Y58         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.237 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.237    p1_ones_score/image_bits[3]
    SLICE_X62Y58         FDRE                                         r  p1_ones_score/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.838    -0.835    p1_ones_score/clk_out1
    SLICE_X62Y58         FDRE                                         r  p1_ones_score/pixel_out_reg[11]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.132    -0.452    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.134    -0.318    p1_ones_score/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.557    -0.607    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.126    -0.317    xvga1/vblank
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.272    xvga1/next_vblank
    SLICE_X54Y68         FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.825    -0.848    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.132    -0.475    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.121    -0.354    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.237ns (63.820%)  route 0.134ns (36.180%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.567    -0.597    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y58         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.134    -0.322    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X62Y56         MUXF7 (Prop_muxf7_S_O)       0.096    -0.226 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000    -0.226    p1_ones_score/image_bits[2]
    SLICE_X62Y56         FDRE                                         r  p1_ones_score/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.839    -0.834    p1_ones_score/clk_out1
    SLICE_X62Y56         FDRE                                         r  p1_ones_score/pixel_out_reg[10]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.134    -0.314    p1_ones_score/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.234ns (64.373%)  route 0.130ns (35.627%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.130    -0.331    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X65Y67         MUXF7 (Prop_muxf7_S_O)       0.093    -0.238 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.238    p2_hundred_score/image_bits[3]
    SLICE_X65Y67         FDRE                                         r  p2_hundred_score/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832    -0.841    p2_hundred_score/clk_out1
    SLICE_X65Y67         FDRE                                         r  p2_hundred_score/pixel_out_reg[11]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105    -0.329    p2_hundred_score/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.302    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832    -0.841    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.059    -0.397    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.331%)  route 0.142ns (38.669%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563    -0.601    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y66         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.142    -0.318    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X64Y66         MUXF7 (Prop_muxf7_S_O)       0.085    -0.233 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.233    p2_hundred_score/image_bits[0]
    SLICE_X64Y66         FDRE                                         r  p2_hundred_score/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.833    -0.840    p2_hundred_score/clk_out1
    SLICE_X64Y66         FDRE                                         r  p2_hundred_score/pixel_out_reg[8]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.132    -0.433    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.105    -0.328    p2_hundred_score/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.527%)  route 0.154ns (42.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.573    -0.591    move_player_1/p1_blob/clk_out1
    SLICE_X12Y60         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  move_player_1/p1_blob/pixel_out_reg[2]/Q
                         net (fo=1, routed)           0.154    -0.273    p1_ones_score/p1_pixel[2]
    SLICE_X14Y62         LUT5 (Prop_lut5_I4_O)        0.045    -0.228 r  p1_ones_score/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    p1_ones_score_n_7
    SLICE_X14Y62         FDSE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.842    -0.831    clk_65mhz
    SLICE_X14Y62         FDSE                                         r  rgb_reg[2]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X14Y62         FDSE (Hold_fdse_C_D)         0.121    -0.324    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.096    





