Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan  6 12:32:26 2025
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AXI_UART_TX_wrapper_control_sets_placed.rpt
| Design       : AXI_UART_TX_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           34 |
| No           | No                    | Yes                    |              19 |            5 |
| No           | Yes                   | No                     |              37 |           18 |
| Yes          | No                    | No                     |             318 |           77 |
| Yes          | No                    | Yes                    |               9 |            3 |
| Yes          | Yes                   | No                     |             157 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                            Enable Signal                                                                            |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                            |                1 |              2 |         2.00 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                1 |              4 |         4.00 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | AXI_UART_TX_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                             |                3 |              4 |         1.33 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                1 |              4 |         4.00 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/my_UART_tx_0/inst/mod10_0/cnt0_n_0                                                                                                                    | rst_0_IBUF                                                                                                                                                 |                1 |              4 |         4.00 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                            |                1 |              4 |         4.00 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                3 |              4 |         1.33 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/my_UART_tx_0/inst/transmit_FSM_0/next_state__0                                                                                                        | rst_0_IBUF                                                                                                                                                 |                2 |              5 |         2.50 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/my_UART_tx_0/inst/transmit_FSM_0/busy_i_1_n_0                                                                                                         |                                                                                                                                                            |                1 |              6 |         6.00 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                       | AXI_UART_TX_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                       |                1 |              6 |         6.00 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/my_UART_tx_0/inst/transmit_FSM_0/E[0]                                                                                                                 |                                                                                                                                                            |                2 |              9 |         4.50 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | AXI_UART_TX_i/myip_slave_lite_v1_0_0/inst/axi_bvalid_i_1_n_0                                                                                               |                3 |             10 |         3.33 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                            |                6 |             13 |         2.17 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                            |                3 |             14 |         4.67 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                3 |             14 |         4.67 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                            |                6 |             16 |         2.67 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                            |                3 |             16 |         5.33 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | rst_0_IBUF                                                                                                                                                 |                7 |             24 |         3.43 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                6 |             27 |         4.50 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                7 |             27 |         3.86 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |                6 |             27 |         4.50 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |                7 |             27 |         3.86 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/myip_slave_lite_v1_0_0/inst/axi_wdata[31]_i_1_n_0                                                                                                     |                                                                                                                                                            |                7 |             32 |         4.57 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/myip_slave_lite_v1_0_0/inst/slv_reg0_4                                                                                                                | AXI_UART_TX_i/myip_slave_lite_v1_0_0/inst/axi_bvalid_i_1_n_0                                                                                               |                6 |             32 |         5.33 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/myip_slave_lite_v1_0_0/inst/slv_reg2_3                                                                                                                | AXI_UART_TX_i/myip_slave_lite_v1_0_0/inst/axi_bvalid_i_1_n_0                                                                                               |                9 |             32 |         3.56 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/myip_slave_lite_v1_0_0/inst/slv_reg1_1                                                                                                                | AXI_UART_TX_i/myip_slave_lite_v1_0_0/inst/axi_bvalid_i_1_n_0                                                                                               |                7 |             32 |         4.57 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/myip_slave_lite_v1_0_0/inst/slv_reg3_2                                                                                                                | AXI_UART_TX_i/myip_slave_lite_v1_0_0/inst/axi_bvalid_i_1_n_0                                                                                               |               10 |             32 |         3.20 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             32 |         3.56 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                7 |             45 |         6.43 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 | AXI_UART_TX_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |               10 |             45 |         4.50 |
|  AXI_UART_TX_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     |                                                                                                                                                            |               35 |            113 |         3.23 |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


