$date
	Sun Oct 23 00:51:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#865526
b110 &
b110 %
1$
b110 !
1"
#865527
0"
#865530
b11 &
b11 %
#865534
b1010 &
b1010 %
#865538
b101 &
b101 %
#865542
b10000 &
b10000 %
#865546
b1000 &
b1000 %
#865550
b100 &
b100 %
#865554
b10 &
b10 %
#865558
b1 &
1#
b1 %
#865562
b0 &
b0 %
0#
0$
#1846173
b100 !
1"
#1846174
b100 &
b100 %
1$
#1846175
0"
#1846178
b10 &
b10 %
#1846182
b1 &
1#
b1 %
#1846186
b0 &
b0 %
0#
0$
#2875735
b10011 !
1"
#2875738
b10011 &
b10011 %
1$
#2875739
0"
#2875742
b111010 &
b111010 %
#2875746
b11101 &
b11101 %
#2875750
b1011000 &
b1011000 %
#2875754
b101100 &
b101100 %
#2875758
b10110 &
b10110 %
#2875762
b1011 &
b1011 %
#2875766
b100010 &
b100010 %
#2875770
b10001 &
b10001 %
#2875774
b110100 &
b110100 %
#2875778
b11010 &
b11010 %
#2875782
b1101 &
b1101 %
#2875786
b101000 &
b101000 %
#2875790
b10100 &
b10100 %
#2875794
b1010 &
b1010 %
#2875798
b101 &
b101 %
#2875802
b10000 &
b10000 %
#2875806
b1000 &
b1000 %
#2875810
b100 &
b100 %
#2875814
b10 &
b10 %
#2875818
b1 &
b1 %
1#
#2875822
b0 &
0#
b0 %
0$
#4500012
