INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sources_1/new/Section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Section2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sources_1/new/twos_compliment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_compliment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sim_1/new/Section2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Section2_tb
