Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\led_diaplay.v" into library work
Parsing module <led_diaplay>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\counter_0.v" into library work
Parsing module <counter_0>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\stopwatch.v" into library work
Parsing module <stopwatch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <stopwatch>.

Elaborating module <clock_divider>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\clock_divider.v" Line 42: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\clock_divider.v" Line 55: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\clock_divider.v" Line 68: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:1127 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\stopwatch.v" Line 64: Assignment to clk_2hz ignored, since the identifier is never used

Elaborating module <counter_0>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\counter_0.v" Line 75: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\counter_0.v" Line 78: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\counter_0.v" Line 81: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\counter_0.v" Line 84: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <led_diaplay>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\led_diaplay.v" Line 56: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stopwatch>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\stopwatch.v".
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\stopwatch.v" line 64: Output port <clk_2hz> of the instance <_clock_divider> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <start_pause>.
    Found 1-bit register for signal <rst_ff>.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <pause_ff>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <stopwatch> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\clock_divider.v".
    Found 1-bit register for signal <clk_1hz>.
    Found 26-bit register for signal <counter_2hz>.
    Found 1-bit register for signal <clk_2hz>.
    Found 18-bit register for signal <counter_400hz>.
    Found 1-bit register for signal <clk_400hz>.
    Found 26-bit register for signal <counter_1hz>.
    Found 26-bit adder for signal <counter_1hz[25]_GND_2_o_add_2_OUT> created at line 42.
    Found 26-bit adder for signal <counter_2hz[25]_GND_2_o_add_8_OUT> created at line 55.
    Found 18-bit adder for signal <counter_400hz[17]_GND_2_o_add_14_OUT> created at line 68.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <counter_0>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\counter_0.v".
WARNING:Xst:647 - Input <clk_400hz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <sec_h>.
    Found 4-bit register for signal <min_l>.
    Found 4-bit register for signal <min_h>.
    Found 4-bit register for signal <sec_l>.
    Found 4-bit adder for signal <min_h[3]_GND_3_o_add_8_OUT> created at line 75.
    Found 4-bit adder for signal <min_l[3]_GND_3_o_add_9_OUT> created at line 78.
    Found 4-bit adder for signal <sec_h[3]_GND_3_o_add_12_OUT> created at line 81.
    Found 4-bit adder for signal <sec_l[3]_GND_3_o_add_16_OUT> created at line 84.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <counter_0> synthesized.

Synthesizing Unit <led_diaplay>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\StopWatch\led_diaplay.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <led_select>.
    Found 2-bit adder for signal <led_select[1]_GND_4_o_add_2_OUT> created at line 56.
    Found 4x4-bit Read Only RAM for signal <AN>
    Found 1-bit 4-to-1 multiplexer for signal <led_data_hex<3>> created at line 84.
    Found 1-bit 4-to-1 multiplexer for signal <led_data_hex<2>> created at line 84.
    Found 1-bit 4-to-1 multiplexer for signal <led_data_hex<1>> created at line 84.
    Found 1-bit 4-to-1 multiplexer for signal <led_data_hex<0>> created at line 84.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   7 Latch(s).
	inferred   4 Multiplexer(s).
Unit <led_diaplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 8
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 26-bit adder                                          : 2
 4-bit adder                                           : 4
# Registers                                            : 15
 1-bit register                                        : 7
 18-bit register                                       : 1
 2-bit register                                        : 1
 26-bit register                                       : 2
 4-bit register                                        : 4
# Latches                                              : 7
 1-bit latch                                           : 7
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <counter_2hz>: 1 register on signal <counter_2hz>.
The following registers are absorbed into counter <counter_400hz>: 1 register on signal <counter_400hz>.
The following registers are absorbed into counter <counter_1hz>: 1 register on signal <counter_1hz>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <counter_0>.
The following registers are absorbed into counter <min_h>: 1 register on signal <min_h>.
The following registers are absorbed into counter <sec_h>: 1 register on signal <sec_h>.
The following registers are absorbed into counter <min_l>: 1 register on signal <min_l>.
The following registers are absorbed into counter <sec_l>: 1 register on signal <sec_l>.
Unit <counter_0> synthesized (advanced).

Synthesizing (advanced) Unit <led_diaplay>.
The following registers are absorbed into counter <led_select>: 1 register on signal <led_select>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <led_select>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AN>            |          |
    -----------------------------------------------------------------------
Unit <led_diaplay> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 8
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 2
 4-bit up counter                                      : 4
# Registers                                            : 7
 Flip-Flops                                            : 7
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <stopwatch> ...

Optimizing unit <clock_divider> ...

Optimizing unit <led_diaplay> ...

Optimizing unit <counter_0> ...
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_25> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_24> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_23> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_22> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_21> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_20> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_19> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_18> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_17> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_16> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_15> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_14> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_13> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_12> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_11> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_10> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_9> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_8> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_7> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_6> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_5> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_4> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_3> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_2> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_1> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/counter_2hz_0> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <_clock_divider/clk_2hz> of sequential type is unconnected in block <stopwatch>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stopwatch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 199
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 42
#      LUT2                        : 8
#      LUT3                        : 6
#      LUT4                        : 15
#      LUT5                        : 11
#      LUT6                        : 26
#      MUXCY                       : 42
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 75
#      FD                          : 14
#      FDR                         : 2
#      FDRE                        : 52
#      LD                          : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              68  out of  18224     0%  
 Number of Slice LUTs:                  111  out of   9112     1%  
    Number used as Logic:               111  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    112
   Number with an unused Flip Flop:      44  out of    112    39%  
   Number with an unused LUT:             1  out of    112     0%  
   Number of fully used LUT-FF pairs:    67  out of    112    59%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  
    IOB Flip Flops/Latches:               7

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+---------------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)           | Load  |
-------------------------------------------------+---------------------------------+-------+
_clock_divider/clk_400hz                         | NONE(rst_ff)                    | 6     |
sclk                                             | BUFGP                           | 46    |
_led_display/_n0059<1>(_led_display/_n0059<1>1:O)| NONE(*)(_led_display/seg_data_0)| 7     |
_clock_divider/clk_1hz                           | NONE(_counter_0/sec_h_3)        | 16    |
-------------------------------------------------+---------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.574ns (Maximum Frequency: 218.639MHz)
   Minimum input arrival time before clock: 2.146ns
   Maximum output required time after clock: 4.787ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sclk'
  Clock period: 4.226ns (frequency: 236.607MHz)
  Total number of paths / destination ports: 1568 / 90
-------------------------------------------------------------------------
Delay:               4.226ns (Levels of Logic = 2)
  Source:            _clock_divider/counter_1hz_12 (FF)
  Destination:       _clock_divider/counter_1hz_25 (FF)
  Source Clock:      sclk rising
  Destination Clock: sclk rising

  Data Path: _clock_divider/counter_1hz_12 to _clock_divider/counter_1hz_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  _clock_divider/counter_1hz_12 (_clock_divider/counter_1hz_12)
     LUT6:I0->O            2   0.203   0.864  _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2 (_clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1)
     LUT6:I2->O           26   0.203   1.206  _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv1 (_clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv)
     FDRE:CE                   0.322          _clock_divider/counter_1hz_0
    ----------------------------------------
    Total                      4.226ns (1.175ns logic, 3.051ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_clock_divider/clk_400hz'
  Clock period: 3.279ns (frequency: 304.950MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               3.279ns (Levels of Logic = 1)
  Source:            rst (FF)
  Destination:       _led_display/led_select_1 (FF)
  Source Clock:      _clock_divider/clk_400hz rising
  Destination Clock: _clock_divider/clk_400hz rising

  Data Path: rst to _led_display/led_select_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              55   0.447   1.581  rst (rst)
     LUT3:I2->O            2   0.205   0.616  _led_display/Mcount_led_select_val1 (_led_display/Mcount_led_select_val)
     FDR:R                     0.430          _led_display/led_select_0
    ----------------------------------------
    Total                      3.279ns (1.082ns logic, 2.197ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_clock_divider/clk_1hz'
  Clock period: 4.574ns (frequency: 218.639MHz)
  Total number of paths / destination ports: 633 / 28
-------------------------------------------------------------------------
Delay:               4.574ns (Levels of Logic = 4)
  Source:            _counter_0/min_h_3 (FF)
  Destination:       _counter_0/min_l_3 (FF)
  Source Clock:      _clock_divider/clk_1hz rising
  Destination Clock: _clock_divider/clk_1hz rising

  Data Path: _counter_0/min_h_3 to _counter_0/min_l_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  _counter_0/min_h_3 (_counter_0/min_h_3)
     LUT5:I0->O            5   0.203   0.943  _counter_0/min_h[3]_sec_l[3]_AND_5_o_SW0 (N4)
     LUT6:I3->O            2   0.205   0.617  _counter_0/min_h[3]_sec_l[3]_AND_5_o (_counter_0/min_h[3]_sec_l[3]_AND_5_o)
     LUT6:I5->O            3   0.205   0.651  _counter_0/Mcount_min_l_val (_counter_0/Mcount_min_l_val)
     LUT5:I4->O            1   0.205   0.000  _counter_0/min_l_3_rstpot (_counter_0/min_l_3_rstpot)
     FD:D                      0.102          _counter_0/min_l_3
    ----------------------------------------
    Total                      4.574ns (1.367ns logic, 3.207ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_clock_divider/clk_400hz'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.146ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       rst (FF)
  Destination Clock: _clock_divider/clk_400hz rising

  Data Path: reset to rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  reset_IBUF (reset_IBUF)
     LUT2:I1->O            1   0.205   0.000  rst_rstpot (rst_rstpot)
     FD:D                      0.102          rst
    ----------------------------------------
    Total                      2.146ns (1.529ns logic, 0.617ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_led_display/_n0059<1>'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            _led_display/seg_data_6 (LATCH)
  Destination:       led_seg<6> (PAD)
  Source Clock:      _led_display/_n0059<1> falling

  Data Path: _led_display/seg_data_6 to led_seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  _led_display/seg_data_6 (_led_display/seg_data_6)
     OBUF:I->O                 2.571          led_seg_6_OBUF (led_seg<6>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_clock_divider/clk_400hz'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              4.787ns (Levels of Logic = 2)
  Source:            _led_display/led_select_0 (FF)
  Destination:       AN<2> (PAD)
  Source Clock:      _clock_divider/clk_400hz rising

  Data Path: _led_display/led_select_0 to AN<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.447   0.987  _led_display/led_select_0 (_led_display/led_select_0)
     LUT2:I0->O            1   0.203   0.579  _led_display/Mram_AN21 (AN_2_OBUF)
     OBUF:I->O                 2.571          AN_2_OBUF (AN<2>)
    ----------------------------------------
    Total                      4.787ns (3.221ns logic, 1.566ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _clock_divider/clk_1hz
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
_clock_divider/clk_1hz  |    4.574|         |         |         |
_clock_divider/clk_400hz|    4.020|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _clock_divider/clk_400hz
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
_clock_divider/clk_400hz|    3.279|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _led_display/_n0059<1>
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
_clock_divider/clk_1hz  |         |         |    2.970|         |
_clock_divider/clk_400hz|         |         |    3.187|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sclk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
_clock_divider/clk_400hz|    3.365|         |         |         |
sclk                    |    4.226|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.32 secs
 
--> 

Total memory usage is 257980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    3 (   0 filtered)

