============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Dec 05 2022  06:15:52 am
  Module:                 RISC_V_pipeline
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (30 ps) Setup Check with Pin riscv/pc_reg/Q_reg[0]/clk->d
           View: view_riscv_pipe_slow
          Group: C2C
     Startpoint: (R) riscv/mem_wb_pipe/data_out_reg[rd][3]/clk
          Clock: (R) clk_pad
       Endpoint: (R) riscv/pc_reg/Q_reg[0]/d
          Clock: (R) clk_pad

                     Capture       Launch     
        Clock Edge:+    9200            0     
       Src Latency:+      20           20     
       Net Latency:+      10 (I)       10 (I) 
           Arrival:=    9230           30     
                                              
             Setup:-     256                  
       Uncertainty:-       8                  
     Required Time:=    8966                  
      Launch Clock:-      30                  
         Data Path:-    8906                  
             Slack:=      30                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  riscv/mem_wb_pipe/data_out_reg[rd][3]/clk         -       -        R     (arrival)         3805    -    50     0      30    (-,-) 
  riscv/mem_wb_pipe/data_out_reg[rd][3]/q           (u)     clk->q   R     unmapped_d_flop      8  8.0     0   411     441    (-,-) 
  riscv/forward/g23/z                               (u)     in_1->z  F     unmapped_nor4        1  1.0     0   208     649    (-,-) 
  riscv/forward/g24/z                               (u)     in_0->z  R     unmapped_nand2       1  1.0     0    86     735    (-,-) 
  riscv/forward/g11/z                               (u)     in_1->z  R     unmapped_and2        2  2.0     0   101     836    (-,-) 
  riscv/forward/g60/z                               (u)     in_0->z  R     unmapped_and2        1  1.0     0    86     922    (-,-) 
  riscv/forward/g62/z                               (u)     in_2->z  R     unmapped_and4        1  1.0     0   208    1130    (-,-) 
  riscv/forward/mux_ForwardB_56_30/g1/z             (u)     sel0->z  F     unmapped_bmux3       1  1.0     0   174    1304    (-,-) 
  riscv/forward/mux_ForwardB_54_22/g1/z             (u)     data0->z F     unmapped_bmux3       3  3.0     0   203    1507    (-,-) 
  riscv/mux_forward_B/ctl_sel_16_20/g11/z           (u)     in_0->z  R     unmapped_not         2  2.0     0    70    1577    (-,-) 
  riscv/mux_forward_B/ctl_sel_16_20/g2/z            (u)     in_1->z  F     unmapped_nand2       1  1.0     0    86    1662    (-,-) 
  riscv/mux_forward_B/ctl_sel_16_20/g6/z            (u)     in_0->z  R     unmapped_not        32 32.0     0   217    1880    (-,-) 
  riscv/mux_forward_B/mux_d_in[sel]_16_20/g29/z     (u)     sel1->z  R     unmapped_mux8        2  2.0     0   272    2152    (-,-) 
  riscv/mux_ALU_B/mux_d_in[sel]_16_20/g29/z         (u)     data0->z R     unmapped_mux4      147 13.0     0   305    2456    (-,-) 
  riscv/ALU_i/mul_153_50/g291/z                     (u)     in_1->z  F     unmapped_xor2       32 32.0     0   338    2794    (-,-) 
  riscv/ALU_i/mul_153_50/g293/z                     (u)     in_0->z  R     unmapped_not         1  1.0     0    54    2848    (-,-) 
  riscv/ALU_i/mul_153_50/g294/z                     (u)     in_0->z  R     unmapped_and2       32 32.0     0   249    3097    (-,-) 
  riscv/ALU_i/mul_153_50/g377/z                     (u)     in_1->z  F     unmapped_nand2       1  1.0     0    86    3183    (-,-) 
  riscv/ALU_i/mul_153_50/g378/z                     (u)     in_1->z  R     unmapped_nand2       3  3.0     0   115    3298    (-,-) 
  riscv/ALU_i/mul_153_50/g3420/z                    (u)     in_1->z  R     unmapped_xor2        1  1.0     0   174    3472    (-,-) 
  riscv/ALU_i/mul_153_50/g3421/z                    (u)     in_0->z  R     unmapped_xor2        3  3.0     0   203    3675    (-,-) 
  riscv/ALU_i/mul_153_50/g3438/z                    (u)     in_1->z  R     unmapped_xor2        1  1.0     0   174    3850    (-,-) 
  riscv/ALU_i/mul_153_50/g3439/z                    (u)     in_0->z  R     unmapped_xor2        3  3.0     0   203    4053    (-,-) 
  riscv/ALU_i/mul_153_50/g3454/z                    (u)     in_1->z  F     unmapped_nand2       1  1.0     0    86    4139    (-,-) 
  riscv/ALU_i/mul_153_50/g3455/z                    (u)     in_2->z  R     unmapped_nand3       3  3.0     0   166    4305    (-,-) 
  riscv/ALU_i/mul_153_50/g3526/z                    (u)     in_1->z  F     unmapped_nand2       1  1.0     0    86    4391    (-,-) 
  riscv/ALU_i/mul_153_50/g3527/z                    (u)     in_2->z  R     unmapped_nand3       3  3.0     0   166    4557    (-,-) 
  riscv/ALU_i/mul_153_50/g3596/z                    (u)     in_1->z  R     unmapped_xor2        1  1.0     0   174    4732    (-,-) 
  riscv/ALU_i/mul_153_50/g3597/z                    (u)     in_0->z  R     unmapped_xor2        2  2.0     0   190    4922    (-,-) 
  riscv/ALU_i/mul_153_50/g5521/z                    (u)     in_1->z  F     unmapped_nor2        3  3.0     0   115    5036    (-,-) 
  riscv/ALU_i/mul_153_50/g5640/z                    (u)     in_1->z  R     unmapped_nor2        1  1.0     0    86    5122    (-,-) 
  riscv/ALU_i/mul_153_50/g5642/z                    (u)     in_0->z  F     unmapped_nor2        3  3.0     0   115    5237    (-,-) 
  riscv/ALU_i/mul_153_50/g5771/z                    (u)     in_0->z  R     unmapped_nor2        1  1.0     0    86    5323    (-,-) 
  riscv/ALU_i/mul_153_50/g5773/z                    (u)     in_0->z  F     unmapped_nor2        5  5.0     0   130    5452    (-,-) 
  riscv/ALU_i/mul_153_50/g5908/z                    (u)     in_1->z  R     unmapped_nor2        1  1.0     0    86    5538    (-,-) 
  riscv/ALU_i/mul_153_50/g5910/z                    (u)     in_0->z  F     unmapped_nor2        1  1.0     0    86    5624    (-,-) 
  riscv/ALU_i/mul_153_50/g6025/z                    (u)     in_0->z  R     unmapped_not         1  1.0     0    54    5678    (-,-) 
  riscv/ALU_i/mul_153_50/g6026/z                    (u)     in_1->z  F     unmapped_nor2        1  1.0     0    86    5763    (-,-) 
  riscv/ALU_i/mul_153_50/g6144/z                    (u)     in_0->z  R     unmapped_nand2       1  1.0     0    86    5849    (-,-) 
  riscv/ALU_i/mul_153_50/g6356/z                    (u)     in_0->z  R     unmapped_xnor2       5  5.0     0   218    6067    (-,-) 
  riscv/ALU_i/mux_Result_int_167_10/g1/z            (u)     data3->z R     unmapped_mux28       4  4.0     0   466    6533    (-,-) 
  riscv/ALU_i/eq_218_40/g2/z                        (u)     in_0->z  F     unmapped_nor4        1  1.0     0   208    6741    (-,-) 
  riscv/ALU_i/eq_218_40/g10/z                       (u)     in_1->z  R     unmapped_nand4       1  1.0     0   208    6949    (-,-) 
  riscv/ALU_i/eq_218_40/g13/z                       (u)     in_1->z  F     unmapped_nor3        2  2.0     0   153    7102    (-,-) 
  riscv/mux_take_branch/ctl_sel_16_20/g1/z          (u)     in_0->z  R     unmapped_not         1  1.0     0    54    7156    (-,-) 
  riscv/mux_take_branch/mux_d_in[sel]_16_20/g1/z    (u)     sel0->z  R     unmapped_mux4       10 10.0     0   219    7375    (-,-) 
  riscv/hazard_detection/g15/z                      (u)     in_1->z  F     unmapped_xnor2       1  1.0     0   174    7549    (-,-) 
  riscv/hazard_detection/g2/z                       (u)     in_0->z  R     unmapped_not         2  2.0     0    70    7619    (-,-) 
  riscv/hazard_detection/g28/z                      (u)     in_1->z  R     unmapped_or4         9  9.0     0   288    7907    (-,-) 
  riscv/g2/z                                        (u)     in_0->z  F     unmapped_not         1  1.0     0    54    7961    (-,-) 
  riscv/g10/z                                       (u)     in_1->z  F     unmapped_and2        2  2.0     0   101    8062    (-,-) 
  riscv/g11/z                                       (u)     in_0->z  F     unmapped_and2       33 33.0     0   253    8315    (-,-) 
  riscv/mux_pc_prediction/ctl_sel_16_20/g1/z        (u)     in_0->z  R     unmapped_not        32 32.0     0   217    8532    (-,-) 
  riscv/mux_pc_prediction/mux_d_in[sel]_16_20/g32/z (u)     sel0->z  R     unmapped_mux4        1  1.0     0   134    8666    (-,-) 
  riscv/mux_pc_branch/mux_d_in[sel]_16_20/g32/z     (u)     data0->z R     unmapped_mux4        1  1.0     0   134    8801    (-,-) 
  riscv/mux_pc_jump/mux_d_in[sel]_16_20/g32/z       (u)     data0->z R     unmapped_mux4        1  1.0     0   134    8936    (-,-) 
  riscv/pc_reg/Q_reg[0]/d                           <<<     -        R     unmapped_d_flop      1    -     -     0    8936    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).


