
---------- Begin Simulation Statistics ----------
final_tick                               1135762358580                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119190                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382404                       # Number of bytes of host memory used
host_op_rate                                   139857                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20090.58                       # Real time elapsed on the host
host_tick_rate                                7848876                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2394602620                       # Number of instructions simulated
sim_ops                                    2809815369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.157689                       # Number of seconds simulated
sim_ticks                                157688500377                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       799696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1599390                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.261059                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        32127633                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     69448547                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        84999                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     62021972                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1826525                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1932725                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       106200                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        79770631                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         6749333                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         135481056                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        127583157                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        84872                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           78710715                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      28751671                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4013322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      2148869                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    394602619                       # Number of instructions committed
system.switch_cpus.commit.committedOps      466414981                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    377836599                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.234436                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.392357                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    259546942     68.69%     68.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     30566673      8.09%     76.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     24204553      6.41%     83.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      7050610      1.87%     85.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     15423738      4.08%     89.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3642556      0.96%     90.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4182720      1.11%     91.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4467136      1.18%     92.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     28751671      7.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    377836599                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      6702981                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         420815812                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              93663534                       # Number of loads committed
system.switch_cpus.commit.membars             4459230                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    280287657     60.09%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     16500922      3.54%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        27870      0.01%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     93663534     20.08%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     75934998     16.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    466414981                       # Class of committed instruction
system.switch_cpus.commit.refs              169598532                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          14980452                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           394602619                       # Number of Instructions Simulated
system.switch_cpus.committedOps             466414981                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.958306                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.958306                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     277875141                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           144                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     32042911                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      469765702                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         27129369                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          59106482                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          91113                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           489                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      13947315                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            79770631                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          52971915                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             325025417                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         15725                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              399097077                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          182480                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.210950                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     53032757                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     40703491                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.055394                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    378149426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.247003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.529788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        284813461     75.32%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12497277      3.30%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6295062      1.66%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         13744399      3.63%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9239563      2.44%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7270524      1.92%     88.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          9254424      2.45%     90.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3882374      1.03%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         31152342      8.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    378149426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       113803                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         78837722                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.259390                       # Inst execution rate
system.switch_cpus.iew.exec_refs            178691581                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           76090006                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          222003                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      94084918                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4027285                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4591                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     76287186                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    468562628                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     102601575                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       105257                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     476238352                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          71594                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      47711680                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          91113                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      47783074                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     15967457                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          227                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8086                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      8734742                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       421361                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       352155                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         8086                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30115                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        83688                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         443337741                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             467399245                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.587818                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         260601767                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.236016                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              467430574                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        582860300                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       332224207                       # number of integer regfile writes
system.switch_cpus.ipc                       1.043509                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.043509                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     281054793     59.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     16509532      3.47%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        27872      0.01%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    102634850     21.55%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     76116559     15.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      476343610                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            12479927                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026199                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1465032     11.74%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         893566      7.16%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5267617     42.21%     61.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4853712     38.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      464479014                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1296876812                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    452406741                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    455662898                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          464535342                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         476343610                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4027286                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2147528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2494                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        13964                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1821906                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    378149426                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.259670                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.015320                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    228372270     60.39%     60.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     42393409     11.21%     71.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     28383968      7.51%     79.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     19874541      5.26%     84.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17806324      4.71%     89.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     18940406      5.01%     94.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     10704976      2.83%     96.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5986796      1.58%     98.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5686736      1.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    378149426                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.259669                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       24344523                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     46442254                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     14992504                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     15055042                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      7615217                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4595695                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     94084918                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     76287186                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       572202352                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       16053264                       # number of misc regfile writes
system.switch_cpus.numCycles                378149881                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        52271097                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     471742864                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9177171                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         33191814                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       19248034                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         70401                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     755203419                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      469273094                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    474790631                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          66200221                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       75588772                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          91113                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     111971143                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3047664                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    576238996                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    114424032                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      4933108                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          83176849                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4027289                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     10017026                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            817648700                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           937440779                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          9999496                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         5007069                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       881553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       850192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1763106                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         850193                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             799690                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       635806                       # Transaction distribution
system.membus.trans_dist::CleanEvict           163890                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        799690                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1210036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1189048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2399084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2399084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     92320384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     91423616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    183744000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               183744000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            799694                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  799694    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              799694                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3709799758                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3684098241                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7475927492                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1135762358580                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            881549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1352599                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           28                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1017562                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               4                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            28                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       881521                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2644575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2644659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    204584576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              204591744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1488636                       # Total snoops (count)
system.tol2bus.snoopTraffic                  81383296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2370189                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358703                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479621                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1519995     64.13%     64.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 850193     35.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2370189                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1930870962                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1837979625                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             58380                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     51626752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          51628288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     40692096                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       40692096                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       403334                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             403346                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       317907                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            317907                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         9741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    327397064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            327406804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         9741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            9741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     258053668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           258053668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     258053668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         9741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    327397064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           585460473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    635814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    798728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000135693166                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        35981                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        35981                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1542564                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            600714                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     403346                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    317907                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   806692                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  635814                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  7940                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            98576                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            47030                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            76832                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           142065                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           159542                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           111061                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1740                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            8724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           55720                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           97444                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            56662                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            47100                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            60968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           114129                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           139312                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            95790                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1740                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            8724                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           55680                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           55694                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.27                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 11795626917                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3993760000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            26772226917                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14767.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33517.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  657385                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 579926                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                82.30                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               91.21                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               806692                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              635814                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 399320                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 399036                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    197                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    198                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 28158                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 28553                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 35128                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 34988                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 35987                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 35990                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 36015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 36008                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 37269                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 37506                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 36692                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 36844                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 36373                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 35988                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 35985                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 35981                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 35981                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 35981                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   312                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    60                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       197238                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   465.483365                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   365.606427                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   302.943496                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         2126      1.08%      1.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        43654     22.13%     23.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        33053     16.76%     39.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        38629     19.58%     59.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        18953      9.61%     69.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        14329      7.26%     76.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        12580      6.38%     82.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         9203      4.67%     87.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        24711     12.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       197238                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        35981                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.199161                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.348897                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     6.166048                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-9             28      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11          316      0.88%      0.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13         1472      4.09%      5.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15         2753      7.65%     12.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         2142      5.95%     18.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         5078     14.11%     32.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21         4937     13.72%     46.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23         4340     12.06%     58.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25         4283     11.90%     70.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         3489      9.70%     80.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         1936      5.38%     85.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         2002      5.56%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         1537      4.27%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35          227      0.63%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37          608      1.69%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39          531      1.48%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41          225      0.63%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43           76      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        35981                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        35981                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.670409                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.643061                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.976608                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            7583     21.08%     21.08% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             224      0.62%     21.70% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           26399     73.37%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             228      0.63%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1442      4.01%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             104      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        35981                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              51120128                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 508160                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               40691136                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               51628288                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            40692096                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      324.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      258.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   327.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   258.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.55                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.53                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   2.02                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 157687996641                       # Total gap between requests
system.mem_ctrls0.avgGap                    218630.63                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1536                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     51118592                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     40691136                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 9740.722984413876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 324174507.828955233097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 258047580.531973242760                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           24                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       806668                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       635814                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst       789988                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  26771436929                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 3679143237955                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     32916.17                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33187.68                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   5786508.69                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           238133280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           126570840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1168346760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         635994360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    12447689280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     33893618730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     32010368160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       80520721410                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       510.631538                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  82845955904                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   5265520000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  69577024473                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1170160320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           621947370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4534742520                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2682876420                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    12447689280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     65060724540                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      5764269600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       92282410050                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       585.219657                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  14435945885                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   5265520000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 137987034492                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     50730624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          50732544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     40691072                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       40691072                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       396333                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             396348                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       317899                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            317899                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        12176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    321714164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            321726339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        12176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           12176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     258047175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           258047175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     258047175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        12176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    321714164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           579773514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    635798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    782937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000111632542                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        35837                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        35837                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1519165                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            600350                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     396348                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    317899                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   792696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  635798                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  9729                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            98536                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            47024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            77976                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           134238                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           169209                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            94960                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            7830                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           55714                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           97446                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            55792                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            46216                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            65312                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           123713                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           144532                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            80990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            7830                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           55680                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           55704                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.17                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 11816456682                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3914835000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            26497087932                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15091.90                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33841.90                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  637465                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 580030                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                81.42                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               91.23                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               792696                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              635798                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 389684                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 389651                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1815                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1815                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 28036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 28695                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 35226                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 35360                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 35745                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 35649                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 35868                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 35874                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 37211                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 37727                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 37542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 37068                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 35908                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 35843                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 35838                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 35837                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 35837                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 35837                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   681                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       201238                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   451.200668                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   351.394625                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   301.282933                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1988      0.99%      0.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        49750     24.72%     25.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        35252     17.52%     43.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        34986     17.39%     60.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        18516      9.20%     69.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        15591      7.75%     77.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        13311      6.61%     84.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         9152      4.55%     88.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        22692     11.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       201238                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        35837                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.847337                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    20.924081                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     6.073373                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6-7            425      1.19%      1.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9            321      0.90%      2.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11          662      1.85%      3.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13          587      1.64%      5.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         1072      2.99%      8.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         3594     10.03%     18.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         5519     15.40%     33.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         5218     14.56%     48.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         4292     11.98%     60.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         4317     12.05%     72.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         3276      9.14%     81.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         1724      4.81%     86.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         2217      6.19%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33          688      1.92%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         1367      3.81%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37            9      0.03%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39          428      1.19%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41          120      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        35837                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        35837                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.740575                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.709654                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.044590                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7238     20.20%     20.20% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             563      1.57%     21.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           25017     69.81%     91.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             564      1.57%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            2322      6.48%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             132      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        35837                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              50109888                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 622656                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               40689216                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               50732544                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            40691072                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      317.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      258.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   321.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   258.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.50                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.48                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   2.02                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 157688373192                       # Total gap between requests
system.mem_ctrls1.avgGap                    220775.69                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     50107968                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     40689216                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 12175.903730517344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 317765517.968668639660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 258035404.628242731094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       792666                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       635798                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1393478                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  26495694454                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 3730554470137                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     46449.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33426.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   5867515.26                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   85.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           232999620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           123842235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1149597120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         622297080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    12447689280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     34328190720                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     31643557920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       80548173975                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       510.805631                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  81895921190                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   5265520000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  70527059187                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1203861120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           639855975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4440787260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2696417100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    12447689280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     64319144850                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      6388875840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       92136631425                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       584.295185                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  16046530548                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   5265520000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 136376449829                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        81858                       # number of demand (read+write) hits
system.l2.demand_hits::total                    81859                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        81858                       # number of overall hits
system.l2.overall_hits::total                   81859                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       799667                       # number of demand (read+write) misses
system.l2.demand_misses::total                 799694                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       799667                       # number of overall misses
system.l2.overall_misses::total                799694                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2539947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  67424623248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      67427163195                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2539947                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  67424623248                       # number of overall miss cycles
system.l2.overall_miss_latency::total     67427163195                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       881525                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               881553                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       881525                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              881553                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.907140                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907142                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.907140                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907142                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94072.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84315.875543                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84316.204942                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94072.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84315.875543                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84316.204942                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              635807                       # number of writebacks
system.l2.writebacks::total                    635807                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       799667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            799694                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       799667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           799694                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2308426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  60600119839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  60602428265                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2308426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  60600119839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  60602428265                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.907140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907142                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.907140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907142                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85497.259259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75781.693929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75782.021955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85497.259259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75781.693929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75782.021955                       # average overall mshr miss latency
system.l2.replacements                        1488636                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       716792                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           716792                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       716792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       716792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           28                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               28                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           28                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           28                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       161254                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        161254                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       291900                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        291900                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        72975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        72975                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       257782                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       257782                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64445.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64445.500000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2539947                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2539947                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           28                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             28                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94072.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94072.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2308426                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2308426                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85497.259259                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85497.259259                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        81858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             81858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       799663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          799663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  67424331348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  67424331348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       881521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        881521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.907140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.907140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84315.932271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84315.932271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       799663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       799663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  60599862057                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  60599862057                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.907140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.907140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75781.750634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75781.750634                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     1602128                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1488892                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.076054                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     121.296979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.010893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.004267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   134.687861                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.473816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.526124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29698316                       # Number of tag accesses
system.l2.tags.data_accesses                 29698316                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978073858203                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   157688500377                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     52971873                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2055071562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099689                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     52971873                       # number of overall hits
system.cpu.icache.overall_hits::total      2055071562                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          784                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.cpu.icache.overall_misses::total           826                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3572856                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3572856                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3572856                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3572856                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     52971915                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2055072388                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     52971915                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2055072388                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        85068                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4325.491525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        85068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4325.491525                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          188                       # number of writebacks
system.cpu.icache.writebacks::total               188                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2584566                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2584566                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2584566                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2584566                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92305.928571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92305.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92305.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92305.928571                       # average overall mshr miss latency
system.cpu.icache.replacements                    188                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     52971873                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2055071562                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           42                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           826                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3572856                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3572856                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     52971915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2055072388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        85068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4325.491525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2584566                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2584566                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92305.928571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92305.928571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.654361                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2055072374                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               812                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2530877.307882                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   620.102813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.551548                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.005692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999446                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       80147823944                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      80147823944                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    777031768                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    141453775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        918485543                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    777031768                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    141453775                       # number of overall hits
system.cpu.dcache.overall_hits::total       918485543                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7218427                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      4880054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12098481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7218427                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      4880054                       # number of overall misses
system.cpu.dcache.overall_misses::total      12098481                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 388179858984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 388179858984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 388179858984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 388179858984                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    784250195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    146333829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    930584024                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    784250195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    146333829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    930584024                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033349                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033349                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013001                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79544.172869                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32085.007943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 79544.172869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32085.007943                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          832                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   118.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7208725                       # number of writebacks
system.cpu.dcache.writebacks::total           7208725                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      3998535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3998535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      3998535                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3998535                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       881519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       881519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       881519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       881519                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  69282183108                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  69282183108                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  69282183108                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  69282183108                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000947                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000947                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78594.089416                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78594.089416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78594.089416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78594.089416                       # average overall mshr miss latency
system.cpu.dcache.replacements                8099740                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    419537383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     69532101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       489069484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3684528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4880046                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8564574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 388179267678                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 388179267678                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    423221911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     74412147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    497634058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 79544.182100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45323.826693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      3998531                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3998531                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       881515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       881515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  69281886204                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  69281886204                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78594.109237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78594.109237                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357494385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     71921674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      429416059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3533899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3533907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       591306                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       591306                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361028284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     71921682                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    432949966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73913.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     0.167324                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       296904                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       296904                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        74226                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        74226                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18663077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4013321                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22676398                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           44                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       874449                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       874449                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18663121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4013331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22676452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 87444.900000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16193.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       512910                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       512910                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        85485                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85485                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18663121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4013316                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22676437                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18663121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4013316                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22676437                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1135762358580                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998791                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           971938374                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8099996                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.992451                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   228.789406                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.209385                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.893709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.106287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31238081212                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31238081212                       # Number of data accesses

---------- End Simulation Statistics   ----------
