
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0/system_optical_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2017FPGA/ZYNQ_car/SmartCar_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_ultrasonic_0_0/system_ultrasonic_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_zcar_servo_v1_0_0_0/system_zcar_servo_v1_0_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_1/system_processing_system7_0_1.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_v1_0_0_0/system_Motor_Ctrl_v1_0_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_v1_0_0_1/system_Motor_Ctrl_v1_0_0_1.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7.xci
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 297.395 ; gain = 46.758
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1363 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0_1/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0_1/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0_1/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0_1/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0_1/system_optical_0_board.xdc] for cell 'system_i/optical/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0_1/system_optical_0_board.xdc] for cell 'system_i/optical/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0_1/system_optical_0.xdc] for cell 'system_i/optical/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0_1/system_optical_0.xdc] for cell 'system_i/optical/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0_1/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0_1/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0_1/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0_1/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/constrs_1/new/zynq_car.xdc]
Finished Parsing XDC File [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/constrs_1/new/zynq_car.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 14 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 712.551 ; gain = 415.156
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 712.871 ; gain = 0.320
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c7a051d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1273.926 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 492 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 20a9aee95

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1273.926 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 249 cells and removed 1641 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25b2b3c23

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.926 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 5643 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 25b2b3c23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.926 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 25b2b3c23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.926 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1273.926 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25b2b3c23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.926 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 119e49985

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1273.926 ; gain = 0.000
24 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1273.926 ; gain = 561.375
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1273.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1273.926 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e174a40e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1273.926 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1273.926 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4e5b8825

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1273.926 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15f612cc4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1317.930 ; gain = 44.004

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15f612cc4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1317.930 ; gain = 44.004
Phase 1 Placer Initialization | Checksum: 15f612cc4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1317.930 ; gain = 44.004

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f1d72e56

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1317.930 ; gain = 44.004

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f1d72e56

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1317.930 ; gain = 44.004

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15c3d24fc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1317.930 ; gain = 44.004

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fee4216b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1317.930 ; gain = 44.004

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10f2f154d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1317.930 ; gain = 44.004

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1fd7b90c4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1317.930 ; gain = 44.004

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18a2eccee

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1317.930 ; gain = 44.004

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 12b6492d8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1317.930 ; gain = 44.004

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 132b568ae

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1317.930 ; gain = 44.004

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 132b568ae

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1317.930 ; gain = 44.004
Phase 3 Detail Placement | Checksum: 132b568ae

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1317.930 ; gain = 44.004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e6744e8d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: e6744e8d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1346.617 ; gain = 72.691
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12a301ef5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1346.617 ; gain = 72.691
Phase 4.1 Post Commit Optimization | Checksum: 12a301ef5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 1346.617 ; gain = 72.691

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12a301ef5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 1346.617 ; gain = 72.691

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12a301ef5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 1346.617 ; gain = 72.691

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18d596944

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 1346.617 ; gain = 72.691
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18d596944

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 1346.617 ; gain = 72.691
Ending Placer Task | Checksum: 1740bb3a0

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 1346.617 ; gain = 72.691
43 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 1346.617 ; gain = 72.691
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1346.875 ; gain = 0.258
INFO: [Common 17-1381] The checkpoint 'D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1349.906 ; gain = 2.523
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1349.906 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1349.906 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d231c4b0 ConstDB: 0 ShapeSum: a1d9eef0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a455dc22

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1405.504 ; gain = 48.742

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a455dc22

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1405.504 ; gain = 48.742

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a455dc22

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.504 ; gain = 48.742

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a455dc22

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.504 ; gain = 48.742
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1da288d7d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1405.941 ; gain = 49.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.519  | TNS=0.000  | WHS=-0.191 | THS=-157.553|

Phase 2 Router Initialization | Checksum: 207d1b413

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1420.129 ; gain = 63.367

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14f2ca4c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1420.129 ; gain = 63.367

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1609
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1db970eb8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 1420.129 ; gain = 63.367

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10c3b68e6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1420.129 ; gain = 63.367
Phase 4 Rip-up And Reroute | Checksum: 10c3b68e6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1420.129 ; gain = 63.367

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 9257ac8d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 1420.129 ; gain = 63.367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.240  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 9257ac8d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 1420.129 ; gain = 63.367

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9257ac8d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 1420.129 ; gain = 63.367
Phase 5 Delay and Skew Optimization | Checksum: 9257ac8d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 1420.129 ; gain = 63.367

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12aa2eb84

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1420.129 ; gain = 63.367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.240  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c5eb3e4f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1420.129 ; gain = 63.367
Phase 6 Post Hold Fix | Checksum: c5eb3e4f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1420.129 ; gain = 63.367

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.27027 %
  Global Horizontal Routing Utilization  = 9.59398 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 98ab258a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 1420.129 ; gain = 63.367

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 98ab258a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 1420.129 ; gain = 63.367

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 111c996c5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1420.129 ; gain = 63.367

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.240  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 111c996c5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1420.129 ; gain = 63.367
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1420.129 ; gain = 63.367

Routing Is Done.
57 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:45 . Memory (MB): peak = 1420.129 ; gain = 70.223
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1420.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1437.957 ; gain = 17.828
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1474.152 ; gain = 36.195
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
64 Infos, 19 Warnings, 18 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec 20 17:28:12 2018...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 214.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/.Xil/Vivado-7952-LAPTOP-9JDU4L02/dcp3/system_wrapper_board.xdc]
Finished Parsing XDC File [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/.Xil/Vivado-7952-LAPTOP-9JDU4L02/dcp3/system_wrapper_board.xdc]
Parsing XDC File [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/.Xil/Vivado-7952-LAPTOP-9JDU4L02/dcp3/system_wrapper_early.xdc]
Finished Parsing XDC File [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/.Xil/Vivado-7952-LAPTOP-9JDU4L02/dcp3/system_wrapper_early.xdc]
Parsing XDC File [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/.Xil/Vivado-7952-LAPTOP-9JDU4L02/dcp3/system_wrapper.xdc]
Finished Parsing XDC File [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/.Xil/Vivado-7952-LAPTOP-9JDU4L02/dcp3/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 667.328 ; gain = 29.289
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 667.328 ; gain = 29.289
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 14 instances
  SRLC32E => SRL16E: 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 667.328 ; gain = 458.828
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Dec 20 17:29:32 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1134.996 ; gain = 467.668
INFO: [Common 17-206] Exiting Vivado at Thu Dec 20 17:29:32 2018...
