# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jul 6 2025 16:12:56

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_4
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_LED_2
			6.2.2::Path details for port: o_LED_3
			6.2.3::Path details for port: o_LED_4
			6.2.4::Path details for port: o_Segment1_A
			6.2.5::Path details for port: o_Segment1_B
			6.2.6::Path details for port: o_Segment1_C
			6.2.7::Path details for port: o_Segment1_D
			6.2.8::Path details for port: o_Segment1_E
			6.2.9::Path details for port: o_Segment1_F
			6.2.10::Path details for port: o_Segment1_G
			6.2.11::Path details for port: o_Segment2_A
			6.2.12::Path details for port: o_Segment2_B
			6.2.13::Path details for port: o_Segment2_C
			6.2.14::Path details for port: o_Segment2_D
			6.2.15::Path details for port: o_Segment2_E
			6.2.16::Path details for port: o_Segment2_F
			6.2.17::Path details for port: o_Segment2_G
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_4
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_LED_2
			6.5.2::Path details for port: o_LED_3
			6.5.3::Path details for port: o_LED_4
			6.5.4::Path details for port: o_Segment1_A
			6.5.5::Path details for port: o_Segment1_B
			6.5.6::Path details for port: o_Segment1_C
			6.5.7::Path details for port: o_Segment1_D
			6.5.8::Path details for port: o_Segment1_E
			6.5.9::Path details for port: o_Segment1_F
			6.5.10::Path details for port: o_Segment1_G
			6.5.11::Path details for port: o_Segment2_A
			6.5.12::Path details for port: o_Segment2_B
			6.5.13::Path details for port: o_Segment2_C
			6.5.14::Path details for port: o_Segment2_D
			6.5.15::Path details for port: o_Segment2_E
			6.5.16::Path details for port: o_Segment2_F
			6.5.17::Path details for port: o_Segment2_G
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 118.13 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            31535       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_4  i_Clk       3403         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_LED_2       i_Clk       9505          i_Clk:R                
o_LED_3       i_Clk       9351          i_Clk:R                
o_LED_4       i_Clk       8839          i_Clk:R                
o_Segment1_A  i_Clk       8874          i_Clk:R                
o_Segment1_B  i_Clk       8874          i_Clk:R                
o_Segment1_C  i_Clk       9428          i_Clk:R                
o_Segment1_D  i_Clk       9982          i_Clk:R                
o_Segment1_E  i_Clk       9982          i_Clk:R                
o_Segment1_F  i_Clk       8874          i_Clk:R                
o_Segment1_G  i_Clk       8874          i_Clk:R                
o_Segment2_A  i_Clk       9175          i_Clk:R                
o_Segment2_B  i_Clk       9224          i_Clk:R                
o_Segment2_C  i_Clk       9175          i_Clk:R                
o_Segment2_D  i_Clk       9477          i_Clk:R                
o_Segment2_E  i_Clk       9477          i_Clk:R                
o_Segment2_F  i_Clk       9575          i_Clk:R                
o_Segment2_G  i_Clk       9477          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_4  i_Clk       -765        i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_LED_2       i_Clk       9043                  i_Clk:R                
o_LED_3       i_Clk       8938                  i_Clk:R                
o_LED_4       i_Clk       8391                  i_Clk:R                
o_Segment1_A  i_Clk       8181                  i_Clk:R                
o_Segment1_B  i_Clk       8181                  i_Clk:R                
o_Segment1_C  i_Clk       8749                  i_Clk:R                
o_Segment1_D  i_Clk       9310                  i_Clk:R                
o_Segment1_E  i_Clk       9310                  i_Clk:R                
o_Segment1_F  i_Clk       8181                  i_Clk:R                
o_Segment1_G  i_Clk       8181                  i_Clk:R                
o_Segment2_A  i_Clk       8181                  i_Clk:R                
o_Segment2_B  i_Clk       8181                  i_Clk:R                
o_Segment2_C  i_Clk       8181                  i_Clk:R                
o_Segment2_D  i_Clk       8749                  i_Clk:R                
o_Segment2_E  i_Clk       8749                  i_Clk:R                
o_Segment2_F  i_Clk       8644                  i_Clk:R                
o_Segment2_G  i_Clk       8749                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 118.13 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_r01.out_pc_7_LC_2_15_5/ce
Capture Clock    : cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk
Setup Constraint : 40000p
Path slack       : 31534p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__663/I                                Odrv4                          0              7880  31535  RISE       1
I__663/O                                Odrv4                        351              8231  31535  RISE       1
I__666/I                                LocalMux                       0              8231  31535  RISE       1
I__666/O                                LocalMux                     330              8560  31535  RISE       1
I__669/I                                InMux                          0              8560  31535  RISE       1
I__669/O                                InMux                        259              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/in3       LogicCell40_SEQ_MODE_0000      0              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/lcout     LogicCell40_SEQ_MODE_0000    316              9135  31535  RISE       8
I__259/I                                Odrv4                          0              9135  31535  RISE       1
I__259/O                                Odrv4                        351              9486  31535  RISE       1
I__261/I                                Span4Mux_s1_h                  0              9486  31535  RISE       1
I__261/O                                Span4Mux_s1_h                175              9661  31535  RISE       1
I__263/I                                Span4Mux_s2_v                  0              9661  31535  RISE       1
I__263/O                                Span4Mux_s2_v                252              9914  31535  RISE       1
I__264/I                                LocalMux                       0              9914  31535  RISE       1
I__264/O                                LocalMux                     330             10243  31535  RISE       1
I__266/I                                CEMux                          0             10243  31535  RISE       1
I__266/O                                CEMux                        603             10847  31535  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/ce    LogicCell40_SEQ_MODE_1010      0             10847  31535  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_r01.out_pc_7_LC_2_15_5/ce
Capture Clock    : cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk
Setup Constraint : 40000p
Path slack       : 31534p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__663/I                                Odrv4                          0              7880  31535  RISE       1
I__663/O                                Odrv4                        351              8231  31535  RISE       1
I__666/I                                LocalMux                       0              8231  31535  RISE       1
I__666/O                                LocalMux                     330              8560  31535  RISE       1
I__669/I                                InMux                          0              8560  31535  RISE       1
I__669/O                                InMux                        259              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/in3       LogicCell40_SEQ_MODE_0000      0              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/lcout     LogicCell40_SEQ_MODE_0000    316              9135  31535  RISE       8
I__259/I                                Odrv4                          0              9135  31535  RISE       1
I__259/O                                Odrv4                        351              9486  31535  RISE       1
I__261/I                                Span4Mux_s1_h                  0              9486  31535  RISE       1
I__261/O                                Span4Mux_s1_h                175              9661  31535  RISE       1
I__263/I                                Span4Mux_s2_v                  0              9661  31535  RISE       1
I__263/O                                Span4Mux_s2_v                252              9914  31535  RISE       1
I__264/I                                LocalMux                       0              9914  31535  RISE       1
I__264/O                                LocalMux                     330             10243  31535  RISE       1
I__266/I                                CEMux                          0             10243  31535  RISE       1
I__266/O                                CEMux                        603             10847  31535  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/ce    LogicCell40_SEQ_MODE_1010      0             10847  31535  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_4
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_4
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3403


Data Path Delay                5581
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3403

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_4                                            simpleprocessor_top        0      0                  RISE  1       
i_Switch_4_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
i_Switch_4_ibuf_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
i_Switch_4_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_4_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__163/I                                              Odrv4                      0      1127               RISE  1       
I__163/O                                              Odrv4                      351    1478               RISE  1       
I__164/I                                              IoSpan4Mux                 0      1478               RISE  1       
I__164/O                                              IoSpan4Mux                 288    1765               RISE  1       
I__165/I                                              Span4Mux_h                 0      1765               RISE  1       
I__165/O                                              Span4Mux_h                 302    2067               RISE  1       
I__166/I                                              Span4Mux_h                 0      2067               RISE  1       
I__166/O                                              Span4Mux_h                 302    2369               RISE  1       
I__167/I                                              Span4Mux_v                 0      2369               RISE  1       
I__167/O                                              Span4Mux_v                 351    2719               RISE  1       
I__168/I                                              LocalMux                   0      2719               RISE  1       
I__168/O                                              LocalMux                   330    3049               RISE  1       
I__170/I                                              InMux                      0      3049               RISE  1       
I__170/O                                              InMux                      259    3308               RISE  1       
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in0                LogicCell40_SEQ_MODE_0000  0      3308               RISE  1       
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000  449    3757               RISE  1       
I__158/I                                              LocalMux                   0      3757               RISE  1       
I__158/O                                              LocalMux                   330    4087               RISE  1       
I__159/I                                              IoInMux                    0      4087               RISE  1       
I__159/O                                              IoInMux                    259    4346               RISE  1       
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4346               RISE  1       
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    4964               RISE  18      
I__271/I                                              gio2CtrlBuf                0      4964               RISE  1       
I__271/O                                              gio2CtrlBuf                0      4964               RISE  1       
I__272/I                                              GlobalMux                  0      4964               RISE  1       
I__272/O                                              GlobalMux                  154    5118               RISE  1       
I__273/I                                              SRMux                      0      5118               RISE  1       
I__273/O                                              SRMux                      463    5581               RISE  1       
ds_reset.r_Count_8_LC_2_8_7/sr                        LogicCell40_SEQ_MODE_1000  0      5581               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__624/I                                            ClkMux                     0      2073               RISE  1       
I__624/O                                            ClkMux                     309    2381               RISE  1       
ds_reset.r_Count_8_LC_2_8_7/clk                     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_LED_2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_2
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9505


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6584
---------------------------- ------
Clock To Out Delay             9505

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  8       
I__446/I                                 Odrv12                     0      2921               FALL  1       
I__446/O                                 Odrv12                     540    3461               FALL  1       
I__452/I                                 Span12Mux_v                0      3461               FALL  1       
I__452/O                                 Span12Mux_v                540    4001               FALL  1       
I__455/I                                 Sp12to4                    0      4001               FALL  1       
I__455/O                                 Sp12to4                    449    4450               FALL  1       
I__459/I                                 Span4Mux_s2_h              0      4450               FALL  1       
I__459/O                                 Span4Mux_s2_h              203    4654               FALL  1       
I__460/I                                 LocalMux                   0      4654               FALL  1       
I__460/O                                 LocalMux                   309    4962               FALL  1       
I__461/I                                 IoInMux                    0      4962               FALL  1       
I__461/O                                 IoInMux                    217    5180               FALL  1       
o_LED_2_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5180               FALL  1       
o_LED_2_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   7417               FALL  1       
o_LED_2_obuf_iopad/DIN                   IO_PAD                     0      7417               FALL  1       
o_LED_2_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2088   9505               FALL  1       
o_LED_2                                  simpleprocessor_top        0      9505               FALL  1       

6.2.2::Path details for port: o_LED_3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_3
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9351


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6430
---------------------------- ------
Clock To Out Delay             9351

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  8       
I__409/I                                 Odrv4                      0      2921               FALL  1       
I__409/O                                 Odrv4                      372    3293               FALL  1       
I__415/I                                 Span4Mux_h                 0      3293               FALL  1       
I__415/O                                 Span4Mux_h                 316    3609               FALL  1       
I__419/I                                 Span4Mux_h                 0      3609               FALL  1       
I__419/O                                 Span4Mux_h                 316    3924               FALL  1       
I__421/I                                 Span4Mux_v                 0      3924               FALL  1       
I__421/O                                 Span4Mux_v                 372    4296               FALL  1       
I__425/I                                 Span4Mux_s2_h              0      4296               FALL  1       
I__425/O                                 Span4Mux_s2_h              203    4499               FALL  1       
I__428/I                                 LocalMux                   0      4499               FALL  1       
I__428/O                                 LocalMux                   309    4808               FALL  1       
I__429/I                                 IoInMux                    0      4808               FALL  1       
I__429/O                                 IoInMux                    217    5025               FALL  1       
o_LED_3_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5025               FALL  1       
o_LED_3_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   7263               FALL  1       
o_LED_3_obuf_iopad/DIN                   IO_PAD                     0      7263               FALL  1       
o_LED_3_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2088   9351               FALL  1       
o_LED_3                                  simpleprocessor_top        0      9351               FALL  1       

6.2.3::Path details for port: o_LED_4   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_4
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8839


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5918
---------------------------- ------
Clock To Out Delay             8839

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__631/I                                            ClkMux                     0      2073               RISE  1       
I__631/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_2_LC_1_15_5/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  8       
I__391/I                                 Odrv12                     0      2921               FALL  1       
I__391/O                                 Odrv12                     540    3461               FALL  1       
I__397/I                                 Span12Mux_s11_h            0      3461               FALL  1       
I__397/O                                 Span12Mux_s11_h            526    3987               FALL  1       
I__402/I                                 LocalMux                   0      3987               FALL  1       
I__402/O                                 LocalMux                   309    4296               FALL  1       
I__407/I                                 IoInMux                    0      4296               FALL  1       
I__407/O                                 IoInMux                    217    4513               FALL  1       
o_LED_4_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      4513               FALL  1       
o_LED_4_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   6751               FALL  1       
o_LED_4_obuf_iopad/DIN                   IO_PAD                     0      6751               FALL  1       
o_LED_4_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2088   8839               FALL  1       
o_LED_4                                  simpleprocessor_top        0      8839               FALL  1       

6.2.4::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8874


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5953
---------------------------- ------
Clock To Out Delay             8874

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_7_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  7       
I__344/I                                 LocalMux                   0      2921               RISE  1       
I__344/O                                 LocalMux                   330    3251               RISE  1       
I__348/I                                 InMux                      0      3251               RISE  1       
I__348/O                                 InMux                      259    3510               RISE  1       
u_hi.seg_n_1_6_0__m26_LC_1_14_6/in0      LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
u_hi.seg_n_1_6_0__m26_LC_1_14_6/lcout    LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__150/I                                 LocalMux                   0      3959               RISE  1       
I__150/O                                 LocalMux                   330    4289               RISE  1       
I__151/I                                 IoInMux                    0      4289               RISE  1       
I__151/O                                 IoInMux                    259    4548               RISE  1       
o_Segment1_A_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4548               RISE  1       
o_Segment1_A_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   6786               FALL  1       
o_Segment1_A_obuf_iopad/DIN              IO_PAD                     0      6786               FALL  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   8874               FALL  1       
o_Segment1_A                             simpleprocessor_top        0      8874               FALL  1       

6.2.5::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8874


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5953
---------------------------- ------
Clock To Out Delay             8874

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__631/I                                            ClkMux                     0      2073               RISE  1       
I__631/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_5_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  7       
I__357/I                                 LocalMux                   0      2921               RISE  1       
I__357/O                                 LocalMux                   330    3251               RISE  1       
I__360/I                                 InMux                      0      3251               RISE  1       
I__360/O                                 InMux                      259    3510               RISE  1       
u_hi.seg_n_1_6_0__m23_LC_1_14_5/in0      LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
u_hi.seg_n_1_6_0__m23_LC_1_14_5/lcout    LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__152/I                                 LocalMux                   0      3959               RISE  1       
I__152/O                                 LocalMux                   330    4289               RISE  1       
I__153/I                                 IoInMux                    0      4289               RISE  1       
I__153/O                                 IoInMux                    259    4548               RISE  1       
o_Segment1_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4548               RISE  1       
o_Segment1_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   6786               FALL  1       
o_Segment1_B_obuf_iopad/DIN              IO_PAD                     0      6786               FALL  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   8874               FALL  1       
o_Segment1_B                             simpleprocessor_top        0      8874               FALL  1       

6.2.6::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9428


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6507
---------------------------- ------
Clock To Out Delay             9428

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__631/I                                            ClkMux                     0      2073               RISE  1       
I__631/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  7       
I__370/I                                 Odrv4                      0      2921               RISE  1       
I__370/O                                 Odrv4                      351    3272               RISE  1       
I__375/I                                 Span4Mux_s1_v              0      3272               RISE  1       
I__375/O                                 Span4Mux_s1_v              203    3475               RISE  1       
I__378/I                                 LocalMux                   0      3475               RISE  1       
I__378/O                                 LocalMux                   330    3805               RISE  1       
I__381/I                                 InMux                      0      3805               RISE  1       
I__381/O                                 InMux                      259    4065               RISE  1       
u_hi.seg_n_1_6_0__m20_LC_4_16_7/in0      LogicCell40_SEQ_MODE_0000  0      4065               RISE  1       
u_hi.seg_n_1_6_0__m20_LC_4_16_7/lcout    LogicCell40_SEQ_MODE_0000  449    4513               RISE  1       
I__329/I                                 LocalMux                   0      4513               RISE  1       
I__329/O                                 LocalMux                   330    4843               RISE  1       
I__330/I                                 IoInMux                    0      4843               RISE  1       
I__330/O                                 IoInMux                    259    5103               RISE  1       
o_Segment1_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      5103               RISE  1       
o_Segment1_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   7340               FALL  1       
o_Segment1_C_obuf_iopad/DIN              IO_PAD                     0      7340               FALL  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   9428               FALL  1       
o_Segment1_C                             simpleprocessor_top        0      9428               FALL  1       

6.2.7::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9982


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              7061
---------------------------- ------
Clock To Out Delay             9982

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__631/I                                            ClkMux                     0      2073               RISE  1       
I__631/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  7       
I__370/I                                 Odrv4                      0      2921               RISE  1       
I__370/O                                 Odrv4                      351    3272               RISE  1       
I__375/I                                 Span4Mux_s1_v              0      3272               RISE  1       
I__375/O                                 Span4Mux_s1_v              203    3475               RISE  1       
I__378/I                                 LocalMux                   0      3475               RISE  1       
I__378/O                                 LocalMux                   330    3805               RISE  1       
I__380/I                                 InMux                      0      3805               RISE  1       
I__380/O                                 InMux                      259    4065               RISE  1       
u_hi.seg_n_1_6_0__m17_LC_4_16_1/in0      LogicCell40_SEQ_MODE_0000  0      4065               RISE  1       
u_hi.seg_n_1_6_0__m17_LC_4_16_1/lcout    LogicCell40_SEQ_MODE_0000  449    4513               RISE  1       
I__466/I                                 Odrv4                      0      4513               RISE  1       
I__466/O                                 Odrv4                      351    4864               RISE  1       
I__467/I                                 Span4Mux_s0_v              0      4864               RISE  1       
I__467/O                                 Span4Mux_s0_v              203    5067               RISE  1       
I__468/I                                 LocalMux                   0      5067               RISE  1       
I__468/O                                 LocalMux                   330    5397               RISE  1       
I__469/I                                 IoInMux                    0      5397               RISE  1       
I__469/O                                 IoInMux                    259    5657               RISE  1       
o_Segment1_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      5657               RISE  1       
o_Segment1_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   7894               FALL  1       
o_Segment1_D_obuf_iopad/DIN              IO_PAD                     0      7894               FALL  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   9982               FALL  1       
o_Segment1_D                             simpleprocessor_top        0      9982               FALL  1       

6.2.8::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9982


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              7061
---------------------------- ------
Clock To Out Delay             9982

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  7       
I__332/I                                 Odrv4                      0      2921               RISE  1       
I__332/O                                 Odrv4                      351    3272               RISE  1       
I__337/I                                 Span4Mux_s1_v              0      3272               RISE  1       
I__337/O                                 Span4Mux_s1_v              203    3475               RISE  1       
I__340/I                                 LocalMux                   0      3475               RISE  1       
I__340/O                                 LocalMux                   330    3805               RISE  1       
I__341/I                                 InMux                      0      3805               RISE  1       
I__341/O                                 InMux                      259    4065               RISE  1       
u_hi.seg_n_1_6_0__m14_LC_4_16_6/in0      LogicCell40_SEQ_MODE_0000  0      4065               RISE  1       
u_hi.seg_n_1_6_0__m14_LC_4_16_6/lcout    LogicCell40_SEQ_MODE_0000  449    4513               RISE  1       
I__382/I                                 Odrv4                      0      4513               RISE  1       
I__382/O                                 Odrv4                      351    4864               RISE  1       
I__383/I                                 Span4Mux_s0_v              0      4864               RISE  1       
I__383/O                                 Span4Mux_s0_v              203    5067               RISE  1       
I__384/I                                 LocalMux                   0      5067               RISE  1       
I__384/O                                 LocalMux                   330    5397               RISE  1       
I__385/I                                 IoInMux                    0      5397               RISE  1       
I__385/O                                 IoInMux                    259    5657               RISE  1       
o_Segment1_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      5657               RISE  1       
o_Segment1_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   7894               FALL  1       
o_Segment1_E_obuf_iopad/DIN              IO_PAD                     0      7894               FALL  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   9982               FALL  1       
o_Segment1_E                             simpleprocessor_top        0      9982               FALL  1       

6.2.9::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8874


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5953
---------------------------- ------
Clock To Out Delay             8874

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__631/I                                            ClkMux                     0      2073               RISE  1       
I__631/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_5_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  7       
I__357/I                                 LocalMux                   0      2921               RISE  1       
I__357/O                                 LocalMux                   330    3251               RISE  1       
I__359/I                                 InMux                      0      3251               RISE  1       
I__359/O                                 InMux                      259    3510               RISE  1       
u_hi.seg_n_1_6_0__m10_LC_1_14_3/in0      LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
u_hi.seg_n_1_6_0__m10_LC_1_14_3/lcout    LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__154/I                                 LocalMux                   0      3959               RISE  1       
I__154/O                                 LocalMux                   330    4289               RISE  1       
I__155/I                                 IoInMux                    0      4289               RISE  1       
I__155/O                                 IoInMux                    259    4548               RISE  1       
o_Segment1_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4548               RISE  1       
o_Segment1_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   6786               FALL  1       
o_Segment1_F_obuf_iopad/DIN              IO_PAD                     0      6786               FALL  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   8874               FALL  1       
o_Segment1_F                             simpleprocessor_top        0      8874               FALL  1       

6.2.10::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8874


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5953
---------------------------- ------
Clock To Out Delay             8874

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_7_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  7       
I__344/I                                 LocalMux                   0      2921               RISE  1       
I__344/O                                 LocalMux                   330    3251               RISE  1       
I__349/I                                 InMux                      0      3251               RISE  1       
I__349/O                                 InMux                      259    3510               RISE  1       
u_hi.seg_n_1_6_0__m5_LC_1_14_0/in0       LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
u_hi.seg_n_1_6_0__m5_LC_1_14_0/lcout     LogicCell40_SEQ_MODE_0000  449    3959               RISE  1       
I__156/I                                 LocalMux                   0      3959               RISE  1       
I__156/O                                 LocalMux                   330    4289               RISE  1       
I__157/I                                 IoInMux                    0      4289               RISE  1       
I__157/O                                 IoInMux                    259    4548               RISE  1       
o_Segment1_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4548               RISE  1       
o_Segment1_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   6786               FALL  1       
o_Segment1_G_obuf_iopad/DIN              IO_PAD                     0      6786               FALL  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   8874               FALL  1       
o_Segment1_G                             simpleprocessor_top        0      8874               FALL  1       

6.2.11::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9175


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6254
---------------------------- ------
Clock To Out Delay             9175

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__629/I                                            ClkMux                     0      2073               RISE  1       
I__629/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  7       
I__431/I                                 Odrv4                      0      2921               RISE  1       
I__431/O                                 Odrv4                      351    3272               RISE  1       
I__433/I                                 LocalMux                   0      3272               RISE  1       
I__433/O                                 LocalMux                   330    3602               RISE  1       
I__437/I                                 InMux                      0      3602               RISE  1       
I__437/O                                 InMux                      259    3861               RISE  1       
u_lo.seg_n_1_6_0__m26_LC_2_16_3/in1      LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
u_lo.seg_n_1_6_0__m26_LC_2_16_3/lcout    LogicCell40_SEQ_MODE_0000  400    4261               RISE  1       
I__326/I                                 LocalMux                   0      4261               RISE  1       
I__326/O                                 LocalMux                   330    4591               RISE  1       
I__327/I                                 IoInMux                    0      4591               RISE  1       
I__327/O                                 IoInMux                    259    4850               RISE  1       
o_Segment2_A_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4850               RISE  1       
o_Segment2_A_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   7087               FALL  1       
o_Segment2_A_obuf_iopad/DIN              IO_PAD                     0      7087               FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   9175               FALL  1       
o_Segment2_A                             simpleprocessor_top        0      9175               FALL  1       

6.2.12::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9224


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6303
---------------------------- ------
Clock To Out Delay             9224

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__629/I                                            ClkMux                     0      2073               RISE  1       
I__629/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  7       
I__431/I                                 Odrv4                      0      2921               RISE  1       
I__431/O                                 Odrv4                      351    3272               RISE  1       
I__433/I                                 LocalMux                   0      3272               RISE  1       
I__433/O                                 LocalMux                   330    3602               RISE  1       
I__436/I                                 InMux                      0      3602               RISE  1       
I__436/O                                 InMux                      259    3861               RISE  1       
u_lo.seg_n_1_6_0__m23_LC_2_16_2/in0      LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
u_lo.seg_n_1_6_0__m23_LC_2_16_2/lcout    LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__254/I                                 LocalMux                   0      4310               RISE  1       
I__254/O                                 LocalMux                   330    4640               RISE  1       
I__255/I                                 IoInMux                    0      4640               RISE  1       
I__255/O                                 IoInMux                    259    4899               RISE  1       
o_Segment2_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4899               RISE  1       
o_Segment2_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   7136               FALL  1       
o_Segment2_B_obuf_iopad/DIN              IO_PAD                     0      7136               FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   9224               FALL  1       
o_Segment2_B                             simpleprocessor_top        0      9224               FALL  1       

6.2.13::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9175


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6254
---------------------------- ------
Clock To Out Delay             9175

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__629/I                                            ClkMux                     0      2073               RISE  1       
I__629/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  7       
I__431/I                                 Odrv4                      0      2921               RISE  1       
I__431/O                                 Odrv4                      351    3272               RISE  1       
I__433/I                                 LocalMux                   0      3272               RISE  1       
I__433/O                                 LocalMux                   330    3602               RISE  1       
I__435/I                                 InMux                      0      3602               RISE  1       
I__435/O                                 InMux                      259    3861               RISE  1       
u_lo.seg_n_1_6_0__m20_LC_2_16_1/in1      LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
u_lo.seg_n_1_6_0__m20_LC_2_16_1/lcout    LogicCell40_SEQ_MODE_0000  400    4261               RISE  1       
I__256/I                                 LocalMux                   0      4261               RISE  1       
I__256/O                                 LocalMux                   330    4591               RISE  1       
I__257/I                                 IoInMux                    0      4591               RISE  1       
I__257/O                                 IoInMux                    259    4850               RISE  1       
o_Segment2_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4850               RISE  1       
o_Segment2_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   7087               FALL  1       
o_Segment2_C_obuf_iopad/DIN              IO_PAD                     0      7087               FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   9175               FALL  1       
o_Segment2_C                             simpleprocessor_top        0      9175               FALL  1       

6.2.14::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9477


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6556
---------------------------- ------
Clock To Out Delay             9477

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  8       
I__410/I                                 Odrv4                      0      2921               RISE  1       
I__410/O                                 Odrv4                      351    3272               RISE  1       
I__416/I                                 Span4Mux_h                 0      3272               RISE  1       
I__416/O                                 Span4Mux_h                 302    3574               RISE  1       
I__420/I                                 LocalMux                   0      3574               RISE  1       
I__420/O                                 LocalMux                   330    3903               RISE  1       
I__423/I                                 InMux                      0      3903               RISE  1       
I__423/O                                 InMux                      259    4163               RISE  1       
u_lo.seg_n_1_6_0__m17_LC_4_16_2/in1      LogicCell40_SEQ_MODE_0000  0      4163               RISE  1       
u_lo.seg_n_1_6_0__m17_LC_4_16_2/lcout    LogicCell40_SEQ_MODE_0000  400    4563               RISE  1       
I__464/I                                 LocalMux                   0      4563               RISE  1       
I__464/O                                 LocalMux                   330    4892               RISE  1       
I__465/I                                 IoInMux                    0      4892               RISE  1       
I__465/O                                 IoInMux                    259    5152               RISE  1       
o_Segment2_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      5152               RISE  1       
o_Segment2_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   7389               FALL  1       
o_Segment2_D_obuf_iopad/DIN              IO_PAD                     0      7389               FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   9477               FALL  1       
o_Segment2_D                             simpleprocessor_top        0      9477               FALL  1       

6.2.15::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9477


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6556
---------------------------- ------
Clock To Out Delay             9477

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__629/I                                            ClkMux                     0      2073               RISE  1       
I__629/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  7       
I__431/I                                 Odrv4                      0      2921               RISE  1       
I__431/O                                 Odrv4                      351    3272               RISE  1       
I__434/I                                 Span4Mux_h                 0      3272               RISE  1       
I__434/O                                 Span4Mux_h                 302    3574               RISE  1       
I__438/I                                 LocalMux                   0      3574               RISE  1       
I__438/O                                 LocalMux                   330    3903               RISE  1       
I__439/I                                 InMux                      0      3903               RISE  1       
I__439/O                                 InMux                      259    4163               RISE  1       
u_lo.seg_n_1_6_0__m14_LC_4_16_5/in1      LogicCell40_SEQ_MODE_0000  0      4163               RISE  1       
u_lo.seg_n_1_6_0__m14_LC_4_16_5/lcout    LogicCell40_SEQ_MODE_0000  400    4563               RISE  1       
I__386/I                                 LocalMux                   0      4563               RISE  1       
I__386/O                                 LocalMux                   330    4892               RISE  1       
I__387/I                                 IoInMux                    0      4892               RISE  1       
I__387/O                                 IoInMux                    259    5152               RISE  1       
o_Segment2_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      5152               RISE  1       
o_Segment2_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   7389               FALL  1       
o_Segment2_E_obuf_iopad/DIN              IO_PAD                     0      7389               FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   9477               FALL  1       
o_Segment2_E                             simpleprocessor_top        0      9477               FALL  1       

6.2.16::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9575


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6654
---------------------------- ------
Clock To Out Delay             9575

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  8       
I__409/I                                 Odrv4                      0      2921               RISE  1       
I__409/O                                 Odrv4                      351    3272               RISE  1       
I__414/I                                 LocalMux                   0      3272               RISE  1       
I__414/O                                 LocalMux                   330    3602               RISE  1       
I__418/I                                 InMux                      0      3602               RISE  1       
I__418/O                                 InMux                      259    3861               RISE  1       
u_lo.seg_n_1_6_0__m10_LC_2_12_0/in0      LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
u_lo.seg_n_1_6_0__m10_LC_2_12_0/lcout    LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__268/I                                 Odrv4                      0      4310               RISE  1       
I__268/O                                 Odrv4                      351    4661               RISE  1       
I__269/I                                 LocalMux                   0      4661               RISE  1       
I__269/O                                 LocalMux                   330    4990               RISE  1       
I__270/I                                 IoInMux                    0      4990               RISE  1       
I__270/O                                 IoInMux                    259    5250               RISE  1       
o_Segment2_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      5250               RISE  1       
o_Segment2_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   7487               FALL  1       
o_Segment2_F_obuf_iopad/DIN              IO_PAD                     0      7487               FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   9575               FALL  1       
o_Segment2_F                             simpleprocessor_top        0      9575               FALL  1       

6.2.17::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9477


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6556
---------------------------- ------
Clock To Out Delay             9477

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__629/I                                            ClkMux                     0      2073               RISE  1       
I__629/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  7       
I__431/I                                 Odrv4                      0      2921               RISE  1       
I__431/O                                 Odrv4                      351    3272               RISE  1       
I__434/I                                 Span4Mux_h                 0      3272               RISE  1       
I__434/O                                 Span4Mux_h                 302    3574               RISE  1       
I__438/I                                 LocalMux                   0      3574               RISE  1       
I__438/O                                 LocalMux                   330    3903               RISE  1       
I__441/I                                 InMux                      0      3903               RISE  1       
I__441/O                                 InMux                      259    4163               RISE  1       
u_lo.seg_n_1_6_0__m5_LC_4_16_3/in1       LogicCell40_SEQ_MODE_0000  0      4163               RISE  1       
u_lo.seg_n_1_6_0__m5_LC_4_16_3/lcout     LogicCell40_SEQ_MODE_0000  400    4563               RISE  1       
I__462/I                                 LocalMux                   0      4563               RISE  1       
I__462/O                                 LocalMux                   330    4892               RISE  1       
I__463/I                                 IoInMux                    0      4892               RISE  1       
I__463/O                                 IoInMux                    259    5152               RISE  1       
o_Segment2_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      5152               RISE  1       
o_Segment2_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   7389               FALL  1       
o_Segment2_G_obuf_iopad/DIN              IO_PAD                     0      7389               FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   9477               FALL  1       
o_Segment2_G                             simpleprocessor_top        0      9477               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_4
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_4
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -765


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -3146
---------------------------- ------
Hold Time                      -765

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_4                           simpleprocessor_top        0      0                  FALL  1       
i_Switch_4_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_4_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_4_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_4_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__163/I                             Odrv4                      0      923                FALL  1       
I__163/O                             Odrv4                      372    1295               FALL  1       
I__164/I                             IoSpan4Mux                 0      1295               FALL  1       
I__164/O                             IoSpan4Mux                 323    1617               FALL  1       
I__165/I                             Span4Mux_h                 0      1617               FALL  1       
I__165/O                             Span4Mux_h                 316    1933               FALL  1       
I__166/I                             Span4Mux_h                 0      1933               FALL  1       
I__166/O                             Span4Mux_h                 316    2248               FALL  1       
I__167/I                             Span4Mux_v                 0      2248               FALL  1       
I__167/O                             Span4Mux_v                 372    2620               FALL  1       
I__168/I                             LocalMux                   0      2620               FALL  1       
I__168/O                             LocalMux                   309    2929               FALL  1       
I__169/I                             InMux                      0      2929               FALL  1       
I__169/O                             InMux                      217    3146               FALL  1       
ds_reset.r_State_LC_1_9_2/in0        LogicCell40_SEQ_MODE_1000  0      3146               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__625/I                                            ClkMux                     0      2073               RISE  1       
I__625/O                                            ClkMux                     309    2381               RISE  1       
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_LED_2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_2
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9043


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6122
---------------------------- ------
Clock To Out Delay             9043

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  8       
I__446/I                                 Odrv12                     0      2921               RISE  1       
I__446/O                                 Odrv12                     491    3412               RISE  1       
I__452/I                                 Span12Mux_v                0      3412               RISE  1       
I__452/O                                 Span12Mux_v                491    3903               RISE  1       
I__455/I                                 Sp12to4                    0      3903               RISE  1       
I__455/O                                 Sp12to4                    428    4331               RISE  1       
I__459/I                                 Span4Mux_s2_h              0      4331               RISE  1       
I__459/O                                 Span4Mux_s2_h              203    4534               RISE  1       
I__460/I                                 LocalMux                   0      4534               RISE  1       
I__460/O                                 LocalMux                   330    4864               RISE  1       
I__461/I                                 IoInMux                    0      4864               RISE  1       
I__461/O                                 IoInMux                    259    5124               RISE  1       
o_LED_2_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5124               RISE  1       
o_LED_2_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   7129               RISE  1       
o_LED_2_obuf_iopad/DIN                   IO_PAD                     0      7129               RISE  1       
o_LED_2_obuf_iopad/PACKAGEPIN:out        IO_PAD                     1914   9043               RISE  1       
o_LED_2                                  simpleprocessor_top        0      9043               RISE  1       

6.5.2::Path details for port: o_LED_3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_3
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8938


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6017
---------------------------- ------
Clock To Out Delay             8938

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  8       
I__409/I                                 Odrv4                      0      2921               RISE  1       
I__409/O                                 Odrv4                      351    3272               RISE  1       
I__415/I                                 Span4Mux_h                 0      3272               RISE  1       
I__415/O                                 Span4Mux_h                 302    3574               RISE  1       
I__419/I                                 Span4Mux_h                 0      3574               RISE  1       
I__419/O                                 Span4Mux_h                 302    3875               RISE  1       
I__421/I                                 Span4Mux_v                 0      3875               RISE  1       
I__421/O                                 Span4Mux_v                 351    4226               RISE  1       
I__425/I                                 Span4Mux_s2_h              0      4226               RISE  1       
I__425/O                                 Span4Mux_s2_h              203    4429               RISE  1       
I__428/I                                 LocalMux                   0      4429               RISE  1       
I__428/O                                 LocalMux                   330    4759               RISE  1       
I__429/I                                 IoInMux                    0      4759               RISE  1       
I__429/O                                 IoInMux                    259    5018               RISE  1       
o_LED_3_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5018               RISE  1       
o_LED_3_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   7024               RISE  1       
o_LED_3_obuf_iopad/DIN                   IO_PAD                     0      7024               RISE  1       
o_LED_3_obuf_iopad/PACKAGEPIN:out        IO_PAD                     1914   8938               RISE  1       
o_LED_3                                  simpleprocessor_top        0      8938               RISE  1       

6.5.3::Path details for port: o_LED_4   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_4
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8391


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5470
---------------------------- ------
Clock To Out Delay             8391

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__631/I                                            ClkMux                     0      2073               RISE  1       
I__631/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_2_LC_1_15_5/lcout  LogicCell40_SEQ_MODE_1010  540    2921               RISE  8       
I__391/I                                 Odrv12                     0      2921               RISE  1       
I__391/O                                 Odrv12                     491    3412               RISE  1       
I__397/I                                 Span12Mux_s11_h            0      3412               RISE  1       
I__397/O                                 Span12Mux_s11_h            470    3882               RISE  1       
I__402/I                                 LocalMux                   0      3882               RISE  1       
I__402/O                                 LocalMux                   330    4212               RISE  1       
I__407/I                                 IoInMux                    0      4212               RISE  1       
I__407/O                                 IoInMux                    259    4471               RISE  1       
o_LED_4_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      4471               RISE  1       
o_LED_4_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   6477               RISE  1       
o_LED_4_obuf_iopad/DIN                   IO_PAD                     0      6477               RISE  1       
o_LED_4_obuf_iopad/PACKAGEPIN:out        IO_PAD                     1914   8391               RISE  1       
o_LED_4                                  simpleprocessor_top        0      8391               RISE  1       

6.5.4::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5260
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  7       
I__331/I                                 LocalMux                   0      2921               FALL  1       
I__331/O                                 LocalMux                   309    3230               FALL  1       
I__335/I                                 InMux                      0      3230               FALL  1       
I__335/O                                 InMux                      217    3447               FALL  1       
u_hi.seg_n_1_6_0__m26_LC_1_14_6/in3      LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
u_hi.seg_n_1_6_0__m26_LC_1_14_6/lcout    LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__150/I                                 LocalMux                   0      3735               FALL  1       
I__150/O                                 LocalMux                   309    4044               FALL  1       
I__151/I                                 IoInMux                    0      4044               FALL  1       
I__151/O                                 IoInMux                    217    4261               FALL  1       
o_Segment1_A_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4261               FALL  1       
o_Segment1_A_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6267               RISE  1       
o_Segment1_A_obuf_iopad/DIN              IO_PAD                     0      6267               RISE  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8181               RISE  1       
o_Segment1_A                             simpleprocessor_top        0      8181               RISE  1       

6.5.5::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5260
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__631/I                                            ClkMux                     0      2073               RISE  1       
I__631/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  7       
I__369/I                                 LocalMux                   0      2921               FALL  1       
I__369/O                                 LocalMux                   309    3230               FALL  1       
I__372/I                                 InMux                      0      3230               FALL  1       
I__372/O                                 InMux                      217    3447               FALL  1       
u_hi.seg_n_1_6_0__m23_LC_1_14_5/in3      LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
u_hi.seg_n_1_6_0__m23_LC_1_14_5/lcout    LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__152/I                                 LocalMux                   0      3735               FALL  1       
I__152/O                                 LocalMux                   309    4044               FALL  1       
I__153/I                                 IoInMux                    0      4044               FALL  1       
I__153/O                                 IoInMux                    217    4261               FALL  1       
o_Segment1_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4261               FALL  1       
o_Segment1_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6267               RISE  1       
o_Segment1_B_obuf_iopad/DIN              IO_PAD                     0      6267               RISE  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8181               RISE  1       
o_Segment1_B                             simpleprocessor_top        0      8181               RISE  1       

6.5.6::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8749


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5828
---------------------------- ------
Clock To Out Delay             8749

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  7       
I__332/I                                 Odrv4                      0      2921               FALL  1       
I__332/O                                 Odrv4                      372    3293               FALL  1       
I__337/I                                 Span4Mux_s1_v              0      3293               FALL  1       
I__337/O                                 Span4Mux_s1_v              196    3489               FALL  1       
I__340/I                                 LocalMux                   0      3489               FALL  1       
I__340/O                                 LocalMux                   309    3798               FALL  1       
I__343/I                                 InMux                      0      3798               FALL  1       
I__343/O                                 InMux                      217    4015               FALL  1       
u_hi.seg_n_1_6_0__m20_LC_4_16_7/in3      LogicCell40_SEQ_MODE_0000  0      4015               FALL  1       
u_hi.seg_n_1_6_0__m20_LC_4_16_7/lcout    LogicCell40_SEQ_MODE_0000  288    4303               FALL  1       
I__329/I                                 LocalMux                   0      4303               FALL  1       
I__329/O                                 LocalMux                   309    4612               FALL  1       
I__330/I                                 IoInMux                    0      4612               FALL  1       
I__330/O                                 IoInMux                    217    4829               FALL  1       
o_Segment1_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4829               FALL  1       
o_Segment1_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6835               RISE  1       
o_Segment1_C_obuf_iopad/DIN              IO_PAD                     0      6835               RISE  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8749               RISE  1       
o_Segment1_C                             simpleprocessor_top        0      8749               RISE  1       

6.5.7::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9310


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6389
---------------------------- ------
Clock To Out Delay             9310

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  7       
I__332/I                                 Odrv4                      0      2921               FALL  1       
I__332/O                                 Odrv4                      372    3293               FALL  1       
I__337/I                                 Span4Mux_s1_v              0      3293               FALL  1       
I__337/O                                 Span4Mux_s1_v              196    3489               FALL  1       
I__340/I                                 LocalMux                   0      3489               FALL  1       
I__340/O                                 LocalMux                   309    3798               FALL  1       
I__342/I                                 InMux                      0      3798               FALL  1       
I__342/O                                 InMux                      217    4015               FALL  1       
u_hi.seg_n_1_6_0__m17_LC_4_16_1/in3      LogicCell40_SEQ_MODE_0000  0      4015               FALL  1       
u_hi.seg_n_1_6_0__m17_LC_4_16_1/lcout    LogicCell40_SEQ_MODE_0000  288    4303               FALL  1       
I__466/I                                 Odrv4                      0      4303               FALL  1       
I__466/O                                 Odrv4                      372    4675               FALL  1       
I__467/I                                 Span4Mux_s0_v              0      4675               FALL  1       
I__467/O                                 Span4Mux_s0_v              189    4864               FALL  1       
I__468/I                                 LocalMux                   0      4864               FALL  1       
I__468/O                                 LocalMux                   309    5173               FALL  1       
I__469/I                                 IoInMux                    0      5173               FALL  1       
I__469/O                                 IoInMux                    217    5390               FALL  1       
o_Segment1_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      5390               FALL  1       
o_Segment1_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   7396               RISE  1       
o_Segment1_D_obuf_iopad/DIN              IO_PAD                     0      7396               RISE  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   9310               RISE  1       
o_Segment1_D                             simpleprocessor_top        0      9310               RISE  1       

6.5.8::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9310


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6389
---------------------------- ------
Clock To Out Delay             9310

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__631/I                                            ClkMux                     0      2073               RISE  1       
I__631/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  7       
I__370/I                                 Odrv4                      0      2921               FALL  1       
I__370/O                                 Odrv4                      372    3293               FALL  1       
I__375/I                                 Span4Mux_s1_v              0      3293               FALL  1       
I__375/O                                 Span4Mux_s1_v              196    3489               FALL  1       
I__378/I                                 LocalMux                   0      3489               FALL  1       
I__378/O                                 LocalMux                   309    3798               FALL  1       
I__379/I                                 InMux                      0      3798               FALL  1       
I__379/O                                 InMux                      217    4015               FALL  1       
u_hi.seg_n_1_6_0__m14_LC_4_16_6/in3      LogicCell40_SEQ_MODE_0000  0      4015               FALL  1       
u_hi.seg_n_1_6_0__m14_LC_4_16_6/lcout    LogicCell40_SEQ_MODE_0000  288    4303               FALL  1       
I__382/I                                 Odrv4                      0      4303               FALL  1       
I__382/O                                 Odrv4                      372    4675               FALL  1       
I__383/I                                 Span4Mux_s0_v              0      4675               FALL  1       
I__383/O                                 Span4Mux_s0_v              189    4864               FALL  1       
I__384/I                                 LocalMux                   0      4864               FALL  1       
I__384/O                                 LocalMux                   309    5173               FALL  1       
I__385/I                                 IoInMux                    0      5173               FALL  1       
I__385/O                                 IoInMux                    217    5390               FALL  1       
o_Segment1_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      5390               FALL  1       
o_Segment1_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   7396               RISE  1       
o_Segment1_E_obuf_iopad/DIN              IO_PAD                     0      7396               RISE  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   9310               RISE  1       
o_Segment1_E                             simpleprocessor_top        0      9310               RISE  1       

6.5.9::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5260
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__631/I                                            ClkMux                     0      2073               RISE  1       
I__631/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  7       
I__369/I                                 LocalMux                   0      2921               FALL  1       
I__369/O                                 LocalMux                   309    3230               FALL  1       
I__371/I                                 InMux                      0      3230               FALL  1       
I__371/O                                 InMux                      217    3447               FALL  1       
u_hi.seg_n_1_6_0__m10_LC_1_14_3/in3      LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
u_hi.seg_n_1_6_0__m10_LC_1_14_3/lcout    LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__154/I                                 LocalMux                   0      3735               FALL  1       
I__154/O                                 LocalMux                   309    4044               FALL  1       
I__155/I                                 IoInMux                    0      4044               FALL  1       
I__155/O                                 IoInMux                    217    4261               FALL  1       
o_Segment1_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4261               FALL  1       
o_Segment1_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6267               RISE  1       
o_Segment1_F_obuf_iopad/DIN              IO_PAD                     0      6267               RISE  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8181               RISE  1       
o_Segment1_F                             simpleprocessor_top        0      8181               RISE  1       

6.5.10::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5260
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  7       
I__331/I                                 LocalMux                   0      2921               FALL  1       
I__331/O                                 LocalMux                   309    3230               FALL  1       
I__336/I                                 InMux                      0      3230               FALL  1       
I__336/O                                 InMux                      217    3447               FALL  1       
u_hi.seg_n_1_6_0__m5_LC_1_14_0/in3       LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
u_hi.seg_n_1_6_0__m5_LC_1_14_0/lcout     LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__156/I                                 LocalMux                   0      3735               FALL  1       
I__156/O                                 LocalMux                   309    4044               FALL  1       
I__157/I                                 IoInMux                    0      4044               FALL  1       
I__157/O                                 IoInMux                    217    4261               FALL  1       
o_Segment1_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4261               FALL  1       
o_Segment1_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6267               RISE  1       
o_Segment1_G_obuf_iopad/DIN              IO_PAD                     0      6267               RISE  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8181               RISE  1       
o_Segment1_G                             simpleprocessor_top        0      8181               RISE  1       

6.5.11::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5260
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  8       
I__408/I                                 LocalMux                   0      2921               FALL  1       
I__408/O                                 LocalMux                   309    3230               FALL  1       
I__413/I                                 InMux                      0      3230               FALL  1       
I__413/O                                 InMux                      217    3447               FALL  1       
u_lo.seg_n_1_6_0__m26_LC_2_16_3/in3      LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
u_lo.seg_n_1_6_0__m26_LC_2_16_3/lcout    LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__326/I                                 LocalMux                   0      3735               FALL  1       
I__326/O                                 LocalMux                   309    4044               FALL  1       
I__327/I                                 IoInMux                    0      4044               FALL  1       
I__327/O                                 IoInMux                    217    4261               FALL  1       
o_Segment2_A_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4261               FALL  1       
o_Segment2_A_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6267               RISE  1       
o_Segment2_A_obuf_iopad/DIN              IO_PAD                     0      6267               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8181               RISE  1       
o_Segment2_A                             simpleprocessor_top        0      8181               RISE  1       

6.5.12::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5260
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  8       
I__443/I                                 LocalMux                   0      2921               FALL  1       
I__443/O                                 LocalMux                   309    3230               FALL  1       
I__448/I                                 InMux                      0      3230               FALL  1       
I__448/O                                 InMux                      217    3447               FALL  1       
u_lo.seg_n_1_6_0__m23_LC_2_16_2/in3      LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
u_lo.seg_n_1_6_0__m23_LC_2_16_2/lcout    LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__254/I                                 LocalMux                   0      3735               FALL  1       
I__254/O                                 LocalMux                   309    4044               FALL  1       
I__255/I                                 IoInMux                    0      4044               FALL  1       
I__255/O                                 IoInMux                    217    4261               FALL  1       
o_Segment2_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4261               FALL  1       
o_Segment2_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6267               RISE  1       
o_Segment2_B_obuf_iopad/DIN              IO_PAD                     0      6267               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8181               RISE  1       
o_Segment2_B                             simpleprocessor_top        0      8181               RISE  1       

6.5.13::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5260
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  8       
I__408/I                                 LocalMux                   0      2921               FALL  1       
I__408/O                                 LocalMux                   309    3230               FALL  1       
I__411/I                                 InMux                      0      3230               FALL  1       
I__411/O                                 InMux                      217    3447               FALL  1       
u_lo.seg_n_1_6_0__m20_LC_2_16_1/in3      LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
u_lo.seg_n_1_6_0__m20_LC_2_16_1/lcout    LogicCell40_SEQ_MODE_0000  288    3735               FALL  1       
I__256/I                                 LocalMux                   0      3735               FALL  1       
I__256/O                                 LocalMux                   309    4044               FALL  1       
I__257/I                                 IoInMux                    0      4044               FALL  1       
I__257/O                                 IoInMux                    217    4261               FALL  1       
o_Segment2_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4261               FALL  1       
o_Segment2_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6267               RISE  1       
o_Segment2_C_obuf_iopad/DIN              IO_PAD                     0      6267               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8181               RISE  1       
o_Segment2_C                             simpleprocessor_top        0      8181               RISE  1       

6.5.14::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8749


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5828
---------------------------- ------
Clock To Out Delay             8749

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__633/I                                            ClkMux                     0      2073               RISE  1       
I__633/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  8       
I__445/I                                 Odrv4                      0      2921               FALL  1       
I__445/O                                 Odrv4                      372    3293               FALL  1       
I__451/I                                 Span4Mux_s1_v              0      3293               FALL  1       
I__451/O                                 Span4Mux_s1_v              196    3489               FALL  1       
I__454/I                                 LocalMux                   0      3489               FALL  1       
I__454/O                                 LocalMux                   309    3798               FALL  1       
I__457/I                                 InMux                      0      3798               FALL  1       
I__457/O                                 InMux                      217    4015               FALL  1       
u_lo.seg_n_1_6_0__m17_LC_4_16_2/in3      LogicCell40_SEQ_MODE_0000  0      4015               FALL  1       
u_lo.seg_n_1_6_0__m17_LC_4_16_2/lcout    LogicCell40_SEQ_MODE_0000  288    4303               FALL  1       
I__464/I                                 LocalMux                   0      4303               FALL  1       
I__464/O                                 LocalMux                   309    4612               FALL  1       
I__465/I                                 IoInMux                    0      4612               FALL  1       
I__465/O                                 IoInMux                    217    4829               FALL  1       
o_Segment2_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4829               FALL  1       
o_Segment2_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6835               RISE  1       
o_Segment2_D_obuf_iopad/DIN              IO_PAD                     0      6835               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8749               RISE  1       
o_Segment2_D                             simpleprocessor_top        0      8749               RISE  1       

6.5.15::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8749


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5828
---------------------------- ------
Clock To Out Delay             8749

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__631/I                                            ClkMux                     0      2073               RISE  1       
I__631/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_2_LC_1_15_5/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  8       
I__390/I                                 Odrv4                      0      2921               FALL  1       
I__390/O                                 Odrv4                      372    3293               FALL  1       
I__396/I                                 Span4Mux_s1_v              0      3293               FALL  1       
I__396/O                                 Span4Mux_s1_v              196    3489               FALL  1       
I__401/I                                 LocalMux                   0      3489               FALL  1       
I__401/O                                 LocalMux                   309    3798               FALL  1       
I__404/I                                 InMux                      0      3798               FALL  1       
I__404/O                                 InMux                      217    4015               FALL  1       
u_lo.seg_n_1_6_0__m14_LC_4_16_5/in3      LogicCell40_SEQ_MODE_0000  0      4015               FALL  1       
u_lo.seg_n_1_6_0__m14_LC_4_16_5/lcout    LogicCell40_SEQ_MODE_0000  288    4303               FALL  1       
I__386/I                                 LocalMux                   0      4303               FALL  1       
I__386/O                                 LocalMux                   309    4612               FALL  1       
I__387/I                                 IoInMux                    0      4612               FALL  1       
I__387/O                                 IoInMux                    217    4829               FALL  1       
o_Segment2_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4829               FALL  1       
o_Segment2_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6835               RISE  1       
o_Segment2_E_obuf_iopad/DIN              IO_PAD                     0      6835               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8749               RISE  1       
o_Segment2_E                             simpleprocessor_top        0      8749               RISE  1       

6.5.16::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8644


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5723
---------------------------- ------
Clock To Out Delay             8644

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__629/I                                            ClkMux                     0      2073               RISE  1       
I__629/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  7       
I__430/I                                 LocalMux                   0      2921               FALL  1       
I__430/O                                 LocalMux                   309    3230               FALL  1       
I__432/I                                 InMux                      0      3230               FALL  1       
I__432/O                                 InMux                      217    3447               FALL  1       
u_lo.seg_n_1_6_0__m10_LC_2_12_0/in1      LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
u_lo.seg_n_1_6_0__m10_LC_2_12_0/lcout    LogicCell40_SEQ_MODE_0000  379    3826               FALL  1       
I__268/I                                 Odrv4                      0      3826               FALL  1       
I__268/O                                 Odrv4                      372    4198               FALL  1       
I__269/I                                 LocalMux                   0      4198               FALL  1       
I__269/O                                 LocalMux                   309    4506               FALL  1       
I__270/I                                 IoInMux                    0      4506               FALL  1       
I__270/O                                 IoInMux                    217    4724               FALL  1       
o_Segment2_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4724               FALL  1       
o_Segment2_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6730               RISE  1       
o_Segment2_F_obuf_iopad/DIN              IO_PAD                     0      6730               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8644               RISE  1       
o_Segment2_F                             simpleprocessor_top        0      8644               RISE  1       

6.5.17::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8749


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5828
---------------------------- ------
Clock To Out Delay             8749

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               simpleprocessor_top        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__622/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__622/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__623/I                                            GlobalMux                  0      1918               RISE  1       
I__623/O                                            GlobalMux                  154    2073               RISE  1       
I__631/I                                            ClkMux                     0      2073               RISE  1       
I__631/O                                            ClkMux                     309    2381               RISE  1       
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
cpu_inst.u_r01.out_pc_2_LC_1_15_5/lcout  LogicCell40_SEQ_MODE_1010  540    2921               FALL  8       
I__390/I                                 Odrv4                      0      2921               FALL  1       
I__390/O                                 Odrv4                      372    3293               FALL  1       
I__396/I                                 Span4Mux_s1_v              0      3293               FALL  1       
I__396/O                                 Span4Mux_s1_v              196    3489               FALL  1       
I__401/I                                 LocalMux                   0      3489               FALL  1       
I__401/O                                 LocalMux                   309    3798               FALL  1       
I__406/I                                 InMux                      0      3798               FALL  1       
I__406/O                                 InMux                      217    4015               FALL  1       
u_lo.seg_n_1_6_0__m5_LC_4_16_3/in3       LogicCell40_SEQ_MODE_0000  0      4015               FALL  1       
u_lo.seg_n_1_6_0__m5_LC_4_16_3/lcout     LogicCell40_SEQ_MODE_0000  288    4303               FALL  1       
I__462/I                                 LocalMux                   0      4303               FALL  1       
I__462/O                                 LocalMux                   309    4612               FALL  1       
I__463/I                                 IoInMux                    0      4612               FALL  1       
I__463/O                                 IoInMux                    217    4829               FALL  1       
o_Segment2_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4829               FALL  1       
o_Segment2_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6835               RISE  1       
o_Segment2_G_obuf_iopad/DIN              IO_PAD                     0      6835               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   8749               RISE  1       
o_Segment2_G                             simpleprocessor_top        0      8749               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_r01.out_pc_7_LC_2_15_5/ce
Capture Clock    : cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk
Setup Constraint : 40000p
Path slack       : 31534p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__663/I                                Odrv4                          0              7880  31535  RISE       1
I__663/O                                Odrv4                        351              8231  31535  RISE       1
I__666/I                                LocalMux                       0              8231  31535  RISE       1
I__666/O                                LocalMux                     330              8560  31535  RISE       1
I__669/I                                InMux                          0              8560  31535  RISE       1
I__669/O                                InMux                        259              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/in3       LogicCell40_SEQ_MODE_0000      0              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/lcout     LogicCell40_SEQ_MODE_0000    316              9135  31535  RISE       8
I__259/I                                Odrv4                          0              9135  31535  RISE       1
I__259/O                                Odrv4                        351              9486  31535  RISE       1
I__261/I                                Span4Mux_s1_h                  0              9486  31535  RISE       1
I__261/O                                Span4Mux_s1_h                175              9661  31535  RISE       1
I__263/I                                Span4Mux_s2_v                  0              9661  31535  RISE       1
I__263/O                                Span4Mux_s2_v                252              9914  31535  RISE       1
I__264/I                                LocalMux                       0              9914  31535  RISE       1
I__264/O                                LocalMux                     330             10243  31535  RISE       1
I__266/I                                CEMux                          0             10243  31535  RISE       1
I__266/O                                CEMux                        603             10847  31535  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/ce    LogicCell40_SEQ_MODE_1010      0             10847  31535  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_r01.out_pc_6_LC_2_15_4/ce
Capture Clock    : cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk
Setup Constraint : 40000p
Path slack       : 31534p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__663/I                                Odrv4                          0              7880  31535  RISE       1
I__663/O                                Odrv4                        351              8231  31535  RISE       1
I__666/I                                LocalMux                       0              8231  31535  RISE       1
I__666/O                                LocalMux                     330              8560  31535  RISE       1
I__669/I                                InMux                          0              8560  31535  RISE       1
I__669/O                                InMux                        259              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/in3       LogicCell40_SEQ_MODE_0000      0              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/lcout     LogicCell40_SEQ_MODE_0000    316              9135  31535  RISE       8
I__259/I                                Odrv4                          0              9135  31535  RISE       1
I__259/O                                Odrv4                        351              9486  31535  RISE       1
I__261/I                                Span4Mux_s1_h                  0              9486  31535  RISE       1
I__261/O                                Span4Mux_s1_h                175              9661  31535  RISE       1
I__263/I                                Span4Mux_s2_v                  0              9661  31535  RISE       1
I__263/O                                Span4Mux_s2_v                252              9914  31535  RISE       1
I__264/I                                LocalMux                       0              9914  31535  RISE       1
I__264/O                                LocalMux                     330             10243  31535  RISE       1
I__266/I                                CEMux                          0             10243  31535  RISE       1
I__266/O                                CEMux                        603             10847  31535  RISE       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/ce    LogicCell40_SEQ_MODE_1010      0             10847  31535  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_r01.out_pc_1_LC_2_15_1/ce
Capture Clock    : cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk
Setup Constraint : 40000p
Path slack       : 31534p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__663/I                                Odrv4                          0              7880  31535  RISE       1
I__663/O                                Odrv4                        351              8231  31535  RISE       1
I__666/I                                LocalMux                       0              8231  31535  RISE       1
I__666/O                                LocalMux                     330              8560  31535  RISE       1
I__669/I                                InMux                          0              8560  31535  RISE       1
I__669/O                                InMux                        259              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/in3       LogicCell40_SEQ_MODE_0000      0              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/lcout     LogicCell40_SEQ_MODE_0000    316              9135  31535  RISE       8
I__259/I                                Odrv4                          0              9135  31535  RISE       1
I__259/O                                Odrv4                        351              9486  31535  RISE       1
I__261/I                                Span4Mux_s1_h                  0              9486  31535  RISE       1
I__261/O                                Span4Mux_s1_h                175              9661  31535  RISE       1
I__263/I                                Span4Mux_s2_v                  0              9661  31535  RISE       1
I__263/O                                Span4Mux_s2_v                252              9914  31535  RISE       1
I__264/I                                LocalMux                       0              9914  31535  RISE       1
I__264/O                                LocalMux                     330             10243  31535  RISE       1
I__266/I                                CEMux                          0             10243  31535  RISE       1
I__266/O                                CEMux                        603             10847  31535  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/ce    LogicCell40_SEQ_MODE_1010      0             10847  31535  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_r01.out_pc_0_LC_2_15_0/ce
Capture Clock    : cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk
Setup Constraint : 40000p
Path slack       : 31534p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__663/I                                Odrv4                          0              7880  31535  RISE       1
I__663/O                                Odrv4                        351              8231  31535  RISE       1
I__666/I                                LocalMux                       0              8231  31535  RISE       1
I__666/O                                LocalMux                     330              8560  31535  RISE       1
I__669/I                                InMux                          0              8560  31535  RISE       1
I__669/O                                InMux                        259              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/in3       LogicCell40_SEQ_MODE_0000      0              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/lcout     LogicCell40_SEQ_MODE_0000    316              9135  31535  RISE       8
I__259/I                                Odrv4                          0              9135  31535  RISE       1
I__259/O                                Odrv4                        351              9486  31535  RISE       1
I__261/I                                Span4Mux_s1_h                  0              9486  31535  RISE       1
I__261/O                                Span4Mux_s1_h                175              9661  31535  RISE       1
I__263/I                                Span4Mux_s2_v                  0              9661  31535  RISE       1
I__263/O                                Span4Mux_s2_v                252              9914  31535  RISE       1
I__264/I                                LocalMux                       0              9914  31535  RISE       1
I__264/O                                LocalMux                     330             10243  31535  RISE       1
I__266/I                                CEMux                          0             10243  31535  RISE       1
I__266/O                                CEMux                        603             10847  31535  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/ce    LogicCell40_SEQ_MODE_1010      0             10847  31535  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_r01.out_pc_4_LC_1_15_7/ce
Capture Clock    : cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk
Setup Constraint : 40000p
Path slack       : 31534p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__663/I                                Odrv4                          0              7880  31535  RISE       1
I__663/O                                Odrv4                        351              8231  31535  RISE       1
I__666/I                                LocalMux                       0              8231  31535  RISE       1
I__666/O                                LocalMux                     330              8560  31535  RISE       1
I__669/I                                InMux                          0              8560  31535  RISE       1
I__669/O                                InMux                        259              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/in3       LogicCell40_SEQ_MODE_0000      0              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/lcout     LogicCell40_SEQ_MODE_0000    316              9135  31535  RISE       8
I__259/I                                Odrv4                          0              9135  31535  RISE       1
I__259/O                                Odrv4                        351              9486  31535  RISE       1
I__261/I                                Span4Mux_s1_h                  0              9486  31535  RISE       1
I__261/O                                Span4Mux_s1_h                175              9661  31535  RISE       1
I__263/I                                Span4Mux_s2_v                  0              9661  31535  RISE       1
I__263/O                                Span4Mux_s2_v                252              9914  31535  RISE       1
I__265/I                                LocalMux                       0              9914  31535  RISE       1
I__265/O                                LocalMux                     330             10243  31535  RISE       1
I__267/I                                CEMux                          0             10243  31535  RISE       1
I__267/O                                CEMux                        603             10847  31535  RISE       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/ce    LogicCell40_SEQ_MODE_1010      0             10847  31535  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_r01.out_pc_2_LC_1_15_5/ce
Capture Clock    : cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk
Setup Constraint : 40000p
Path slack       : 31534p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__663/I                                Odrv4                          0              7880  31535  RISE       1
I__663/O                                Odrv4                        351              8231  31535  RISE       1
I__666/I                                LocalMux                       0              8231  31535  RISE       1
I__666/O                                LocalMux                     330              8560  31535  RISE       1
I__669/I                                InMux                          0              8560  31535  RISE       1
I__669/O                                InMux                        259              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/in3       LogicCell40_SEQ_MODE_0000      0              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/lcout     LogicCell40_SEQ_MODE_0000    316              9135  31535  RISE       8
I__259/I                                Odrv4                          0              9135  31535  RISE       1
I__259/O                                Odrv4                        351              9486  31535  RISE       1
I__261/I                                Span4Mux_s1_h                  0              9486  31535  RISE       1
I__261/O                                Span4Mux_s1_h                175              9661  31535  RISE       1
I__263/I                                Span4Mux_s2_v                  0              9661  31535  RISE       1
I__263/O                                Span4Mux_s2_v                252              9914  31535  RISE       1
I__265/I                                LocalMux                       0              9914  31535  RISE       1
I__265/O                                LocalMux                     330             10243  31535  RISE       1
I__267/I                                CEMux                          0             10243  31535  RISE       1
I__267/O                                CEMux                        603             10847  31535  RISE       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/ce    LogicCell40_SEQ_MODE_1010      0             10847  31535  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_r01.out_pc_5_LC_1_15_1/ce
Capture Clock    : cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk
Setup Constraint : 40000p
Path slack       : 31534p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__663/I                                Odrv4                          0              7880  31535  RISE       1
I__663/O                                Odrv4                        351              8231  31535  RISE       1
I__666/I                                LocalMux                       0              8231  31535  RISE       1
I__666/O                                LocalMux                     330              8560  31535  RISE       1
I__669/I                                InMux                          0              8560  31535  RISE       1
I__669/O                                InMux                        259              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/in3       LogicCell40_SEQ_MODE_0000      0              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/lcout     LogicCell40_SEQ_MODE_0000    316              9135  31535  RISE       8
I__259/I                                Odrv4                          0              9135  31535  RISE       1
I__259/O                                Odrv4                        351              9486  31535  RISE       1
I__261/I                                Span4Mux_s1_h                  0              9486  31535  RISE       1
I__261/O                                Span4Mux_s1_h                175              9661  31535  RISE       1
I__263/I                                Span4Mux_s2_v                  0              9661  31535  RISE       1
I__263/O                                Span4Mux_s2_v                252              9914  31535  RISE       1
I__265/I                                LocalMux                       0              9914  31535  RISE       1
I__265/O                                LocalMux                     330             10243  31535  RISE       1
I__267/I                                CEMux                          0             10243  31535  RISE       1
I__267/O                                CEMux                        603             10847  31535  RISE       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/ce    LogicCell40_SEQ_MODE_1010      0             10847  31535  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_r01.out_pc_3_LC_2_13_4/ce
Capture Clock    : cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk
Setup Constraint : 40000p
Path slack       : 31822p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7638
-------------------------------------   ----- 
End-of-path arrival time (ps)           10559
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__663/I                                Odrv4                          0              7880  31535  RISE       1
I__663/O                                Odrv4                        351              8231  31535  RISE       1
I__666/I                                LocalMux                       0              8231  31535  RISE       1
I__666/O                                LocalMux                     330              8560  31535  RISE       1
I__669/I                                InMux                          0              8560  31535  RISE       1
I__669/O                                InMux                        259              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/in3       LogicCell40_SEQ_MODE_0000      0              8820  31535  RISE       1
clk_div_RNI63D97_24_LC_2_14_4/lcout     LogicCell40_SEQ_MODE_0000    316              9135  31535  RISE       8
I__258/I                                Odrv12                         0              9135  31822  RISE       1
I__258/O                                Odrv12                       491              9626  31822  RISE       1
I__260/I                                LocalMux                       0              9626  31822  RISE       1
I__260/O                                LocalMux                     330              9956  31822  RISE       1
I__262/I                                CEMux                          0              9956  31822  RISE       1
I__262/O                                CEMux                        603             10559  31822  RISE       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/ce    LogicCell40_SEQ_MODE_1010      0             10559  31822  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__629/I                                            ClkMux                         0              2073  RISE       1
I__629/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_if.pc_7_LC_4_15_7/ce
Capture Clock    : cpu_inst.u_if.pc_7_LC_4_15_7/clk
Setup Constraint : 40000p
Path slack       : 33218p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__665/I                                Odrv4                          0              7880  33218  RISE       1
I__665/O                                Odrv4                        351              8231  33218  RISE       1
I__668/I                                LocalMux                       0              8231  33218  RISE       1
I__668/O                                LocalMux                     330              8560  33218  RISE       1
I__670/I                                CEMux                          0              8560  33218  RISE       1
I__670/O                                CEMux                        603              9163  33218  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/ce         LogicCell40_SEQ_MODE_1010      0              9163  33218  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_if.pc_6_LC_4_15_6/ce
Capture Clock    : cpu_inst.u_if.pc_6_LC_4_15_6/clk
Setup Constraint : 40000p
Path slack       : 33218p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__665/I                                Odrv4                          0              7880  33218  RISE       1
I__665/O                                Odrv4                        351              8231  33218  RISE       1
I__668/I                                LocalMux                       0              8231  33218  RISE       1
I__668/O                                LocalMux                     330              8560  33218  RISE       1
I__670/I                                CEMux                          0              8560  33218  RISE       1
I__670/O                                CEMux                        603              9163  33218  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/ce         LogicCell40_SEQ_MODE_1010      0              9163  33218  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_if.pc_5_LC_4_15_5/ce
Capture Clock    : cpu_inst.u_if.pc_5_LC_4_15_5/clk
Setup Constraint : 40000p
Path slack       : 33218p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__665/I                                Odrv4                          0              7880  33218  RISE       1
I__665/O                                Odrv4                        351              8231  33218  RISE       1
I__668/I                                LocalMux                       0              8231  33218  RISE       1
I__668/O                                LocalMux                     330              8560  33218  RISE       1
I__670/I                                CEMux                          0              8560  33218  RISE       1
I__670/O                                CEMux                        603              9163  33218  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/ce         LogicCell40_SEQ_MODE_1010      0              9163  33218  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_if.pc_4_LC_4_15_4/ce
Capture Clock    : cpu_inst.u_if.pc_4_LC_4_15_4/clk
Setup Constraint : 40000p
Path slack       : 33218p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__665/I                                Odrv4                          0              7880  33218  RISE       1
I__665/O                                Odrv4                        351              8231  33218  RISE       1
I__668/I                                LocalMux                       0              8231  33218  RISE       1
I__668/O                                LocalMux                     330              8560  33218  RISE       1
I__670/I                                CEMux                          0              8560  33218  RISE       1
I__670/O                                CEMux                        603              9163  33218  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/ce         LogicCell40_SEQ_MODE_1010      0              9163  33218  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_if.pc_3_LC_4_15_3/ce
Capture Clock    : cpu_inst.u_if.pc_3_LC_4_15_3/clk
Setup Constraint : 40000p
Path slack       : 33218p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__665/I                                Odrv4                          0              7880  33218  RISE       1
I__665/O                                Odrv4                        351              8231  33218  RISE       1
I__668/I                                LocalMux                       0              8231  33218  RISE       1
I__668/O                                LocalMux                     330              8560  33218  RISE       1
I__670/I                                CEMux                          0              8560  33218  RISE       1
I__670/O                                CEMux                        603              9163  33218  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/ce         LogicCell40_SEQ_MODE_1010      0              9163  33218  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_if.pc_2_LC_4_15_2/ce
Capture Clock    : cpu_inst.u_if.pc_2_LC_4_15_2/clk
Setup Constraint : 40000p
Path slack       : 33218p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__665/I                                Odrv4                          0              7880  33218  RISE       1
I__665/O                                Odrv4                        351              8231  33218  RISE       1
I__668/I                                LocalMux                       0              8231  33218  RISE       1
I__668/O                                LocalMux                     330              8560  33218  RISE       1
I__670/I                                CEMux                          0              8560  33218  RISE       1
I__670/O                                CEMux                        603              9163  33218  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/ce         LogicCell40_SEQ_MODE_1010      0              9163  33218  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_if.pc_1_LC_4_15_1/ce
Capture Clock    : cpu_inst.u_if.pc_1_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 33218p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__665/I                                Odrv4                          0              7880  33218  RISE       1
I__665/O                                Odrv4                        351              8231  33218  RISE       1
I__668/I                                LocalMux                       0              8231  33218  RISE       1
I__668/O                                LocalMux                     330              8560  33218  RISE       1
I__670/I                                CEMux                          0              8560  33218  RISE       1
I__670/O                                CEMux                        603              9163  33218  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/ce         LogicCell40_SEQ_MODE_1010      0              9163  33218  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : cpu_inst.u_if.pc_0_LC_4_15_0/ce
Capture Clock    : cpu_inst.u_if.pc_0_LC_4_15_0/clk
Setup Constraint : 40000p
Path slack       : 33218p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__665/I                                Odrv4                          0              7880  33218  RISE       1
I__665/O                                Odrv4                        351              8231  33218  RISE       1
I__668/I                                LocalMux                       0              8231  33218  RISE       1
I__668/O                                LocalMux                     330              8560  33218  RISE       1
I__670/I                                CEMux                          0              8560  33218  RISE       1
I__670/O                                CEMux                        603              9163  33218  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/ce         LogicCell40_SEQ_MODE_1010      0              9163  33218  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : clk_div_24_LC_5_15_7/in3
Capture Clock    : clk_div_24_LC_5_15_7/clk
Setup Constraint : 40000p
Path slack       : 33639p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__525/I                                Odrv12                         0              2921  31535  RISE       1
I__525/O                                Odrv12                       491              3412  31535  RISE       1
I__527/I                                LocalMux                       0              3412  31535  RISE       1
I__527/O                                LocalMux                     330              3742  31535  RISE       1
I__529/I                                InMux                          0              3742  31535  RISE       1
I__529/O                                InMux                        259              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/in1         LogicCell40_SEQ_MODE_0000      0              4001  31535  RISE       1
clk_div_RNIF3T2_2_LC_5_12_1/carryout    LogicCell40_SEQ_MODE_0000    259              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryin     LogicCell40_SEQ_MODE_0000      0              4261  31535  RISE       1
clk_div_RNIM6S3_3_LC_5_12_2/carryout    LogicCell40_SEQ_MODE_0000    126              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryin     LogicCell40_SEQ_MODE_0000      0              4387  31535  RISE       1
clk_div_RNIUAR4_4_LC_5_12_3/carryout    LogicCell40_SEQ_MODE_0000    126              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryin     LogicCell40_SEQ_MODE_0000      0              4513  31535  RISE       1
clk_div_RNI7GQ5_5_LC_5_12_4/carryout    LogicCell40_SEQ_MODE_0000    126              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryin     LogicCell40_SEQ_MODE_0000      0              4640  31535  RISE       1
clk_div_RNIHMP6_6_LC_5_12_5/carryout    LogicCell40_SEQ_MODE_0000    126              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryin     LogicCell40_SEQ_MODE_0000      0              4766  31535  RISE       1
clk_div_RNISTO7_7_LC_5_12_6/carryout    LogicCell40_SEQ_MODE_0000    126              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryin     LogicCell40_SEQ_MODE_0000      0              4892  31535  RISE       1
clk_div_RNI86O8_8_LC_5_12_7/carryout    LogicCell40_SEQ_MODE_0000    126              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin          ICE_CARRY_IN_MUX               0              5018  31535  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout         ICE_CARRY_IN_MUX             196              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryin     LogicCell40_SEQ_MODE_0000      0              5215  31535  RISE       1
clk_div_RNILFN9_9_LC_5_13_0/carryout    LogicCell40_SEQ_MODE_0000    126              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              5341  31535  RISE       1
clk_div_RNIAAMP_10_LC_5_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryin   LogicCell40_SEQ_MODE_0000      0              5467  31535  RISE       1
clk_div_RNI06L91_11_LC_5_13_2/carryout  LogicCell40_SEQ_MODE_0000    126              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryin   LogicCell40_SEQ_MODE_0000      0              5593  31535  RISE       1
clk_div_RNIN2KP1_12_LC_5_13_3/carryout  LogicCell40_SEQ_MODE_0000    126              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              5720  31535  RISE       1
clk_div_RNIF0J92_13_LC_5_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryin   LogicCell40_SEQ_MODE_0000      0              5846  31535  RISE       1
clk_div_RNI8VHP2_14_LC_5_13_5/carryout  LogicCell40_SEQ_MODE_0000    126              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryin   LogicCell40_SEQ_MODE_0000      0              5972  31535  RISE       1
clk_div_RNI2VG93_15_LC_5_13_6/carryout  LogicCell40_SEQ_MODE_0000    126              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryin   LogicCell40_SEQ_MODE_0000      0              6098  31535  RISE       1
clk_div_RNITVFP3_16_LC_5_13_7/carryout  LogicCell40_SEQ_MODE_0000    126              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitin          ICE_CARRY_IN_MUX               0              6225  31535  RISE       1
IN_MUX_bfv_5_14_0_/carryinitout         ICE_CARRY_IN_MUX             196              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryin   LogicCell40_SEQ_MODE_0000      0              6421  31535  RISE       1
clk_div_RNIP1F94_17_LC_5_14_0/carryout  LogicCell40_SEQ_MODE_0000    126              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryin   LogicCell40_SEQ_MODE_0000      0              6547  31535  RISE       1
clk_div_RNIM4EP4_18_LC_5_14_1/carryout  LogicCell40_SEQ_MODE_0000    126              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryin   LogicCell40_SEQ_MODE_0000      0              6674  31535  RISE       1
clk_div_RNIK8D95_19_LC_5_14_2/carryout  LogicCell40_SEQ_MODE_0000    126              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryin   LogicCell40_SEQ_MODE_0000      0              6800  31535  RISE       1
clk_div_RNIA5DP5_20_LC_5_14_3/carryout  LogicCell40_SEQ_MODE_0000    126              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryin   LogicCell40_SEQ_MODE_0000      0              6926  31535  RISE       1
clk_div_RNI13D96_21_LC_5_14_4/carryout  LogicCell40_SEQ_MODE_0000    126              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryin   LogicCell40_SEQ_MODE_0000      0              7052  31535  RISE       1
clk_div_RNIP1DP6_22_LC_5_14_5/carryout  LogicCell40_SEQ_MODE_0000    126              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryin   LogicCell40_SEQ_MODE_0000      0              7179  31535  RISE       1
clk_div_RNII1D97_23_LC_5_14_6/carryout  LogicCell40_SEQ_MODE_0000    126              7305  31535  RISE       1
I__677/I                                InMux                          0              7305  31535  RISE       1
I__677/O                                InMux                        259              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/in3       LogicCell40_SEQ_MODE_0000      0              7564  31535  RISE       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout     LogicCell40_SEQ_MODE_0000    316              7880  31535  RISE      10
I__664/I                                LocalMux                       0              7880  33639  RISE       1
I__664/O                                LocalMux                     330              8210  33639  RISE       1
I__667/I                                InMux                          0              8210  33639  RISE       1
I__667/O                                InMux                        259              8469  33639  RISE       1
clk_div_24_LC_5_15_7/in3                LogicCell40_SEQ_MODE_1000      0              8469  33639  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_23_LC_5_11_6/in3
Capture Clock    : clk_div_23_LC_5_11_6/clk
Setup Constraint : 40000p
Path slack       : 34684p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
clk_div_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  34684  RISE       1
clk_div_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  34684  RISE       2
clk_div_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  34684  RISE       1
clk_div_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  34684  RISE       2
clk_div_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  34684  RISE       1
clk_div_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  34684  RISE       2
clk_div_14_LC_5_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  34684  RISE       1
clk_div_14_LC_5_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  34684  RISE       2
clk_div_15_LC_5_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  34684  RISE       1
clk_div_15_LC_5_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  34684  RISE       2
clk_div_16_LC_5_10_7/carryin         LogicCell40_SEQ_MODE_1000      0              6084  34684  RISE       1
clk_div_16_LC_5_10_7/carryout        LogicCell40_SEQ_MODE_1000    126              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitout      ICE_CARRY_IN_MUX             196              6407  34684  RISE       2
clk_div_17_LC_5_11_0/carryin         LogicCell40_SEQ_MODE_1000      0              6407  34684  RISE       1
clk_div_17_LC_5_11_0/carryout        LogicCell40_SEQ_MODE_1000    126              6533  34684  RISE       2
clk_div_18_LC_5_11_1/carryin         LogicCell40_SEQ_MODE_1000      0              6533  34684  RISE       1
clk_div_18_LC_5_11_1/carryout        LogicCell40_SEQ_MODE_1000    126              6660  34684  RISE       2
clk_div_19_LC_5_11_2/carryin         LogicCell40_SEQ_MODE_1000      0              6660  34684  RISE       1
clk_div_19_LC_5_11_2/carryout        LogicCell40_SEQ_MODE_1000    126              6786  34684  RISE       2
clk_div_20_LC_5_11_3/carryin         LogicCell40_SEQ_MODE_1000      0              6786  34684  RISE       1
clk_div_20_LC_5_11_3/carryout        LogicCell40_SEQ_MODE_1000    126              6912  34684  RISE       2
clk_div_21_LC_5_11_4/carryin         LogicCell40_SEQ_MODE_1000      0              6912  34684  RISE       1
clk_div_21_LC_5_11_4/carryout        LogicCell40_SEQ_MODE_1000    126              7038  34684  RISE       2
clk_div_22_LC_5_11_5/carryin         LogicCell40_SEQ_MODE_1000      0              7038  34684  RISE       1
clk_div_22_LC_5_11_5/carryout        LogicCell40_SEQ_MODE_1000    126              7165  34684  RISE       1
I__530/I                             InMux                          0              7165  34684  RISE       1
I__530/O                             InMux                        259              7424  34684  RISE       1
clk_div_23_LC_5_11_6/in3             LogicCell40_SEQ_MODE_1000      0              7424  34684  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_23_LC_5_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_22_LC_5_11_5/in3
Capture Clock    : clk_div_22_LC_5_11_5/clk
Setup Constraint : 40000p
Path slack       : 34810p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
clk_div_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  34684  RISE       1
clk_div_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  34684  RISE       2
clk_div_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  34684  RISE       1
clk_div_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  34684  RISE       2
clk_div_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  34684  RISE       1
clk_div_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  34684  RISE       2
clk_div_14_LC_5_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  34684  RISE       1
clk_div_14_LC_5_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  34684  RISE       2
clk_div_15_LC_5_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  34684  RISE       1
clk_div_15_LC_5_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  34684  RISE       2
clk_div_16_LC_5_10_7/carryin         LogicCell40_SEQ_MODE_1000      0              6084  34684  RISE       1
clk_div_16_LC_5_10_7/carryout        LogicCell40_SEQ_MODE_1000    126              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitout      ICE_CARRY_IN_MUX             196              6407  34684  RISE       2
clk_div_17_LC_5_11_0/carryin         LogicCell40_SEQ_MODE_1000      0              6407  34684  RISE       1
clk_div_17_LC_5_11_0/carryout        LogicCell40_SEQ_MODE_1000    126              6533  34684  RISE       2
clk_div_18_LC_5_11_1/carryin         LogicCell40_SEQ_MODE_1000      0              6533  34684  RISE       1
clk_div_18_LC_5_11_1/carryout        LogicCell40_SEQ_MODE_1000    126              6660  34684  RISE       2
clk_div_19_LC_5_11_2/carryin         LogicCell40_SEQ_MODE_1000      0              6660  34684  RISE       1
clk_div_19_LC_5_11_2/carryout        LogicCell40_SEQ_MODE_1000    126              6786  34684  RISE       2
clk_div_20_LC_5_11_3/carryin         LogicCell40_SEQ_MODE_1000      0              6786  34684  RISE       1
clk_div_20_LC_5_11_3/carryout        LogicCell40_SEQ_MODE_1000    126              6912  34684  RISE       2
clk_div_21_LC_5_11_4/carryin         LogicCell40_SEQ_MODE_1000      0              6912  34684  RISE       1
clk_div_21_LC_5_11_4/carryout        LogicCell40_SEQ_MODE_1000    126              7038  34684  RISE       2
I__531/I                             InMux                          0              7038  34810  RISE       1
I__531/O                             InMux                        259              7298  34810  RISE       1
clk_div_22_LC_5_11_5/in3             LogicCell40_SEQ_MODE_1000      0              7298  34810  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_22_LC_5_11_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_21_LC_5_11_4/in3
Capture Clock    : clk_div_21_LC_5_11_4/clk
Setup Constraint : 40000p
Path slack       : 34936p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
clk_div_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  34684  RISE       1
clk_div_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  34684  RISE       2
clk_div_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  34684  RISE       1
clk_div_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  34684  RISE       2
clk_div_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  34684  RISE       1
clk_div_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  34684  RISE       2
clk_div_14_LC_5_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  34684  RISE       1
clk_div_14_LC_5_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  34684  RISE       2
clk_div_15_LC_5_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  34684  RISE       1
clk_div_15_LC_5_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  34684  RISE       2
clk_div_16_LC_5_10_7/carryin         LogicCell40_SEQ_MODE_1000      0              6084  34684  RISE       1
clk_div_16_LC_5_10_7/carryout        LogicCell40_SEQ_MODE_1000    126              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitout      ICE_CARRY_IN_MUX             196              6407  34684  RISE       2
clk_div_17_LC_5_11_0/carryin         LogicCell40_SEQ_MODE_1000      0              6407  34684  RISE       1
clk_div_17_LC_5_11_0/carryout        LogicCell40_SEQ_MODE_1000    126              6533  34684  RISE       2
clk_div_18_LC_5_11_1/carryin         LogicCell40_SEQ_MODE_1000      0              6533  34684  RISE       1
clk_div_18_LC_5_11_1/carryout        LogicCell40_SEQ_MODE_1000    126              6660  34684  RISE       2
clk_div_19_LC_5_11_2/carryin         LogicCell40_SEQ_MODE_1000      0              6660  34684  RISE       1
clk_div_19_LC_5_11_2/carryout        LogicCell40_SEQ_MODE_1000    126              6786  34684  RISE       2
clk_div_20_LC_5_11_3/carryin         LogicCell40_SEQ_MODE_1000      0              6786  34684  RISE       1
clk_div_20_LC_5_11_3/carryout        LogicCell40_SEQ_MODE_1000    126              6912  34684  RISE       2
I__532/I                             InMux                          0              6912  34936  RISE       1
I__532/O                             InMux                        259              7172  34936  RISE       1
clk_div_21_LC_5_11_4/in3             LogicCell40_SEQ_MODE_1000      0              7172  34936  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_21_LC_5_11_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_20_LC_5_11_3/in3
Capture Clock    : clk_div_20_LC_5_11_3/clk
Setup Constraint : 40000p
Path slack       : 35063p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
clk_div_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  34684  RISE       1
clk_div_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  34684  RISE       2
clk_div_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  34684  RISE       1
clk_div_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  34684  RISE       2
clk_div_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  34684  RISE       1
clk_div_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  34684  RISE       2
clk_div_14_LC_5_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  34684  RISE       1
clk_div_14_LC_5_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  34684  RISE       2
clk_div_15_LC_5_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  34684  RISE       1
clk_div_15_LC_5_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  34684  RISE       2
clk_div_16_LC_5_10_7/carryin         LogicCell40_SEQ_MODE_1000      0              6084  34684  RISE       1
clk_div_16_LC_5_10_7/carryout        LogicCell40_SEQ_MODE_1000    126              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitout      ICE_CARRY_IN_MUX             196              6407  34684  RISE       2
clk_div_17_LC_5_11_0/carryin         LogicCell40_SEQ_MODE_1000      0              6407  34684  RISE       1
clk_div_17_LC_5_11_0/carryout        LogicCell40_SEQ_MODE_1000    126              6533  34684  RISE       2
clk_div_18_LC_5_11_1/carryin         LogicCell40_SEQ_MODE_1000      0              6533  34684  RISE       1
clk_div_18_LC_5_11_1/carryout        LogicCell40_SEQ_MODE_1000    126              6660  34684  RISE       2
clk_div_19_LC_5_11_2/carryin         LogicCell40_SEQ_MODE_1000      0              6660  34684  RISE       1
clk_div_19_LC_5_11_2/carryout        LogicCell40_SEQ_MODE_1000    126              6786  34684  RISE       2
I__501/I                             InMux                          0              6786  35063  RISE       1
I__501/O                             InMux                        259              7045  35063  RISE       1
clk_div_20_LC_5_11_3/in3             LogicCell40_SEQ_MODE_1000      0              7045  35063  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_20_LC_5_11_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_8_LC_2_8_7/sr
Capture Clock    : ds_reset.r_Count_8_LC_2_8_7/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__273/I                                              SRMux                          0              6589  35126  RISE       1
I__273/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_8_LC_2_8_7/sr                        LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_8_LC_2_8_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_7_LC_2_8_6/sr
Capture Clock    : ds_reset.r_Count_7_LC_2_8_6/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__273/I                                              SRMux                          0              6589  35126  RISE       1
I__273/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_7_LC_2_8_6/sr                        LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_7_LC_2_8_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_6_LC_2_8_5/sr
Capture Clock    : ds_reset.r_Count_6_LC_2_8_5/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__273/I                                              SRMux                          0              6589  35126  RISE       1
I__273/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_6_LC_2_8_5/sr                        LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_6_LC_2_8_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_5_LC_2_8_4/sr
Capture Clock    : ds_reset.r_Count_5_LC_2_8_4/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__273/I                                              SRMux                          0              6589  35126  RISE       1
I__273/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_5_LC_2_8_4/sr                        LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_5_LC_2_8_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_4_LC_2_8_3/sr
Capture Clock    : ds_reset.r_Count_4_LC_2_8_3/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__273/I                                              SRMux                          0              6589  35126  RISE       1
I__273/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_4_LC_2_8_3/sr                        LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_4_LC_2_8_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_3_LC_2_8_2/sr
Capture Clock    : ds_reset.r_Count_3_LC_2_8_2/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__273/I                                              SRMux                          0              6589  35126  RISE       1
I__273/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_3_LC_2_8_2/sr                        LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_3_LC_2_8_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_2_LC_2_8_1/sr
Capture Clock    : ds_reset.r_Count_2_LC_2_8_1/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__273/I                                              SRMux                          0              6589  35126  RISE       1
I__273/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_2_LC_2_8_1/sr                        LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_2_LC_2_8_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_16_LC_2_9_7/sr
Capture Clock    : ds_reset.r_Count_16_LC_2_9_7/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__274/I                                              SRMux                          0              6589  35126  RISE       1
I__274/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_16_LC_2_9_7/sr                       LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_16_LC_2_9_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_15_LC_2_9_6/sr
Capture Clock    : ds_reset.r_Count_15_LC_2_9_6/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__274/I                                              SRMux                          0              6589  35126  RISE       1
I__274/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_15_LC_2_9_6/sr                       LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_15_LC_2_9_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_14_LC_2_9_5/sr
Capture Clock    : ds_reset.r_Count_14_LC_2_9_5/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__274/I                                              SRMux                          0              6589  35126  RISE       1
I__274/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_14_LC_2_9_5/sr                       LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_14_LC_2_9_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_13_LC_2_9_4/sr
Capture Clock    : ds_reset.r_Count_13_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__274/I                                              SRMux                          0              6589  35126  RISE       1
I__274/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_13_LC_2_9_4/sr                       LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_13_LC_2_9_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_12_LC_2_9_3/sr
Capture Clock    : ds_reset.r_Count_12_LC_2_9_3/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__274/I                                              SRMux                          0              6589  35126  RISE       1
I__274/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_12_LC_2_9_3/sr                       LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_12_LC_2_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_11_LC_2_9_2/sr
Capture Clock    : ds_reset.r_Count_11_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__274/I                                              SRMux                          0              6589  35126  RISE       1
I__274/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_11_LC_2_9_2/sr                       LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_11_LC_2_9_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_10_LC_2_9_1/sr
Capture Clock    : ds_reset.r_Count_10_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__274/I                                              SRMux                          0              6589  35126  RISE       1
I__274/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_10_LC_2_9_1/sr                       LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_10_LC_2_9_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_9_LC_2_9_0/sr
Capture Clock    : ds_reset.r_Count_9_LC_2_9_0/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__274/I                                              SRMux                          0              6589  35126  RISE       1
I__274/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_9_LC_2_9_0/sr                        LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_9_LC_2_9_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_0_LC_2_10_7/sr
Capture Clock    : ds_reset.r_Count_0_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__275/I                                              SRMux                          0              6589  35126  RISE       1
I__275/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_0_LC_2_10_7/sr                       LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_0_LC_2_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_1_LC_2_10_2/sr
Capture Clock    : ds_reset.r_Count_1_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__275/I                                              SRMux                          0              6589  35126  RISE       1
I__275/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_1_LC_2_10_2/sr                       LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_17_LC_2_10_0/sr
Capture Clock    : ds_reset.r_Count_17_LC_2_10_0/clk
Setup Constraint : 40000p
Path slack       : 35126p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                              Odrv4                          0              2921  35126  RISE       1
I__216/O                                              Odrv4                        351              3272  35126  RISE       1
I__218/I                                              LocalMux                       0              3272  35126  RISE       1
I__218/O                                              LocalMux                     330              3602  35126  RISE       1
I__220/I                                              InMux                          0              3602  35126  RISE       1
I__220/O                                              InMux                        259              3861  35126  RISE       1
I__221/I                                              CascadeMux                     0              3861  35126  RISE       1
I__221/O                                              CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2              LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/lcout            LogicCell40_SEQ_MODE_0000    379              4240  35126  RISE       1
I__161/I                                              LocalMux                       0              4240  35126  RISE       1
I__161/O                                              LocalMux                     330              4570  35126  RISE       1
I__162/I                                              InMux                          0              4570  35126  RISE       1
I__162/O                                              InMux                        259              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in1                LogicCell40_SEQ_MODE_0000      0              4829  35126  RISE       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    400              5229  35126  RISE       1
I__158/I                                              LocalMux                       0              5229  35126  RISE       1
I__158/O                                              LocalMux                     330              5558  35126  RISE       1
I__159/I                                              IoInMux                        0              5558  35126  RISE       1
I__159/O                                              IoInMux                      259              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5818  35126  RISE       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6435  35126  RISE      18
I__271/I                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__271/O                                              gio2CtrlBuf                    0              6435  35126  RISE       1
I__272/I                                              GlobalMux                      0              6435  35126  RISE       1
I__272/O                                              GlobalMux                    154              6589  35126  RISE       1
I__275/I                                              SRMux                          0              6589  35126  RISE       1
I__275/O                                              SRMux                        463              7052  35126  RISE       1
ds_reset.r_Count_17_LC_2_10_0/sr                      LogicCell40_SEQ_MODE_1000      0              7052  35126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_19_LC_5_11_2/in3
Capture Clock    : clk_div_19_LC_5_11_2/clk
Setup Constraint : 40000p
Path slack       : 35189p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           6919
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
clk_div_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  34684  RISE       1
clk_div_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  34684  RISE       2
clk_div_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  34684  RISE       1
clk_div_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  34684  RISE       2
clk_div_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  34684  RISE       1
clk_div_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  34684  RISE       2
clk_div_14_LC_5_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  34684  RISE       1
clk_div_14_LC_5_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  34684  RISE       2
clk_div_15_LC_5_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  34684  RISE       1
clk_div_15_LC_5_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  34684  RISE       2
clk_div_16_LC_5_10_7/carryin         LogicCell40_SEQ_MODE_1000      0              6084  34684  RISE       1
clk_div_16_LC_5_10_7/carryout        LogicCell40_SEQ_MODE_1000    126              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitout      ICE_CARRY_IN_MUX             196              6407  34684  RISE       2
clk_div_17_LC_5_11_0/carryin         LogicCell40_SEQ_MODE_1000      0              6407  34684  RISE       1
clk_div_17_LC_5_11_0/carryout        LogicCell40_SEQ_MODE_1000    126              6533  34684  RISE       2
clk_div_18_LC_5_11_1/carryin         LogicCell40_SEQ_MODE_1000      0              6533  34684  RISE       1
clk_div_18_LC_5_11_1/carryout        LogicCell40_SEQ_MODE_1000    126              6660  34684  RISE       2
I__502/I                             InMux                          0              6660  35189  RISE       1
I__502/O                             InMux                        259              6919  35189  RISE       1
clk_div_19_LC_5_11_2/in3             LogicCell40_SEQ_MODE_1000      0              6919  35189  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_19_LC_5_11_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_18_LC_5_11_1/in3
Capture Clock    : clk_div_18_LC_5_11_1/clk
Setup Constraint : 40000p
Path slack       : 35315p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
clk_div_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  34684  RISE       1
clk_div_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  34684  RISE       2
clk_div_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  34684  RISE       1
clk_div_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  34684  RISE       2
clk_div_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  34684  RISE       1
clk_div_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  34684  RISE       2
clk_div_14_LC_5_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  34684  RISE       1
clk_div_14_LC_5_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  34684  RISE       2
clk_div_15_LC_5_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  34684  RISE       1
clk_div_15_LC_5_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  34684  RISE       2
clk_div_16_LC_5_10_7/carryin         LogicCell40_SEQ_MODE_1000      0              6084  34684  RISE       1
clk_div_16_LC_5_10_7/carryout        LogicCell40_SEQ_MODE_1000    126              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitout      ICE_CARRY_IN_MUX             196              6407  34684  RISE       2
clk_div_17_LC_5_11_0/carryin         LogicCell40_SEQ_MODE_1000      0              6407  34684  RISE       1
clk_div_17_LC_5_11_0/carryout        LogicCell40_SEQ_MODE_1000    126              6533  34684  RISE       2
I__503/I                             InMux                          0              6533  35315  RISE       1
I__503/O                             InMux                        259              6793  35315  RISE       1
clk_div_18_LC_5_11_1/in3             LogicCell40_SEQ_MODE_1000      0              6793  35315  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_18_LC_5_11_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_17_LC_2_10_0/in3
Capture Clock    : ds_reset.r_Count_17_LC_2_10_0/clk
Setup Constraint : 40000p
Path slack       : 35441p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
ds_reset.r_Count_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
ds_reset.r_Count_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
ds_reset.r_Count_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
ds_reset.r_Count_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
ds_reset.r_Count_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
ds_reset.r_Count_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
ds_reset.r_Count_8_LC_2_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
ds_reset.r_Count_8_LC_2_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
ds_reset.r_Count_9_LC_2_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
ds_reset.r_Count_9_LC_2_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
ds_reset.r_Count_10_LC_2_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
ds_reset.r_Count_10_LC_2_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
ds_reset.r_Count_11_LC_2_9_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
ds_reset.r_Count_11_LC_2_9_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
ds_reset.r_Count_12_LC_2_9_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
ds_reset.r_Count_12_LC_2_9_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
ds_reset.r_Count_13_LC_2_9_4/carryin          LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
ds_reset.r_Count_13_LC_2_9_4/carryout         LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
ds_reset.r_Count_14_LC_2_9_5/carryin          LogicCell40_SEQ_MODE_1000      0              5832  35441  RISE       1
ds_reset.r_Count_14_LC_2_9_5/carryout         LogicCell40_SEQ_MODE_1000    126              5958  35441  RISE       2
ds_reset.r_Count_15_LC_2_9_6/carryin          LogicCell40_SEQ_MODE_1000      0              5958  35441  RISE       1
ds_reset.r_Count_15_LC_2_9_6/carryout         LogicCell40_SEQ_MODE_1000    126              6084  35441  RISE       2
ds_reset.r_Count_16_LC_2_9_7/carryin          LogicCell40_SEQ_MODE_1000      0              6084  35441  RISE       1
ds_reset.r_Count_16_LC_2_9_7/carryout         LogicCell40_SEQ_MODE_1000    126              6211  35441  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                ICE_CARRY_IN_MUX               0              6211  35441  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout               ICE_CARRY_IN_MUX             196              6407  35441  RISE       1
I__222/I                                      InMux                          0              6407  35441  RISE       1
I__222/O                                      InMux                        259              6667  35441  RISE       1
ds_reset.r_Count_17_LC_2_10_0/in3             LogicCell40_SEQ_MODE_1000      0              6667  35441  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_17_LC_5_11_0/in3
Capture Clock    : clk_div_17_LC_5_11_0/clk
Setup Constraint : 40000p
Path slack       : 35441p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
clk_div_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  34684  RISE       1
clk_div_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  34684  RISE       2
clk_div_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  34684  RISE       1
clk_div_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  34684  RISE       2
clk_div_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  34684  RISE       1
clk_div_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  34684  RISE       2
clk_div_14_LC_5_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  34684  RISE       1
clk_div_14_LC_5_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  34684  RISE       2
clk_div_15_LC_5_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  34684  RISE       1
clk_div_15_LC_5_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  34684  RISE       2
clk_div_16_LC_5_10_7/carryin         LogicCell40_SEQ_MODE_1000      0              6084  34684  RISE       1
clk_div_16_LC_5_10_7/carryout        LogicCell40_SEQ_MODE_1000    126              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              6211  34684  RISE       1
IN_MUX_bfv_5_11_0_/carryinitout      ICE_CARRY_IN_MUX             196              6407  34684  RISE       2
I__504/I                             InMux                          0              6407  35441  RISE       1
I__504/O                             InMux                        259              6667  35441  RISE       1
clk_div_17_LC_5_11_0/in3             LogicCell40_SEQ_MODE_1000      0              6667  35441  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_17_LC_5_11_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_16_LC_2_9_7/in3
Capture Clock    : ds_reset.r_Count_16_LC_2_9_7/clk
Setup Constraint : 40000p
Path slack       : 35764p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
ds_reset.r_Count_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
ds_reset.r_Count_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
ds_reset.r_Count_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
ds_reset.r_Count_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
ds_reset.r_Count_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
ds_reset.r_Count_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
ds_reset.r_Count_8_LC_2_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
ds_reset.r_Count_8_LC_2_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
ds_reset.r_Count_9_LC_2_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
ds_reset.r_Count_9_LC_2_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
ds_reset.r_Count_10_LC_2_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
ds_reset.r_Count_10_LC_2_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
ds_reset.r_Count_11_LC_2_9_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
ds_reset.r_Count_11_LC_2_9_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
ds_reset.r_Count_12_LC_2_9_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
ds_reset.r_Count_12_LC_2_9_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
ds_reset.r_Count_13_LC_2_9_4/carryin          LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
ds_reset.r_Count_13_LC_2_9_4/carryout         LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
ds_reset.r_Count_14_LC_2_9_5/carryin          LogicCell40_SEQ_MODE_1000      0              5832  35441  RISE       1
ds_reset.r_Count_14_LC_2_9_5/carryout         LogicCell40_SEQ_MODE_1000    126              5958  35441  RISE       2
ds_reset.r_Count_15_LC_2_9_6/carryin          LogicCell40_SEQ_MODE_1000      0              5958  35441  RISE       1
ds_reset.r_Count_15_LC_2_9_6/carryout         LogicCell40_SEQ_MODE_1000    126              6084  35441  RISE       2
I__223/I                                      InMux                          0              6084  35764  RISE       1
I__223/O                                      InMux                        259              6344  35764  RISE       1
ds_reset.r_Count_16_LC_2_9_7/in3              LogicCell40_SEQ_MODE_1000      0              6344  35764  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_16_LC_2_9_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_16_LC_5_10_7/in3
Capture Clock    : clk_div_16_LC_5_10_7/clk
Setup Constraint : 40000p
Path slack       : 35764p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
clk_div_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  34684  RISE       1
clk_div_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  34684  RISE       2
clk_div_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  34684  RISE       1
clk_div_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  34684  RISE       2
clk_div_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  34684  RISE       1
clk_div_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  34684  RISE       2
clk_div_14_LC_5_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  34684  RISE       1
clk_div_14_LC_5_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  34684  RISE       2
clk_div_15_LC_5_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              5958  34684  RISE       1
clk_div_15_LC_5_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6084  34684  RISE       2
I__505/I                             InMux                          0              6084  35764  RISE       1
I__505/O                             InMux                        259              6344  35764  RISE       1
clk_div_16_LC_5_10_7/in3             LogicCell40_SEQ_MODE_1000      0              6344  35764  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_16_LC_5_10_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_15_LC_2_9_6/in3
Capture Clock    : ds_reset.r_Count_15_LC_2_9_6/clk
Setup Constraint : 40000p
Path slack       : 35890p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
ds_reset.r_Count_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
ds_reset.r_Count_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
ds_reset.r_Count_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
ds_reset.r_Count_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
ds_reset.r_Count_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
ds_reset.r_Count_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
ds_reset.r_Count_8_LC_2_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
ds_reset.r_Count_8_LC_2_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
ds_reset.r_Count_9_LC_2_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
ds_reset.r_Count_9_LC_2_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
ds_reset.r_Count_10_LC_2_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
ds_reset.r_Count_10_LC_2_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
ds_reset.r_Count_11_LC_2_9_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
ds_reset.r_Count_11_LC_2_9_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
ds_reset.r_Count_12_LC_2_9_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
ds_reset.r_Count_12_LC_2_9_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
ds_reset.r_Count_13_LC_2_9_4/carryin          LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
ds_reset.r_Count_13_LC_2_9_4/carryout         LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
ds_reset.r_Count_14_LC_2_9_5/carryin          LogicCell40_SEQ_MODE_1000      0              5832  35441  RISE       1
ds_reset.r_Count_14_LC_2_9_5/carryout         LogicCell40_SEQ_MODE_1000    126              5958  35441  RISE       2
I__228/I                                      InMux                          0              5958  35890  RISE       1
I__228/O                                      InMux                        259              6218  35890  RISE       1
ds_reset.r_Count_15_LC_2_9_6/in3              LogicCell40_SEQ_MODE_1000      0              6218  35890  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_15_LC_2_9_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_15_LC_5_10_6/in3
Capture Clock    : clk_div_15_LC_5_10_6/clk
Setup Constraint : 40000p
Path slack       : 35890p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
clk_div_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  34684  RISE       1
clk_div_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  34684  RISE       2
clk_div_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  34684  RISE       1
clk_div_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  34684  RISE       2
clk_div_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  34684  RISE       1
clk_div_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  34684  RISE       2
clk_div_14_LC_5_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5832  34684  RISE       1
clk_div_14_LC_5_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              5958  34684  RISE       2
I__506/I                             InMux                          0              5958  35890  RISE       1
I__506/O                             InMux                        259              6218  35890  RISE       1
clk_div_15_LC_5_10_6/in3             LogicCell40_SEQ_MODE_1000      0              6218  35890  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_15_LC_5_10_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_14_LC_2_9_5/in3
Capture Clock    : ds_reset.r_Count_14_LC_2_9_5/clk
Setup Constraint : 40000p
Path slack       : 36017p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
ds_reset.r_Count_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
ds_reset.r_Count_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
ds_reset.r_Count_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
ds_reset.r_Count_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
ds_reset.r_Count_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
ds_reset.r_Count_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
ds_reset.r_Count_8_LC_2_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
ds_reset.r_Count_8_LC_2_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
ds_reset.r_Count_9_LC_2_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
ds_reset.r_Count_9_LC_2_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
ds_reset.r_Count_10_LC_2_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
ds_reset.r_Count_10_LC_2_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
ds_reset.r_Count_11_LC_2_9_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
ds_reset.r_Count_11_LC_2_9_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
ds_reset.r_Count_12_LC_2_9_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
ds_reset.r_Count_12_LC_2_9_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
ds_reset.r_Count_13_LC_2_9_4/carryin          LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
ds_reset.r_Count_13_LC_2_9_4/carryout         LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
I__233/I                                      InMux                          0              5832  36016  RISE       1
I__233/O                                      InMux                        259              6091  36016  RISE       1
ds_reset.r_Count_14_LC_2_9_5/in3              LogicCell40_SEQ_MODE_1000      0              6091  36016  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_14_LC_2_9_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_14_LC_5_10_5/in3
Capture Clock    : clk_div_14_LC_5_10_5/clk
Setup Constraint : 40000p
Path slack       : 36017p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
clk_div_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  34684  RISE       1
clk_div_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  34684  RISE       2
clk_div_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  34684  RISE       1
clk_div_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  34684  RISE       2
clk_div_13_LC_5_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5706  34684  RISE       1
clk_div_13_LC_5_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5832  34684  RISE       2
I__507/I                             InMux                          0              5832  36016  RISE       1
I__507/O                             InMux                        259              6091  36016  RISE       1
clk_div_14_LC_5_10_5/in3             LogicCell40_SEQ_MODE_1000      0              6091  36016  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_14_LC_5_10_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_7_LC_4_15_7/in3
Capture Clock    : cpu_inst.u_if.pc_7_LC_4_15_7/clk
Setup Constraint : 40000p
Path slack       : 36094p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       3
I__655/I                               LocalMux                       0              2921  36094  RISE       1
I__655/O                               LocalMux                     330              3251  36094  RISE       1
I__658/I                               InMux                          0              3251  36094  RISE       1
I__658/O                               InMux                        259              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/in3          LogicCell40_SEQ_MODE_0000      0              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/lcout        LogicCell40_SEQ_MODE_0000    316              3826  36094  RISE       2
I__671/I                               Odrv4                          0              3826  36094  RISE       1
I__671/O                               Odrv4                        351              4177  36094  RISE       1
I__672/I                               LocalMux                       0              4177  36094  RISE       1
I__672/O                               LocalMux                     330              4506  36094  RISE       1
I__674/I                               InMux                          0              4506  36094  RISE       1
I__674/O                               InMux                        259              4766  36094  RISE       1
I__676/I                               CascadeMux                     0              4766  36094  RISE       1
I__676/O                               CascadeMux                     0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/in2       LogicCell40_SEQ_MODE_1010      0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/carryout  LogicCell40_SEQ_MODE_1010    231              4997  36094  RISE       2
cpu_inst.u_if.pc_1_LC_4_15_1/carryin   LogicCell40_SEQ_MODE_1010      0              4997  36094  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/carryout  LogicCell40_SEQ_MODE_1010    126              5124  36094  RISE       2
cpu_inst.u_if.pc_2_LC_4_15_2/carryin   LogicCell40_SEQ_MODE_1010      0              5124  36094  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/carryout  LogicCell40_SEQ_MODE_1010    126              5250  36094  RISE       2
cpu_inst.u_if.pc_3_LC_4_15_3/carryin   LogicCell40_SEQ_MODE_1010      0              5250  36094  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/carryout  LogicCell40_SEQ_MODE_1010    126              5376  36094  RISE       2
cpu_inst.u_if.pc_4_LC_4_15_4/carryin   LogicCell40_SEQ_MODE_1010      0              5376  36094  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/carryout  LogicCell40_SEQ_MODE_1010    126              5502  36094  RISE       2
cpu_inst.u_if.pc_5_LC_4_15_5/carryin   LogicCell40_SEQ_MODE_1010      0              5502  36094  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/carryout  LogicCell40_SEQ_MODE_1010    126              5629  36094  RISE       2
cpu_inst.u_if.pc_6_LC_4_15_6/carryin   LogicCell40_SEQ_MODE_1010      0              5629  36094  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/carryout  LogicCell40_SEQ_MODE_1010    126              5755  36094  RISE       1
I__491/I                               InMux                          0              5755  36094  RISE       1
I__491/O                               InMux                        259              6014  36094  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/in3       LogicCell40_SEQ_MODE_1010      0              6014  36094  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_13_LC_2_9_4/in3
Capture Clock    : ds_reset.r_Count_13_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 36143p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
ds_reset.r_Count_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
ds_reset.r_Count_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
ds_reset.r_Count_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
ds_reset.r_Count_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
ds_reset.r_Count_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
ds_reset.r_Count_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
ds_reset.r_Count_8_LC_2_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
ds_reset.r_Count_8_LC_2_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
ds_reset.r_Count_9_LC_2_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
ds_reset.r_Count_9_LC_2_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
ds_reset.r_Count_10_LC_2_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
ds_reset.r_Count_10_LC_2_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
ds_reset.r_Count_11_LC_2_9_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
ds_reset.r_Count_11_LC_2_9_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
ds_reset.r_Count_12_LC_2_9_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
ds_reset.r_Count_12_LC_2_9_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
I__238/I                                      InMux                          0              5706  36143  RISE       1
I__238/O                                      InMux                        259              5965  36143  RISE       1
ds_reset.r_Count_13_LC_2_9_4/in3              LogicCell40_SEQ_MODE_1000      0              5965  36143  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_13_LC_2_9_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_13_LC_5_10_4/in3
Capture Clock    : clk_div_13_LC_5_10_4/clk
Setup Constraint : 40000p
Path slack       : 36143p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
clk_div_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  34684  RISE       1
clk_div_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  34684  RISE       2
clk_div_12_LC_5_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5579  34684  RISE       1
clk_div_12_LC_5_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5706  34684  RISE       2
I__508/I                             InMux                          0              5706  36143  RISE       1
I__508/O                             InMux                        259              5965  36143  RISE       1
clk_div_13_LC_5_10_4/in3             LogicCell40_SEQ_MODE_1000      0              5965  36143  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_13_LC_5_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_6_LC_4_15_6/in3
Capture Clock    : cpu_inst.u_if.pc_6_LC_4_15_6/clk
Setup Constraint : 40000p
Path slack       : 36220p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       3
I__655/I                               LocalMux                       0              2921  36094  RISE       1
I__655/O                               LocalMux                     330              3251  36094  RISE       1
I__658/I                               InMux                          0              3251  36094  RISE       1
I__658/O                               InMux                        259              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/in3          LogicCell40_SEQ_MODE_0000      0              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/lcout        LogicCell40_SEQ_MODE_0000    316              3826  36094  RISE       2
I__671/I                               Odrv4                          0              3826  36094  RISE       1
I__671/O                               Odrv4                        351              4177  36094  RISE       1
I__672/I                               LocalMux                       0              4177  36094  RISE       1
I__672/O                               LocalMux                     330              4506  36094  RISE       1
I__674/I                               InMux                          0              4506  36094  RISE       1
I__674/O                               InMux                        259              4766  36094  RISE       1
I__676/I                               CascadeMux                     0              4766  36094  RISE       1
I__676/O                               CascadeMux                     0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/in2       LogicCell40_SEQ_MODE_1010      0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/carryout  LogicCell40_SEQ_MODE_1010    231              4997  36094  RISE       2
cpu_inst.u_if.pc_1_LC_4_15_1/carryin   LogicCell40_SEQ_MODE_1010      0              4997  36094  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/carryout  LogicCell40_SEQ_MODE_1010    126              5124  36094  RISE       2
cpu_inst.u_if.pc_2_LC_4_15_2/carryin   LogicCell40_SEQ_MODE_1010      0              5124  36094  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/carryout  LogicCell40_SEQ_MODE_1010    126              5250  36094  RISE       2
cpu_inst.u_if.pc_3_LC_4_15_3/carryin   LogicCell40_SEQ_MODE_1010      0              5250  36094  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/carryout  LogicCell40_SEQ_MODE_1010    126              5376  36094  RISE       2
cpu_inst.u_if.pc_4_LC_4_15_4/carryin   LogicCell40_SEQ_MODE_1010      0              5376  36094  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/carryout  LogicCell40_SEQ_MODE_1010    126              5502  36094  RISE       2
cpu_inst.u_if.pc_5_LC_4_15_5/carryin   LogicCell40_SEQ_MODE_1010      0              5502  36094  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/carryout  LogicCell40_SEQ_MODE_1010    126              5629  36094  RISE       2
I__283/I                               InMux                          0              5629  36220  RISE       1
I__283/O                               InMux                        259              5888  36220  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/in3       LogicCell40_SEQ_MODE_1010      0              5888  36220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_12_LC_2_9_3/in3
Capture Clock    : ds_reset.r_Count_12_LC_2_9_3/clk
Setup Constraint : 40000p
Path slack       : 36269p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
ds_reset.r_Count_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
ds_reset.r_Count_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
ds_reset.r_Count_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
ds_reset.r_Count_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
ds_reset.r_Count_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
ds_reset.r_Count_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
ds_reset.r_Count_8_LC_2_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
ds_reset.r_Count_8_LC_2_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
ds_reset.r_Count_9_LC_2_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
ds_reset.r_Count_9_LC_2_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
ds_reset.r_Count_10_LC_2_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
ds_reset.r_Count_10_LC_2_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
ds_reset.r_Count_11_LC_2_9_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
ds_reset.r_Count_11_LC_2_9_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
I__243/I                                      InMux                          0              5579  36269  RISE       1
I__243/O                                      InMux                        259              5839  36269  RISE       1
ds_reset.r_Count_12_LC_2_9_3/in3              LogicCell40_SEQ_MODE_1000      0              5839  36269  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_12_LC_2_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_12_LC_5_10_3/in3
Capture Clock    : clk_div_12_LC_5_10_3/clk
Setup Constraint : 40000p
Path slack       : 36269p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
clk_div_11_LC_5_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5453  34684  RISE       1
clk_div_11_LC_5_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5579  34684  RISE       2
I__509/I                             InMux                          0              5579  36269  RISE       1
I__509/O                             InMux                        259              5839  36269  RISE       1
clk_div_12_LC_5_10_3/in3             LogicCell40_SEQ_MODE_1000      0              5839  36269  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_12_LC_5_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_5_LC_4_15_5/in3
Capture Clock    : cpu_inst.u_if.pc_5_LC_4_15_5/clk
Setup Constraint : 40000p
Path slack       : 36346p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       3
I__655/I                               LocalMux                       0              2921  36094  RISE       1
I__655/O                               LocalMux                     330              3251  36094  RISE       1
I__658/I                               InMux                          0              3251  36094  RISE       1
I__658/O                               InMux                        259              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/in3          LogicCell40_SEQ_MODE_0000      0              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/lcout        LogicCell40_SEQ_MODE_0000    316              3826  36094  RISE       2
I__671/I                               Odrv4                          0              3826  36094  RISE       1
I__671/O                               Odrv4                        351              4177  36094  RISE       1
I__672/I                               LocalMux                       0              4177  36094  RISE       1
I__672/O                               LocalMux                     330              4506  36094  RISE       1
I__674/I                               InMux                          0              4506  36094  RISE       1
I__674/O                               InMux                        259              4766  36094  RISE       1
I__676/I                               CascadeMux                     0              4766  36094  RISE       1
I__676/O                               CascadeMux                     0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/in2       LogicCell40_SEQ_MODE_1010      0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/carryout  LogicCell40_SEQ_MODE_1010    231              4997  36094  RISE       2
cpu_inst.u_if.pc_1_LC_4_15_1/carryin   LogicCell40_SEQ_MODE_1010      0              4997  36094  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/carryout  LogicCell40_SEQ_MODE_1010    126              5124  36094  RISE       2
cpu_inst.u_if.pc_2_LC_4_15_2/carryin   LogicCell40_SEQ_MODE_1010      0              5124  36094  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/carryout  LogicCell40_SEQ_MODE_1010    126              5250  36094  RISE       2
cpu_inst.u_if.pc_3_LC_4_15_3/carryin   LogicCell40_SEQ_MODE_1010      0              5250  36094  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/carryout  LogicCell40_SEQ_MODE_1010    126              5376  36094  RISE       2
cpu_inst.u_if.pc_4_LC_4_15_4/carryin   LogicCell40_SEQ_MODE_1010      0              5376  36094  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/carryout  LogicCell40_SEQ_MODE_1010    126              5502  36094  RISE       2
I__289/I                               InMux                          0              5502  36346  RISE       1
I__289/O                               InMux                        259              5762  36346  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/in3       LogicCell40_SEQ_MODE_1010      0              5762  36346  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_11_LC_2_9_2/in3
Capture Clock    : ds_reset.r_Count_11_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 36395p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
ds_reset.r_Count_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
ds_reset.r_Count_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
ds_reset.r_Count_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
ds_reset.r_Count_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
ds_reset.r_Count_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
ds_reset.r_Count_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
ds_reset.r_Count_8_LC_2_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
ds_reset.r_Count_8_LC_2_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
ds_reset.r_Count_9_LC_2_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
ds_reset.r_Count_9_LC_2_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
ds_reset.r_Count_10_LC_2_9_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
ds_reset.r_Count_10_LC_2_9_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
I__248/I                                      InMux                          0              5453  36395  RISE       1
I__248/O                                      InMux                        259              5713  36395  RISE       1
ds_reset.r_Count_11_LC_2_9_2/in3              LogicCell40_SEQ_MODE_1000      0              5713  36395  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_11_LC_2_9_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_11_LC_5_10_2/in3
Capture Clock    : clk_div_11_LC_5_10_2/clk
Setup Constraint : 40000p
Path slack       : 36395p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
clk_div_10_LC_5_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5327  34684  RISE       1
clk_div_10_LC_5_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5453  34684  RISE       2
I__492/I                             InMux                          0              5453  36395  RISE       1
I__492/O                             InMux                        259              5713  36395  RISE       1
clk_div_11_LC_5_10_2/in3             LogicCell40_SEQ_MODE_1000      0              5713  36395  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_11_LC_5_10_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_4_LC_4_15_4/in3
Capture Clock    : cpu_inst.u_if.pc_4_LC_4_15_4/clk
Setup Constraint : 40000p
Path slack       : 36472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       3
I__655/I                               LocalMux                       0              2921  36094  RISE       1
I__655/O                               LocalMux                     330              3251  36094  RISE       1
I__658/I                               InMux                          0              3251  36094  RISE       1
I__658/O                               InMux                        259              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/in3          LogicCell40_SEQ_MODE_0000      0              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/lcout        LogicCell40_SEQ_MODE_0000    316              3826  36094  RISE       2
I__671/I                               Odrv4                          0              3826  36094  RISE       1
I__671/O                               Odrv4                        351              4177  36094  RISE       1
I__672/I                               LocalMux                       0              4177  36094  RISE       1
I__672/O                               LocalMux                     330              4506  36094  RISE       1
I__674/I                               InMux                          0              4506  36094  RISE       1
I__674/O                               InMux                        259              4766  36094  RISE       1
I__676/I                               CascadeMux                     0              4766  36094  RISE       1
I__676/O                               CascadeMux                     0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/in2       LogicCell40_SEQ_MODE_1010      0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/carryout  LogicCell40_SEQ_MODE_1010    231              4997  36094  RISE       2
cpu_inst.u_if.pc_1_LC_4_15_1/carryin   LogicCell40_SEQ_MODE_1010      0              4997  36094  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/carryout  LogicCell40_SEQ_MODE_1010    126              5124  36094  RISE       2
cpu_inst.u_if.pc_2_LC_4_15_2/carryin   LogicCell40_SEQ_MODE_1010      0              5124  36094  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/carryout  LogicCell40_SEQ_MODE_1010    126              5250  36094  RISE       2
cpu_inst.u_if.pc_3_LC_4_15_3/carryin   LogicCell40_SEQ_MODE_1010      0              5250  36094  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/carryout  LogicCell40_SEQ_MODE_1010    126              5376  36094  RISE       2
I__295/I                               InMux                          0              5376  36472  RISE       1
I__295/O                               InMux                        259              5636  36472  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/in3       LogicCell40_SEQ_MODE_1010      0              5636  36472  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_10_LC_2_9_1/in3
Capture Clock    : ds_reset.r_Count_10_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 36522p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
ds_reset.r_Count_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
ds_reset.r_Count_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
ds_reset.r_Count_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
ds_reset.r_Count_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
ds_reset.r_Count_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
ds_reset.r_Count_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
ds_reset.r_Count_8_LC_2_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
ds_reset.r_Count_8_LC_2_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
ds_reset.r_Count_9_LC_2_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
ds_reset.r_Count_9_LC_2_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
I__171/I                                      InMux                          0              5327  36521  RISE       1
I__171/O                                      InMux                        259              5586  36521  RISE       1
ds_reset.r_Count_10_LC_2_9_1/in3              LogicCell40_SEQ_MODE_1000      0              5586  36521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_10_LC_2_9_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_10_LC_5_10_1/in3
Capture Clock    : clk_div_10_LC_5_10_1/clk
Setup Constraint : 40000p
Path slack       : 36522p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
clk_div_9_LC_5_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5201  34684  RISE       1
clk_div_9_LC_5_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5327  34684  RISE       2
I__493/I                             InMux                          0              5327  36521  RISE       1
I__493/O                             InMux                        259              5586  36521  RISE       1
clk_div_10_LC_5_10_1/in3             LogicCell40_SEQ_MODE_1000      0              5586  36521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_10_LC_5_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_3_LC_4_15_3/in3
Capture Clock    : cpu_inst.u_if.pc_3_LC_4_15_3/clk
Setup Constraint : 40000p
Path slack       : 36599p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       3
I__655/I                               LocalMux                       0              2921  36094  RISE       1
I__655/O                               LocalMux                     330              3251  36094  RISE       1
I__658/I                               InMux                          0              3251  36094  RISE       1
I__658/O                               InMux                        259              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/in3          LogicCell40_SEQ_MODE_0000      0              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/lcout        LogicCell40_SEQ_MODE_0000    316              3826  36094  RISE       2
I__671/I                               Odrv4                          0              3826  36094  RISE       1
I__671/O                               Odrv4                        351              4177  36094  RISE       1
I__672/I                               LocalMux                       0              4177  36094  RISE       1
I__672/O                               LocalMux                     330              4506  36094  RISE       1
I__674/I                               InMux                          0              4506  36094  RISE       1
I__674/O                               InMux                        259              4766  36094  RISE       1
I__676/I                               CascadeMux                     0              4766  36094  RISE       1
I__676/O                               CascadeMux                     0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/in2       LogicCell40_SEQ_MODE_1010      0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/carryout  LogicCell40_SEQ_MODE_1010    231              4997  36094  RISE       2
cpu_inst.u_if.pc_1_LC_4_15_1/carryin   LogicCell40_SEQ_MODE_1010      0              4997  36094  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/carryout  LogicCell40_SEQ_MODE_1010    126              5124  36094  RISE       2
cpu_inst.u_if.pc_2_LC_4_15_2/carryin   LogicCell40_SEQ_MODE_1010      0              5124  36094  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/carryout  LogicCell40_SEQ_MODE_1010    126              5250  36094  RISE       2
I__301/I                               InMux                          0              5250  36598  RISE       1
I__301/O                               InMux                        259              5509  36598  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/in3       LogicCell40_SEQ_MODE_1010      0              5509  36598  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_9_LC_2_9_0/in3
Capture Clock    : ds_reset.r_Count_9_LC_2_9_0/clk
Setup Constraint : 40000p
Path slack       : 36648p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
ds_reset.r_Count_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
ds_reset.r_Count_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
ds_reset.r_Count_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
ds_reset.r_Count_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
ds_reset.r_Count_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
ds_reset.r_Count_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
ds_reset.r_Count_8_LC_2_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
ds_reset.r_Count_8_LC_2_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
I__176/I                                      InMux                          0              5201  36648  RISE       1
I__176/O                                      InMux                        259              5460  36648  RISE       1
ds_reset.r_Count_9_LC_2_9_0/in3               LogicCell40_SEQ_MODE_1000      0              5460  36648  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_9_LC_2_9_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_9_LC_5_10_0/in3
Capture Clock    : clk_div_9_LC_5_10_0/clk
Setup Constraint : 40000p
Path slack       : 36648p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
clk_div_8_LC_5_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  34684  RISE       1
clk_div_8_LC_5_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5004  34684  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5201  34684  RISE       2
I__494/I                             InMux                          0              5201  36648  RISE       1
I__494/O                             InMux                        259              5460  36648  RISE       1
clk_div_9_LC_5_10_0/in3              LogicCell40_SEQ_MODE_1000      0              5460  36648  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_9_LC_5_10_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_4_LC_2_8_3/lcout
Path End         : ds_reset.r_State_LC_1_9_2/in3
Capture Clock    : ds_reset.r_State_LC_1_9_2/clk
Setup Constraint : 40000p
Path slack       : 36655p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_4_LC_2_8_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_4_LC_2_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       2
I__203/I                                     LocalMux                       0              2921  35154  RISE       1
I__203/O                                     LocalMux                     330              3251  35154  RISE       1
I__205/I                                     InMux                          0              3251  35154  RISE       1
I__205/O                                     InMux                        259              3510  35154  RISE       1
ds_reset.r_Count_RNIQNID1_4_LC_1_8_7/in0     LogicCell40_SEQ_MODE_0000      0              3510  35154  RISE       1
ds_reset.r_Count_RNIQNID1_4_LC_1_8_7/lcout   LogicCell40_SEQ_MODE_0000    449              3959  35154  RISE       1
I__144/I                                     LocalMux                       0              3959  35154  RISE       1
I__144/O                                     LocalMux                     330              4289  35154  RISE       1
I__145/I                                     InMux                          0              4289  35154  RISE       1
I__145/O                                     InMux                        259              4548  35154  RISE       1
ds_reset.r_Count_RNIBFU33_12_LC_1_9_5/in3    LogicCell40_SEQ_MODE_0000      0              4548  35154  RISE       1
ds_reset.r_Count_RNIBFU33_12_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864  36655  RISE       1
I__142/I                                     LocalMux                       0              4864  36655  RISE       1
I__142/O                                     LocalMux                     330              5194  36655  RISE       1
I__143/I                                     InMux                          0              5194  36655  RISE       1
I__143/O                                     InMux                        259              5453  36655  RISE       1
ds_reset.r_State_LC_1_9_2/in3                LogicCell40_SEQ_MODE_1000      0              5453  36655  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_2_LC_4_15_2/in3
Capture Clock    : cpu_inst.u_if.pc_2_LC_4_15_2/clk
Setup Constraint : 40000p
Path slack       : 36725p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       3
I__655/I                               LocalMux                       0              2921  36094  RISE       1
I__655/O                               LocalMux                     330              3251  36094  RISE       1
I__658/I                               InMux                          0              3251  36094  RISE       1
I__658/O                               InMux                        259              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/in3          LogicCell40_SEQ_MODE_0000      0              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/lcout        LogicCell40_SEQ_MODE_0000    316              3826  36094  RISE       2
I__671/I                               Odrv4                          0              3826  36094  RISE       1
I__671/O                               Odrv4                        351              4177  36094  RISE       1
I__672/I                               LocalMux                       0              4177  36094  RISE       1
I__672/O                               LocalMux                     330              4506  36094  RISE       1
I__674/I                               InMux                          0              4506  36094  RISE       1
I__674/O                               InMux                        259              4766  36094  RISE       1
I__676/I                               CascadeMux                     0              4766  36094  RISE       1
I__676/O                               CascadeMux                     0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/in2       LogicCell40_SEQ_MODE_1010      0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/carryout  LogicCell40_SEQ_MODE_1010    231              4997  36094  RISE       2
cpu_inst.u_if.pc_1_LC_4_15_1/carryin   LogicCell40_SEQ_MODE_1010      0              4997  36094  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/carryout  LogicCell40_SEQ_MODE_1010    126              5124  36094  RISE       2
I__309/I                               InMux                          0              5124  36725  RISE       1
I__309/O                               InMux                        259              5383  36725  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/in3       LogicCell40_SEQ_MODE_1010      0              5383  36725  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_1_LC_4_15_1/in3
Capture Clock    : cpu_inst.u_if.pc_1_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 36851p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       3
I__655/I                               LocalMux                       0              2921  36094  RISE       1
I__655/O                               LocalMux                     330              3251  36094  RISE       1
I__658/I                               InMux                          0              3251  36094  RISE       1
I__658/O                               InMux                        259              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/in3          LogicCell40_SEQ_MODE_0000      0              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/lcout        LogicCell40_SEQ_MODE_0000    316              3826  36094  RISE       2
I__671/I                               Odrv4                          0              3826  36094  RISE       1
I__671/O                               Odrv4                        351              4177  36094  RISE       1
I__672/I                               LocalMux                       0              4177  36094  RISE       1
I__672/O                               LocalMux                     330              4506  36094  RISE       1
I__674/I                               InMux                          0              4506  36094  RISE       1
I__674/O                               InMux                        259              4766  36094  RISE       1
I__676/I                               CascadeMux                     0              4766  36094  RISE       1
I__676/O                               CascadeMux                     0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/in2       LogicCell40_SEQ_MODE_1010      0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/carryout  LogicCell40_SEQ_MODE_1010    231              4997  36094  RISE       2
I__315/I                               InMux                          0              4997  36851  RISE       1
I__315/O                               InMux                        259              5257  36851  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/in3       LogicCell40_SEQ_MODE_1010      0              5257  36851  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_8_LC_2_8_7/in3
Capture Clock    : ds_reset.r_Count_8_LC_2_8_7/clk
Setup Constraint : 40000p
Path slack       : 36970p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
ds_reset.r_Count_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
ds_reset.r_Count_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
ds_reset.r_Count_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
ds_reset.r_Count_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
ds_reset.r_Count_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
ds_reset.r_Count_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
I__181/I                                      InMux                          0              4878  36970  RISE       1
I__181/O                                      InMux                        259              5138  36970  RISE       1
ds_reset.r_Count_8_LC_2_8_7/in3               LogicCell40_SEQ_MODE_1000      0              5138  36970  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_8_LC_2_8_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_8_LC_5_9_7/in3
Capture Clock    : clk_div_8_LC_5_9_7/clk
Setup Constraint : 40000p
Path slack       : 36970p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
clk_div_7_LC_5_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  34684  RISE       1
clk_div_7_LC_5_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  34684  RISE       2
I__495/I                             InMux                          0              4878  36970  RISE       1
I__495/O                             InMux                        259              5138  36970  RISE       1
clk_div_8_LC_5_9_7/in3               LogicCell40_SEQ_MODE_1000      0              5138  36970  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_8_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_7_LC_2_8_6/in3
Capture Clock    : ds_reset.r_Count_7_LC_2_8_6/clk
Setup Constraint : 40000p
Path slack       : 37097p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
ds_reset.r_Count_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
ds_reset.r_Count_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
ds_reset.r_Count_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
ds_reset.r_Count_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
I__186/I                                      InMux                          0              4752  37096  RISE       1
I__186/O                                      InMux                        259              5011  37096  RISE       1
ds_reset.r_Count_7_LC_2_8_6/in3               LogicCell40_SEQ_MODE_1000      0              5011  37096  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_7_LC_2_8_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_7_LC_5_9_6/in3
Capture Clock    : clk_div_7_LC_5_9_6/clk
Setup Constraint : 40000p
Path slack       : 37097p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
clk_div_6_LC_5_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  34684  RISE       1
clk_div_6_LC_5_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  34684  RISE       2
I__496/I                             InMux                          0              4752  37096  RISE       1
I__496/O                             InMux                        259              5011  37096  RISE       1
clk_div_7_LC_5_9_6/in3               LogicCell40_SEQ_MODE_1000      0              5011  37096  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_7_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_6_LC_2_8_5/in3
Capture Clock    : ds_reset.r_Count_6_LC_2_8_5/clk
Setup Constraint : 40000p
Path slack       : 37223p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
ds_reset.r_Count_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
ds_reset.r_Count_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
I__191/I                                      InMux                          0              4626  37223  RISE       1
I__191/O                                      InMux                        259              4885  37223  RISE       1
ds_reset.r_Count_6_LC_2_8_5/in3               LogicCell40_SEQ_MODE_1000      0              4885  37223  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_6_LC_2_8_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_6_LC_5_9_5/in3
Capture Clock    : clk_div_6_LC_5_9_5/clk
Setup Constraint : 40000p
Path slack       : 37223p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
clk_div_5_LC_5_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  34684  RISE       1
clk_div_5_LC_5_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  34684  RISE       2
I__497/I                             InMux                          0              4626  37223  RISE       1
I__497/O                             InMux                        259              4885  37223  RISE       1
clk_div_6_LC_5_9_5/in3               LogicCell40_SEQ_MODE_1000      0              4885  37223  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_6_LC_5_9_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_0_LC_4_15_0/in2
Capture Clock    : cpu_inst.u_if.pc_0_LC_4_15_0/clk
Setup Constraint : 40000p
Path slack       : 37244p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       3
I__655/I                          LocalMux                       0              2921  36094  RISE       1
I__655/O                          LocalMux                     330              3251  36094  RISE       1
I__658/I                          InMux                          0              3251  36094  RISE       1
I__658/O                          InMux                        259              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/in3     LogicCell40_SEQ_MODE_0000      0              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/lcout   LogicCell40_SEQ_MODE_0000    316              3826  36094  RISE       2
I__671/I                          Odrv4                          0              3826  36094  RISE       1
I__671/O                          Odrv4                        351              4177  36094  RISE       1
I__672/I                          LocalMux                       0              4177  36094  RISE       1
I__672/O                          LocalMux                     330              4506  36094  RISE       1
I__674/I                          InMux                          0              4506  36094  RISE       1
I__674/O                          InMux                        259              4766  36094  RISE       1
I__676/I                          CascadeMux                     0              4766  36094  RISE       1
I__676/O                          CascadeMux                     0              4766  36094  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/in2  LogicCell40_SEQ_MODE_1010      0              4766  37244  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_0_LC_4_15_0/in3
Capture Clock    : cpu_inst.u_if.pc_0_LC_4_15_0/clk
Setup Constraint : 40000p
Path slack       : 37342p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       3
I__655/I                          LocalMux                       0              2921  36094  RISE       1
I__655/O                          LocalMux                     330              3251  36094  RISE       1
I__658/I                          InMux                          0              3251  36094  RISE       1
I__658/O                          InMux                        259              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/in3     LogicCell40_SEQ_MODE_0000      0              3510  36094  RISE       1
clk_div_RNIQ_24_LC_5_15_3/lcout   LogicCell40_SEQ_MODE_0000    316              3826  36094  RISE       2
I__671/I                          Odrv4                          0              3826  36094  RISE       1
I__671/O                          Odrv4                        351              4177  36094  RISE       1
I__673/I                          LocalMux                       0              4177  37342  RISE       1
I__673/O                          LocalMux                     330              4506  37342  RISE       1
I__675/I                          InMux                          0              4506  37342  RISE       1
I__675/O                          InMux                        259              4766  37342  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/in3  LogicCell40_SEQ_MODE_1010      0              4766  37342  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_5_LC_2_8_4/in3
Capture Clock    : ds_reset.r_Count_5_LC_2_8_4/clk
Setup Constraint : 40000p
Path slack       : 37349p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
ds_reset.r_Count_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
ds_reset.r_Count_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
I__197/I                                      InMux                          0              4499  37349  RISE       1
I__197/O                                      InMux                        259              4759  37349  RISE       1
ds_reset.r_Count_5_LC_2_8_4/in3               LogicCell40_SEQ_MODE_1000      0              4759  37349  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_5_LC_2_8_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_5_LC_5_9_4/in3
Capture Clock    : clk_div_5_LC_5_9_4/clk
Setup Constraint : 40000p
Path slack       : 37349p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
clk_div_4_LC_5_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  34684  RISE       1
clk_div_4_LC_5_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  34684  RISE       2
I__498/I                             InMux                          0              4499  37349  RISE       1
I__498/O                             InMux                        259              4759  37349  RISE       1
clk_div_5_LC_5_9_4/in3               LogicCell40_SEQ_MODE_1000      0              4759  37349  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_5_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_4_LC_2_8_3/in3
Capture Clock    : ds_reset.r_Count_4_LC_2_8_3/clk
Setup Constraint : 40000p
Path slack       : 37475p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
ds_reset.r_Count_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
ds_reset.r_Count_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
I__202/I                                      InMux                          0              4373  37475  RISE       1
I__202/O                                      InMux                        259              4633  37475  RISE       1
ds_reset.r_Count_4_LC_2_8_3/in3               LogicCell40_SEQ_MODE_1000      0              4633  37475  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_4_LC_2_8_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_4_LC_5_9_3/in3
Capture Clock    : clk_div_4_LC_5_9_3/clk
Setup Constraint : 40000p
Path slack       : 37475p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
clk_div_3_LC_5_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  34684  RISE       1
clk_div_3_LC_5_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  34684  RISE       2
I__499/I                             InMux                          0              4373  37475  RISE       1
I__499/O                             InMux                        259              4633  37475  RISE       1
clk_div_4_LC_5_9_3/in3               LogicCell40_SEQ_MODE_1000      0              4633  37475  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_4_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_7_LC_4_15_7/sr
Capture Clock    : cpu_inst.u_if.pc_7_LC_4_15_7/clk
Setup Constraint : 40000p
Path slack       : 37575p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__472/I                         Odrv4                          0              2921  37575  FALL       1
I__472/O                         Odrv4                        372              3293  37575  FALL       1
I__476/I                         Span4Mux_h                     0              3293  37575  FALL       1
I__476/O                         Span4Mux_h                   316              3609  37575  FALL       1
I__480/I                         Span4Mux_v                     0              3609  37575  FALL       1
I__480/O                         Span4Mux_v                   372              3980  37575  FALL       1
I__484/I                         LocalMux                       0              3980  37575  FALL       1
I__484/O                         LocalMux                     309              4289  37575  FALL       1
I__485/I                         SRMux                          0              4289  37575  FALL       1
I__485/O                         SRMux                        358              4647  37575  FALL       1
cpu_inst.u_if.pc_7_LC_4_15_7/sr  LogicCell40_SEQ_MODE_1010      0              4647  37575  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_6_LC_4_15_6/sr
Capture Clock    : cpu_inst.u_if.pc_6_LC_4_15_6/clk
Setup Constraint : 40000p
Path slack       : 37575p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__472/I                         Odrv4                          0              2921  37575  FALL       1
I__472/O                         Odrv4                        372              3293  37575  FALL       1
I__476/I                         Span4Mux_h                     0              3293  37575  FALL       1
I__476/O                         Span4Mux_h                   316              3609  37575  FALL       1
I__480/I                         Span4Mux_v                     0              3609  37575  FALL       1
I__480/O                         Span4Mux_v                   372              3980  37575  FALL       1
I__484/I                         LocalMux                       0              3980  37575  FALL       1
I__484/O                         LocalMux                     309              4289  37575  FALL       1
I__485/I                         SRMux                          0              4289  37575  FALL       1
I__485/O                         SRMux                        358              4647  37575  FALL       1
cpu_inst.u_if.pc_6_LC_4_15_6/sr  LogicCell40_SEQ_MODE_1010      0              4647  37575  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_5_LC_4_15_5/sr
Capture Clock    : cpu_inst.u_if.pc_5_LC_4_15_5/clk
Setup Constraint : 40000p
Path slack       : 37575p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__472/I                         Odrv4                          0              2921  37575  FALL       1
I__472/O                         Odrv4                        372              3293  37575  FALL       1
I__476/I                         Span4Mux_h                     0              3293  37575  FALL       1
I__476/O                         Span4Mux_h                   316              3609  37575  FALL       1
I__480/I                         Span4Mux_v                     0              3609  37575  FALL       1
I__480/O                         Span4Mux_v                   372              3980  37575  FALL       1
I__484/I                         LocalMux                       0              3980  37575  FALL       1
I__484/O                         LocalMux                     309              4289  37575  FALL       1
I__485/I                         SRMux                          0              4289  37575  FALL       1
I__485/O                         SRMux                        358              4647  37575  FALL       1
cpu_inst.u_if.pc_5_LC_4_15_5/sr  LogicCell40_SEQ_MODE_1010      0              4647  37575  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_4_LC_4_15_4/sr
Capture Clock    : cpu_inst.u_if.pc_4_LC_4_15_4/clk
Setup Constraint : 40000p
Path slack       : 37575p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__472/I                         Odrv4                          0              2921  37575  FALL       1
I__472/O                         Odrv4                        372              3293  37575  FALL       1
I__476/I                         Span4Mux_h                     0              3293  37575  FALL       1
I__476/O                         Span4Mux_h                   316              3609  37575  FALL       1
I__480/I                         Span4Mux_v                     0              3609  37575  FALL       1
I__480/O                         Span4Mux_v                   372              3980  37575  FALL       1
I__484/I                         LocalMux                       0              3980  37575  FALL       1
I__484/O                         LocalMux                     309              4289  37575  FALL       1
I__485/I                         SRMux                          0              4289  37575  FALL       1
I__485/O                         SRMux                        358              4647  37575  FALL       1
cpu_inst.u_if.pc_4_LC_4_15_4/sr  LogicCell40_SEQ_MODE_1010      0              4647  37575  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_3_LC_4_15_3/sr
Capture Clock    : cpu_inst.u_if.pc_3_LC_4_15_3/clk
Setup Constraint : 40000p
Path slack       : 37575p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__472/I                         Odrv4                          0              2921  37575  FALL       1
I__472/O                         Odrv4                        372              3293  37575  FALL       1
I__476/I                         Span4Mux_h                     0              3293  37575  FALL       1
I__476/O                         Span4Mux_h                   316              3609  37575  FALL       1
I__480/I                         Span4Mux_v                     0              3609  37575  FALL       1
I__480/O                         Span4Mux_v                   372              3980  37575  FALL       1
I__484/I                         LocalMux                       0              3980  37575  FALL       1
I__484/O                         LocalMux                     309              4289  37575  FALL       1
I__485/I                         SRMux                          0              4289  37575  FALL       1
I__485/O                         SRMux                        358              4647  37575  FALL       1
cpu_inst.u_if.pc_3_LC_4_15_3/sr  LogicCell40_SEQ_MODE_1010      0              4647  37575  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_2_LC_4_15_2/sr
Capture Clock    : cpu_inst.u_if.pc_2_LC_4_15_2/clk
Setup Constraint : 40000p
Path slack       : 37575p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__472/I                         Odrv4                          0              2921  37575  FALL       1
I__472/O                         Odrv4                        372              3293  37575  FALL       1
I__476/I                         Span4Mux_h                     0              3293  37575  FALL       1
I__476/O                         Span4Mux_h                   316              3609  37575  FALL       1
I__480/I                         Span4Mux_v                     0              3609  37575  FALL       1
I__480/O                         Span4Mux_v                   372              3980  37575  FALL       1
I__484/I                         LocalMux                       0              3980  37575  FALL       1
I__484/O                         LocalMux                     309              4289  37575  FALL       1
I__485/I                         SRMux                          0              4289  37575  FALL       1
I__485/O                         SRMux                        358              4647  37575  FALL       1
cpu_inst.u_if.pc_2_LC_4_15_2/sr  LogicCell40_SEQ_MODE_1010      0              4647  37575  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_1_LC_4_15_1/sr
Capture Clock    : cpu_inst.u_if.pc_1_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 37575p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__472/I                         Odrv4                          0              2921  37575  FALL       1
I__472/O                         Odrv4                        372              3293  37575  FALL       1
I__476/I                         Span4Mux_h                     0              3293  37575  FALL       1
I__476/O                         Span4Mux_h                   316              3609  37575  FALL       1
I__480/I                         Span4Mux_v                     0              3609  37575  FALL       1
I__480/O                         Span4Mux_v                   372              3980  37575  FALL       1
I__484/I                         LocalMux                       0              3980  37575  FALL       1
I__484/O                         LocalMux                     309              4289  37575  FALL       1
I__485/I                         SRMux                          0              4289  37575  FALL       1
I__485/O                         SRMux                        358              4647  37575  FALL       1
cpu_inst.u_if.pc_1_LC_4_15_1/sr  LogicCell40_SEQ_MODE_1010      0              4647  37575  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_0_LC_4_15_0/sr
Capture Clock    : cpu_inst.u_if.pc_0_LC_4_15_0/clk
Setup Constraint : 40000p
Path slack       : 37575p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__472/I                         Odrv4                          0              2921  37575  FALL       1
I__472/O                         Odrv4                        372              3293  37575  FALL       1
I__476/I                         Span4Mux_h                     0              3293  37575  FALL       1
I__476/O                         Span4Mux_h                   316              3609  37575  FALL       1
I__480/I                         Span4Mux_v                     0              3609  37575  FALL       1
I__480/O                         Span4Mux_v                   372              3980  37575  FALL       1
I__484/I                         LocalMux                       0              3980  37575  FALL       1
I__484/O                         LocalMux                     309              4289  37575  FALL       1
I__485/I                         SRMux                          0              4289  37575  FALL       1
I__485/O                         SRMux                        358              4647  37575  FALL       1
cpu_inst.u_if.pc_0_LC_4_15_0/sr  LogicCell40_SEQ_MODE_1010      0              4647  37575  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_3_LC_2_8_2/in3
Capture Clock    : ds_reset.r_Count_3_LC_2_8_2/clk
Setup Constraint : 40000p
Path slack       : 37602p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
ds_reset.r_Count_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
ds_reset.r_Count_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
I__207/I                                      InMux                          0              4247  37601  RISE       1
I__207/O                                      InMux                        259              4506  37601  RISE       1
ds_reset.r_Count_3_LC_2_8_2/in3               LogicCell40_SEQ_MODE_1000      0              4506  37601  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_3_LC_2_8_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_3_LC_5_9_2/in3
Capture Clock    : clk_div_3_LC_5_9_2/clk
Setup Constraint : 40000p
Path slack       : 37602p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
clk_div_2_LC_5_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  34684  RISE       1
clk_div_2_LC_5_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  34684  RISE       2
I__500/I                             InMux                          0              4247  37601  RISE       1
I__500/O                             InMux                        259              4506  37601  RISE       1
clk_div_3_LC_5_9_2/in3               LogicCell40_SEQ_MODE_1000      0              4506  37601  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_3_LC_5_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_2_LC_2_8_1/in3
Capture Clock    : ds_reset.r_Count_2_LC_2_8_1/clk
Setup Constraint : 40000p
Path slack       : 37728p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__211/I                                      Odrv4                          0              2921  35441  RISE       1
I__211/O                                      Odrv4                        351              3272  35441  RISE       1
I__213/I                                      LocalMux                       0              3272  35441  RISE       1
I__213/O                                      LocalMux                     330              3602  35441  RISE       1
I__215/I                                      InMux                          0              3602  35441  RISE       1
I__215/O                                      InMux                        259              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
I__210/I                                      InMux                          0              4121  37728  RISE       1
I__210/O                                      InMux                        259              4380  37728  RISE       1
ds_reset.r_Count_2_LC_2_8_1/in3               LogicCell40_SEQ_MODE_1000      0              4380  37728  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_2_LC_2_8_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_2_LC_5_9_1/in3
Capture Clock    : clk_div_2_LC_5_9_1/clk
Setup Constraint : 40000p
Path slack       : 37728p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__646/I                             Odrv4                          0              2921  34684  RISE       1
I__646/O                             Odrv4                        351              3272  34684  RISE       1
I__650/I                             LocalMux                       0              3272  34684  RISE       1
I__650/O                             LocalMux                     330              3602  34684  RISE       1
I__654/I                             InMux                          0              3602  34684  RISE       1
I__654/O                             InMux                        259              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  34684  RISE       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  34684  RISE       2
I__328/I                             InMux                          0              4121  37728  RISE       1
I__328/O                             InMux                        259              4380  37728  RISE       1
clk_div_2_LC_5_9_1/in3               LogicCell40_SEQ_MODE_1000      0              4380  37728  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_State_LC_1_9_2/in2
Capture Clock    : ds_reset.r_State_LC_1_9_2/clk
Setup Constraint : 40000p
Path slack       : 37840p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__216/I                                    Odrv4                          0              2921  35126  RISE       1
I__216/O                                    Odrv4                        351              3272  35126  RISE       1
I__218/I                                    LocalMux                       0              3272  35126  RISE       1
I__218/O                                    LocalMux                     330              3602  35126  RISE       1
I__220/I                                    InMux                          0              3602  35126  RISE       1
I__220/O                                    InMux                        259              3861  35126  RISE       1
I__221/I                                    CascadeMux                     0              3861  35126  RISE       1
I__221/O                                    CascadeMux                     0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in2    LogicCell40_SEQ_MODE_0000      0              3861  35126  RISE       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/ltout  LogicCell40_SEQ_MODE_0000    309              4170  37840  RISE       1
I__147/I                                    CascadeMux                     0              4170  37840  RISE       1
I__147/O                                    CascadeMux                     0              4170  37840  RISE       1
ds_reset.r_State_LC_1_9_2/in2               LogicCell40_SEQ_MODE_1000      0              4170  37840  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_3_LC_2_13_4/sr
Capture Clock    : cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk
Setup Constraint : 40000p
Path slack       : 37891p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__471/I                              Odrv4                          0              2921  37891  FALL       1
I__471/O                              Odrv4                        372              3293  37891  FALL       1
I__475/I                              Span4Mux_v                     0              3293  37891  FALL       1
I__475/O                              Span4Mux_v                   372              3665  37891  FALL       1
I__477/I                              LocalMux                       0              3665  37891  FALL       1
I__477/O                              LocalMux                     309              3973  37891  FALL       1
I__481/I                              SRMux                          0              3973  37891  FALL       1
I__481/O                              SRMux                        358              4331  37891  FALL       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/sr  LogicCell40_SEQ_MODE_1010      0              4331  37891  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__629/I                                            ClkMux                         0              2073  RISE       1
I__629/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_4_LC_1_15_7/sr
Capture Clock    : cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk
Setup Constraint : 40000p
Path slack       : 37891p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__471/I                              Odrv4                          0              2921  37891  FALL       1
I__471/O                              Odrv4                        372              3293  37891  FALL       1
I__475/I                              Span4Mux_v                     0              3293  37891  FALL       1
I__475/O                              Span4Mux_v                   372              3665  37891  FALL       1
I__478/I                              LocalMux                       0              3665  37891  FALL       1
I__478/O                              LocalMux                     309              3973  37891  FALL       1
I__482/I                              SRMux                          0              3973  37891  FALL       1
I__482/O                              SRMux                        358              4331  37891  FALL       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/sr  LogicCell40_SEQ_MODE_1010      0              4331  37891  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_2_LC_1_15_5/sr
Capture Clock    : cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk
Setup Constraint : 40000p
Path slack       : 37891p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__471/I                              Odrv4                          0              2921  37891  FALL       1
I__471/O                              Odrv4                        372              3293  37891  FALL       1
I__475/I                              Span4Mux_v                     0              3293  37891  FALL       1
I__475/O                              Span4Mux_v                   372              3665  37891  FALL       1
I__478/I                              LocalMux                       0              3665  37891  FALL       1
I__478/O                              LocalMux                     309              3973  37891  FALL       1
I__482/I                              SRMux                          0              3973  37891  FALL       1
I__482/O                              SRMux                        358              4331  37891  FALL       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/sr  LogicCell40_SEQ_MODE_1010      0              4331  37891  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_5_LC_1_15_1/sr
Capture Clock    : cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk
Setup Constraint : 40000p
Path slack       : 37891p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__471/I                              Odrv4                          0              2921  37891  FALL       1
I__471/O                              Odrv4                        372              3293  37891  FALL       1
I__475/I                              Span4Mux_v                     0              3293  37891  FALL       1
I__475/O                              Span4Mux_v                   372              3665  37891  FALL       1
I__478/I                              LocalMux                       0              3665  37891  FALL       1
I__478/O                              LocalMux                     309              3973  37891  FALL       1
I__482/I                              SRMux                          0              3973  37891  FALL       1
I__482/O                              SRMux                        358              4331  37891  FALL       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/sr  LogicCell40_SEQ_MODE_1010      0              4331  37891  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_7_LC_2_15_5/sr
Capture Clock    : cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk
Setup Constraint : 40000p
Path slack       : 37891p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__471/I                              Odrv4                          0              2921  37891  FALL       1
I__471/O                              Odrv4                        372              3293  37891  FALL       1
I__475/I                              Span4Mux_v                     0              3293  37891  FALL       1
I__475/O                              Span4Mux_v                   372              3665  37891  FALL       1
I__479/I                              LocalMux                       0              3665  37891  FALL       1
I__479/O                              LocalMux                     309              3973  37891  FALL       1
I__483/I                              SRMux                          0              3973  37891  FALL       1
I__483/O                              SRMux                        358              4331  37891  FALL       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/sr  LogicCell40_SEQ_MODE_1010      0              4331  37891  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_6_LC_2_15_4/sr
Capture Clock    : cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk
Setup Constraint : 40000p
Path slack       : 37891p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__471/I                              Odrv4                          0              2921  37891  FALL       1
I__471/O                              Odrv4                        372              3293  37891  FALL       1
I__475/I                              Span4Mux_v                     0              3293  37891  FALL       1
I__475/O                              Span4Mux_v                   372              3665  37891  FALL       1
I__479/I                              LocalMux                       0              3665  37891  FALL       1
I__479/O                              LocalMux                     309              3973  37891  FALL       1
I__483/I                              SRMux                          0              3973  37891  FALL       1
I__483/O                              SRMux                        358              4331  37891  FALL       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/sr  LogicCell40_SEQ_MODE_1010      0              4331  37891  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_1_LC_2_15_1/sr
Capture Clock    : cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk
Setup Constraint : 40000p
Path slack       : 37891p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__471/I                              Odrv4                          0              2921  37891  FALL       1
I__471/O                              Odrv4                        372              3293  37891  FALL       1
I__475/I                              Span4Mux_v                     0              3293  37891  FALL       1
I__475/O                              Span4Mux_v                   372              3665  37891  FALL       1
I__479/I                              LocalMux                       0              3665  37891  FALL       1
I__479/O                              LocalMux                     309              3973  37891  FALL       1
I__483/I                              SRMux                          0              3973  37891  FALL       1
I__483/O                              SRMux                        358              4331  37891  FALL       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/sr  LogicCell40_SEQ_MODE_1010      0              4331  37891  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_0_LC_2_15_0/sr
Capture Clock    : cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk
Setup Constraint : 40000p
Path slack       : 37891p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921  36591  FALL      18
I__471/I                              Odrv4                          0              2921  37891  FALL       1
I__471/O                              Odrv4                        372              3293  37891  FALL       1
I__475/I                              Span4Mux_v                     0              3293  37891  FALL       1
I__475/O                              Span4Mux_v                   372              3665  37891  FALL       1
I__479/I                              LocalMux                       0              3665  37891  FALL       1
I__479/O                              LocalMux                     309              3973  37891  FALL       1
I__483/I                              SRMux                          0              3973  37891  FALL       1
I__483/O                              SRMux                        358              4331  37891  FALL       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/sr  LogicCell40_SEQ_MODE_1010      0              4331  37891  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_3_LC_4_15_3/lcout
Path End         : cpu_inst.u_r01.out_pc_3_LC_2_13_4/in3
Capture Clock    : cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk
Setup Constraint : 40000p
Path slack       : 37896p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_3_LC_4_15_3/lcout     LogicCell40_SEQ_MODE_1010    540              2921  37728  RISE       2
I__303/I                               Odrv4                          0              2921  37896  RISE       1
I__303/O                               Odrv4                        351              3272  37896  RISE       1
I__305/I                               Span4Mux_v                     0              3272  37896  RISE       1
I__305/O                               Span4Mux_v                   351              3623  37896  RISE       1
I__307/I                               LocalMux                       0              3623  37896  RISE       1
I__307/O                               LocalMux                     330              3952  37896  RISE       1
I__308/I                               InMux                          0              3952  37896  RISE       1
I__308/O                               InMux                        259              4212  37896  RISE       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/in3  LogicCell40_SEQ_MODE_1010      0              4212  37896  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__629/I                                            ClkMux                         0              2073  RISE       1
I__629/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_7_LC_4_15_7/lcout
Path End         : cpu_inst.u_r01.out_pc_7_LC_2_15_5/in3
Capture Clock    : cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_7_LC_4_15_7/lcout     LogicCell40_SEQ_MODE_1010    540              2921  38247  RISE       2
I__487/I                               Odrv4                          0              2921  38247  RISE       1
I__487/O                               Odrv4                        351              3272  38247  RISE       1
I__489/I                               LocalMux                       0              3272  38247  RISE       1
I__489/O                               LocalMux                     330              3602  38247  RISE       1
I__490/I                               InMux                          0              3602  38247  RISE       1
I__490/O                               InMux                        259              3861  38247  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/in3  LogicCell40_SEQ_MODE_1010      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_6_LC_4_15_6/lcout
Path End         : cpu_inst.u_r01.out_pc_6_LC_2_15_4/in3
Capture Clock    : cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_6_LC_4_15_6/lcout     LogicCell40_SEQ_MODE_1010    540              2921  38078  RISE       2
I__285/I                               Odrv4                          0              2921  38247  RISE       1
I__285/O                               Odrv4                        351              3272  38247  RISE       1
I__287/I                               LocalMux                       0              3272  38247  RISE       1
I__287/O                               LocalMux                     330              3602  38247  RISE       1
I__288/I                               InMux                          0              3602  38247  RISE       1
I__288/O                               InMux                        259              3861  38247  RISE       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/in3  LogicCell40_SEQ_MODE_1010      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_5_LC_4_15_5/lcout
Path End         : cpu_inst.u_r01.out_pc_5_LC_1_15_1/in3
Capture Clock    : cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_5_LC_4_15_5/lcout     LogicCell40_SEQ_MODE_1010    540              2921  37952  RISE       2
I__291/I                               Odrv4                          0              2921  38247  RISE       1
I__291/O                               Odrv4                        351              3272  38247  RISE       1
I__293/I                               LocalMux                       0              3272  38247  RISE       1
I__293/O                               LocalMux                     330              3602  38247  RISE       1
I__294/I                               InMux                          0              3602  38247  RISE       1
I__294/O                               InMux                        259              3861  38247  RISE       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/in3  LogicCell40_SEQ_MODE_1010      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_4_LC_4_15_4/lcout
Path End         : cpu_inst.u_r01.out_pc_4_LC_1_15_7/in3
Capture Clock    : cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_4_LC_4_15_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921  37826  RISE       2
I__297/I                               Odrv4                          0              2921  38247  RISE       1
I__297/O                               Odrv4                        351              3272  38247  RISE       1
I__299/I                               LocalMux                       0              3272  38247  RISE       1
I__299/O                               LocalMux                     330              3602  38247  RISE       1
I__300/I                               InMux                          0              3602  38247  RISE       1
I__300/O                               InMux                        259              3861  38247  RISE       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/in3  LogicCell40_SEQ_MODE_1010      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_2_LC_4_15_2/lcout
Path End         : cpu_inst.u_r01.out_pc_2_LC_1_15_5/in3
Capture Clock    : cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_2_LC_4_15_2/lcout     LogicCell40_SEQ_MODE_1010    540              2921  37573  RISE       2
I__311/I                               Odrv4                          0              2921  38247  RISE       1
I__311/O                               Odrv4                        351              3272  38247  RISE       1
I__313/I                               LocalMux                       0              3272  38247  RISE       1
I__313/O                               LocalMux                     330              3602  38247  RISE       1
I__314/I                               InMux                          0              3602  38247  RISE       1
I__314/O                               InMux                        259              3861  38247  RISE       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/in3  LogicCell40_SEQ_MODE_1010      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_1_LC_4_15_1/lcout
Path End         : cpu_inst.u_r01.out_pc_1_LC_2_15_1/in3
Capture Clock    : cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_1_LC_4_15_1/lcout     LogicCell40_SEQ_MODE_1010    540              2921  37447  RISE       2
I__317/I                               Odrv4                          0              2921  38247  RISE       1
I__317/O                               Odrv4                        351              3272  38247  RISE       1
I__319/I                               LocalMux                       0              3272  38247  RISE       1
I__319/O                               LocalMux                     330              3602  38247  RISE       1
I__320/I                               InMux                          0              3602  38247  RISE       1
I__320/O                               InMux                        259              3861  38247  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/in3  LogicCell40_SEQ_MODE_1010      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_0_LC_4_15_0/lcout
Path End         : cpu_inst.u_r01.out_pc_0_LC_2_15_0/in3
Capture Clock    : cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_0_LC_4_15_0/lcout     LogicCell40_SEQ_MODE_1010    540              2921  37321  RISE       2
I__322/I                               Odrv4                          0              2921  38247  RISE       1
I__322/O                               Odrv4                        351              3272  38247  RISE       1
I__324/I                               LocalMux                       0              3272  38247  RISE       1
I__324/O                               LocalMux                     330              3602  38247  RISE       1
I__325/I                               InMux                          0              3602  38247  RISE       1
I__325/O                               InMux                        259              3861  38247  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/in3  LogicCell40_SEQ_MODE_1010      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_0_LC_2_10_7/lcout
Path End         : ds_reset.r_Count_1_LC_2_10_2/in0
Capture Clock    : ds_reset.r_Count_1_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_0_LC_2_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_0_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__277/I                            LocalMux                       0              2921  38401  RISE       1
I__277/O                            LocalMux                     330              3251  38401  RISE       1
I__280/I                            InMux                          0              3251  38401  RISE       1
I__280/O                            InMux                        259              3510  38401  RISE       1
ds_reset.r_Count_1_LC_2_10_2/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_23_LC_5_11_6/lcout
Path End         : clk_div_23_LC_5_11_6/in1
Capture Clock    : clk_div_23_LC_5_11_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_23_LC_5_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_23_LC_5_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34579  RISE       2
I__679/I                    LocalMux                       0              2921  38471  RISE       1
I__679/O                    LocalMux                     330              3251  38471  RISE       1
I__681/I                    InMux                          0              3251  38471  RISE       1
I__681/O                    InMux                        259              3510  38471  RISE       1
clk_div_23_LC_5_11_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_23_LC_5_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_22_LC_5_11_5/lcout
Path End         : clk_div_22_LC_5_11_5/in1
Capture Clock    : clk_div_22_LC_5_11_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_22_LC_5_11_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_22_LC_5_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34593  RISE       2
I__575/I                    LocalMux                       0              2921  38078  RISE       1
I__575/O                    LocalMux                     330              3251  38078  RISE       1
I__577/I                    InMux                          0              3251  38078  RISE       1
I__577/O                    InMux                        259              3510  38078  RISE       1
clk_div_22_LC_5_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_22_LC_5_11_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_21_LC_5_11_4/lcout
Path End         : clk_div_21_LC_5_11_4/in1
Capture Clock    : clk_div_21_LC_5_11_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_21_LC_5_11_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_21_LC_5_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34466  RISE       2
I__580/I                    LocalMux                       0              2921  37952  RISE       1
I__580/O                    LocalMux                     330              3251  37952  RISE       1
I__582/I                    InMux                          0              3251  37952  RISE       1
I__582/O                    InMux                        259              3510  37952  RISE       1
clk_div_21_LC_5_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_21_LC_5_11_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_20_LC_5_11_3/lcout
Path End         : clk_div_20_LC_5_11_3/in1
Capture Clock    : clk_div_20_LC_5_11_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_20_LC_5_11_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_20_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34340  RISE       2
I__585/I                    LocalMux                       0              2921  37826  RISE       1
I__585/O                    LocalMux                     330              3251  37826  RISE       1
I__587/I                    InMux                          0              3251  37826  RISE       1
I__587/O                    InMux                        259              3510  37826  RISE       1
clk_div_20_LC_5_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_20_LC_5_11_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_5_11_2/lcout
Path End         : clk_div_19_LC_5_11_2/in1
Capture Clock    : clk_div_19_LC_5_11_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_19_LC_5_11_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34214  RISE       2
I__590/I                    LocalMux                       0              2921  37700  RISE       1
I__590/O                    LocalMux                     330              3251  37700  RISE       1
I__592/I                    InMux                          0              3251  37700  RISE       1
I__592/O                    InMux                        259              3510  37700  RISE       1
clk_div_19_LC_5_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_19_LC_5_11_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_18_LC_5_11_1/lcout
Path End         : clk_div_18_LC_5_11_1/in1
Capture Clock    : clk_div_18_LC_5_11_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_18_LC_5_11_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_18_LC_5_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33772  RISE       2
I__595/I                    LocalMux                       0              2921  37573  RISE       1
I__595/O                    LocalMux                     330              3251  37573  RISE       1
I__597/I                    InMux                          0              3251  37573  RISE       1
I__597/O                    InMux                        259              3510  37573  RISE       1
clk_div_18_LC_5_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_18_LC_5_11_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_17_LC_5_11_0/lcout
Path End         : clk_div_17_LC_5_11_0/in1
Capture Clock    : clk_div_17_LC_5_11_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_17_LC_5_11_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_17_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33821  RISE       2
I__601/I                    LocalMux                       0              2921  37447  RISE       1
I__601/O                    LocalMux                     330              3251  37447  RISE       1
I__603/I                    InMux                          0              3251  37447  RISE       1
I__603/O                    InMux                        259              3510  37447  RISE       1
clk_div_17_LC_5_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_17_LC_5_11_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_16_LC_5_10_7/lcout
Path End         : clk_div_16_LC_5_10_7/in1
Capture Clock    : clk_div_16_LC_5_10_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_16_LC_5_10_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_16_LC_5_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33639  RISE       2
I__606/I                    LocalMux                       0              2921  37124  RISE       1
I__606/O                    LocalMux                     330              3251  37124  RISE       1
I__608/I                    InMux                          0              3251  37124  RISE       1
I__608/O                    InMux                        259              3510  37124  RISE       1
clk_div_16_LC_5_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_16_LC_5_10_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_15_LC_5_10_6/lcout
Path End         : clk_div_15_LC_5_10_6/in1
Capture Clock    : clk_div_15_LC_5_10_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_15_LC_5_10_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_15_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33372  RISE       2
I__611/I                    LocalMux                       0              2921  36998  RISE       1
I__611/O                    LocalMux                     330              3251  36998  RISE       1
I__613/I                    InMux                          0              3251  36998  RISE       1
I__613/O                    InMux                        259              3510  36998  RISE       1
clk_div_15_LC_5_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_15_LC_5_10_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_14_LC_5_10_5/lcout
Path End         : clk_div_14_LC_5_10_5/in1
Capture Clock    : clk_div_14_LC_5_10_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_14_LC_5_10_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_14_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33386  RISE       2
I__616/I                    LocalMux                       0              2921  36872  RISE       1
I__616/O                    LocalMux                     330              3251  36872  RISE       1
I__618/I                    InMux                          0              3251  36872  RISE       1
I__618/O                    InMux                        259              3510  36872  RISE       1
clk_div_14_LC_5_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_14_LC_5_10_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_13_LC_5_10_4/lcout
Path End         : clk_div_13_LC_5_10_4/in1
Capture Clock    : clk_div_13_LC_5_10_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_13_LC_5_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_13_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33260  RISE       2
I__534/I                    LocalMux                       0              2921  36746  RISE       1
I__534/O                    LocalMux                     330              3251  36746  RISE       1
I__536/I                    InMux                          0              3251  36746  RISE       1
I__536/O                    InMux                        259              3510  36746  RISE       1
clk_div_13_LC_5_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_13_LC_5_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_12_LC_5_10_3/lcout
Path End         : clk_div_12_LC_5_10_3/in1
Capture Clock    : clk_div_12_LC_5_10_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_12_LC_5_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_12_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33134  RISE       2
I__539/I                    LocalMux                       0              2921  36620  RISE       1
I__539/O                    LocalMux                     330              3251  36620  RISE       1
I__541/I                    InMux                          0              3251  36620  RISE       1
I__541/O                    InMux                        259              3510  36620  RISE       1
clk_div_12_LC_5_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_12_LC_5_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_5_10_2/lcout
Path End         : clk_div_11_LC_5_10_2/in1
Capture Clock    : clk_div_11_LC_5_10_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_11_LC_5_10_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33008  RISE       2
I__544/I                    LocalMux                       0              2921  36493  RISE       1
I__544/O                    LocalMux                     330              3251  36493  RISE       1
I__546/I                    InMux                          0              3251  36493  RISE       1
I__546/O                    InMux                        259              3510  36493  RISE       1
clk_div_11_LC_5_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_11_LC_5_10_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_5_10_1/lcout
Path End         : clk_div_10_LC_5_10_1/in1
Capture Clock    : clk_div_10_LC_5_10_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_10_LC_5_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  32741  RISE       2
I__549/I                    LocalMux                       0              2921  36367  RISE       1
I__549/O                    LocalMux                     330              3251  36367  RISE       1
I__551/I                    InMux                          0              3251  36367  RISE       1
I__551/O                    InMux                        259              3510  36367  RISE       1
clk_div_10_LC_5_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_10_LC_5_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_5_10_0/lcout
Path End         : clk_div_9_LC_5_10_0/in1
Capture Clock    : clk_div_9_LC_5_10_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_9_LC_5_10_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  32615  RISE       2
I__554/I                   LocalMux                       0              2921  36241  RISE       1
I__554/O                   LocalMux                     330              3251  36241  RISE       1
I__556/I                   InMux                          0              3251  36241  RISE       1
I__556/O                   InMux                        259              3510  36241  RISE       1
clk_div_9_LC_5_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_9_LC_5_10_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_5_9_7/lcout
Path End         : clk_div_8_LC_5_9_7/in1
Capture Clock    : clk_div_8_LC_5_9_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_8_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  32432  RISE       2
I__559/I                  LocalMux                       0              2921  35918  RISE       1
I__559/O                  LocalMux                     330              3251  35918  RISE       1
I__561/I                  InMux                          0              3251  35918  RISE       1
I__561/O                  InMux                        259              3510  35918  RISE       1
clk_div_8_LC_5_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_8_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_5_9_6/lcout
Path End         : clk_div_7_LC_5_9_6/in1
Capture Clock    : clk_div_7_LC_5_9_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_7_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  32166  RISE       2
I__564/I                  LocalMux                       0              2921  35792  RISE       1
I__564/O                  LocalMux                     330              3251  35792  RISE       1
I__566/I                  InMux                          0              3251  35792  RISE       1
I__566/O                  InMux                        259              3510  35792  RISE       1
clk_div_7_LC_5_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_7_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_5_9_5/lcout
Path End         : clk_div_6_LC_5_9_5/in1
Capture Clock    : clk_div_6_LC_5_9_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_6_LC_5_9_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  32208  RISE       2
I__569/I                  LocalMux                       0              2921  35666  RISE       1
I__569/O                  LocalMux                     330              3251  35666  RISE       1
I__571/I                  InMux                          0              3251  35666  RISE       1
I__571/O                  InMux                        259              3510  35666  RISE       1
clk_div_6_LC_5_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_6_LC_5_9_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_5_9_4/lcout
Path End         : clk_div_5_LC_5_9_4/in1
Capture Clock    : clk_div_5_LC_5_9_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_5_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  32054  RISE       2
I__511/I                  LocalMux                       0              2921  35539  RISE       1
I__511/O                  LocalMux                     330              3251  35539  RISE       1
I__513/I                  InMux                          0              3251  35539  RISE       1
I__513/O                  InMux                        259              3510  35539  RISE       1
clk_div_5_LC_5_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_5_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_5_9_3/lcout
Path End         : clk_div_4_LC_5_9_3/in1
Capture Clock    : clk_div_4_LC_5_9_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_4_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31787  RISE       2
I__516/I                  LocalMux                       0              2921  35413  RISE       1
I__516/O                  LocalMux                     330              3251  35413  RISE       1
I__518/I                  InMux                          0              3251  35413  RISE       1
I__518/O                  InMux                        259              3510  35413  RISE       1
clk_div_4_LC_5_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_4_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_5_9_2/lcout
Path End         : clk_div_3_LC_5_9_2/in1
Capture Clock    : clk_div_3_LC_5_9_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_3_LC_5_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31801  RISE       2
I__521/I                  LocalMux                       0              2921  35287  RISE       1
I__521/O                  LocalMux                     330              3251  35287  RISE       1
I__523/I                  InMux                          0              3251  35287  RISE       1
I__523/O                  InMux                        259              3510  35287  RISE       1
clk_div_3_LC_5_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_3_LC_5_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_16_LC_2_9_7/lcout
Path End         : ds_reset.r_Count_16_LC_2_9_7/in1
Capture Clock    : ds_reset.r_Count_16_LC_2_9_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_16_LC_2_9_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_16_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35406  RISE       2
I__225/I                            LocalMux                       0              2921  37882  RISE       1
I__225/O                            LocalMux                     330              3251  37882  RISE       1
I__227/I                            InMux                          0              3251  37882  RISE       1
I__227/O                            InMux                        259              3510  37882  RISE       1
ds_reset.r_Count_16_LC_2_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_16_LC_2_9_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_15_LC_2_9_6/lcout
Path End         : ds_reset.r_Count_15_LC_2_9_6/in1
Capture Clock    : ds_reset.r_Count_15_LC_2_9_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_15_LC_2_9_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_15_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       2
I__230/I                            LocalMux                       0              2921  37756  RISE       1
I__230/O                            LocalMux                     330              3251  37756  RISE       1
I__232/I                            InMux                          0              3251  37756  RISE       1
I__232/O                            InMux                        259              3510  37756  RISE       1
ds_reset.r_Count_15_LC_2_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_15_LC_2_9_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_14_LC_2_9_5/lcout
Path End         : ds_reset.r_Count_14_LC_2_9_5/in1
Capture Clock    : ds_reset.r_Count_14_LC_2_9_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_14_LC_2_9_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_14_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35539  RISE       2
I__235/I                            LocalMux                       0              2921  37629  RISE       1
I__235/O                            LocalMux                     330              3251  37629  RISE       1
I__237/I                            InMux                          0              3251  37629  RISE       1
I__237/O                            InMux                        259              3510  37629  RISE       1
ds_reset.r_Count_14_LC_2_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_14_LC_2_9_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_13_LC_2_9_4/lcout
Path End         : ds_reset.r_Count_13_LC_2_9_4/in1
Capture Clock    : ds_reset.r_Count_13_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_13_LC_2_9_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_13_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36079  RISE       2
I__240/I                            LocalMux                       0              2921  37503  RISE       1
I__240/O                            LocalMux                     330              3251  37503  RISE       1
I__242/I                            InMux                          0              3251  37503  RISE       1
I__242/O                            InMux                        259              3510  37503  RISE       1
ds_reset.r_Count_13_LC_2_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_13_LC_2_9_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_12_LC_2_9_3/lcout
Path End         : ds_reset.r_Count_12_LC_2_9_3/in1
Capture Clock    : ds_reset.r_Count_12_LC_2_9_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_12_LC_2_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_12_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36086  RISE       2
I__245/I                            LocalMux                       0              2921  37377  RISE       1
I__245/O                            LocalMux                     330              3251  37377  RISE       1
I__247/I                            InMux                          0              3251  37377  RISE       1
I__247/O                            InMux                        259              3510  37377  RISE       1
ds_reset.r_Count_12_LC_2_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_12_LC_2_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_11_LC_2_9_2/lcout
Path End         : ds_reset.r_Count_11_LC_2_9_2/in1
Capture Clock    : ds_reset.r_Count_11_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_11_LC_2_9_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_11_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35778  RISE       2
I__250/I                            LocalMux                       0              2921  37251  RISE       1
I__250/O                            LocalMux                     330              3251  37251  RISE       1
I__252/I                            InMux                          0              3251  37251  RISE       1
I__252/O                            InMux                        259              3510  37251  RISE       1
ds_reset.r_Count_11_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_11_LC_2_9_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_10_LC_2_9_1/lcout
Path End         : ds_reset.r_Count_10_LC_2_9_1/in1
Capture Clock    : ds_reset.r_Count_10_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_10_LC_2_9_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_10_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35848  RISE       2
I__173/I                            LocalMux                       0              2921  37124  RISE       1
I__173/O                            LocalMux                     330              3251  37124  RISE       1
I__175/I                            InMux                          0              3251  37124  RISE       1
I__175/O                            InMux                        259              3510  37124  RISE       1
ds_reset.r_Count_10_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_10_LC_2_9_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_9_LC_2_9_0/lcout
Path End         : ds_reset.r_Count_9_LC_2_9_0/in1
Capture Clock    : ds_reset.r_Count_9_LC_2_9_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_9_LC_2_9_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_9_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35736  RISE       2
I__178/I                           LocalMux                       0              2921  36998  RISE       1
I__178/O                           LocalMux                     330              3251  36998  RISE       1
I__180/I                           InMux                          0              3251  36998  RISE       1
I__180/O                           InMux                        259              3510  36998  RISE       1
ds_reset.r_Count_9_LC_2_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_9_LC_2_9_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_8_LC_2_8_7/lcout
Path End         : ds_reset.r_Count_8_LC_2_8_7/in1
Capture Clock    : ds_reset.r_Count_8_LC_2_8_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_8_LC_2_8_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_8_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35743  RISE       2
I__183/I                           LocalMux                       0              2921  36676  RISE       1
I__183/O                           LocalMux                     330              3251  36676  RISE       1
I__185/I                           InMux                          0              3251  36676  RISE       1
I__185/O                           InMux                        259              3510  36676  RISE       1
ds_reset.r_Count_8_LC_2_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_8_LC_2_8_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_7_LC_2_8_6/lcout
Path End         : ds_reset.r_Count_7_LC_2_8_6/in1
Capture Clock    : ds_reset.r_Count_7_LC_2_8_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_7_LC_2_8_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_7_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35203  RISE       2
I__188/I                           LocalMux                       0              2921  36549  RISE       1
I__188/O                           LocalMux                     330              3251  36549  RISE       1
I__190/I                           InMux                          0              3251  36549  RISE       1
I__190/O                           InMux                        259              3510  36549  RISE       1
ds_reset.r_Count_7_LC_2_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_7_LC_2_8_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_6_LC_2_8_5/lcout
Path End         : ds_reset.r_Count_6_LC_2_8_5/in1
Capture Clock    : ds_reset.r_Count_6_LC_2_8_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_6_LC_2_8_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_6_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35224  RISE       2
I__193/I                           LocalMux                       0              2921  36423  RISE       1
I__193/O                           LocalMux                     330              3251  36423  RISE       1
I__195/I                           InMux                          0              3251  36423  RISE       1
I__195/O                           InMux                        259              3510  36423  RISE       1
ds_reset.r_Count_6_LC_2_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_6_LC_2_8_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_5_LC_2_8_4/lcout
Path End         : ds_reset.r_Count_5_LC_2_8_4/in1
Capture Clock    : ds_reset.r_Count_5_LC_2_8_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_5_LC_2_8_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_5_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35287  RISE       2
I__199/I                           LocalMux                       0              2921  36297  RISE       1
I__199/O                           LocalMux                     330              3251  36297  RISE       1
I__201/I                           InMux                          0              3251  36297  RISE       1
I__201/O                           InMux                        259              3510  36297  RISE       1
ds_reset.r_Count_5_LC_2_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_5_LC_2_8_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_3_LC_2_8_2/lcout
Path End         : ds_reset.r_Count_3_LC_2_8_2/in1
Capture Clock    : ds_reset.r_Count_3_LC_2_8_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_3_LC_2_8_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_3_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36044  RISE       1
I__208/I                           LocalMux                       0              2921  36044  RISE       1
I__208/O                           LocalMux                     330              3251  36044  RISE       1
I__209/I                           InMux                          0              3251  36044  RISE       1
I__209/O                           InMux                        259              3510  36044  RISE       1
ds_reset.r_Count_3_LC_2_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_3_LC_2_8_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_2_LC_2_8_1/lcout
Path End         : ds_reset.r_Count_2_LC_2_8_1/in1
Capture Clock    : ds_reset.r_Count_2_LC_2_8_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_2_LC_2_8_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_2_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       1
I__148/I                           LocalMux                       0              2921  35918  RISE       1
I__148/O                           LocalMux                     330              3251  35918  RISE       1
I__149/I                           InMux                          0              3251  35918  RISE       1
I__149/O                           InMux                        259              3510  35918  RISE       1
ds_reset.r_Count_2_LC_2_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_2_LC_2_8_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_State_LC_1_9_2/in1
Capture Clock    : ds_reset.r_State_LC_1_9_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36528  RISE      18
I__470/I                         LocalMux                       0              2921  36528  RISE       1
I__470/O                         LocalMux                     330              3251  36528  RISE       1
I__474/I                         InMux                          0              3251  38471  RISE       1
I__474/O                         InMux                        259              3510  38471  RISE       1
ds_reset.r_State_LC_1_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_4_LC_2_8_3/lcout
Path End         : ds_reset.r_Count_4_LC_2_8_3/in1
Capture Clock    : ds_reset.r_Count_4_LC_2_8_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_4_LC_2_8_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_4_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       2
I__204/I                           LocalMux                       0              2921  36171  RISE       1
I__204/O                           LocalMux                     330              3251  36171  RISE       1
I__206/I                           InMux                          0              3251  36171  RISE       1
I__206/O                           InMux                        259              3510  36171  RISE       1
ds_reset.r_Count_4_LC_2_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_4_LC_2_8_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_17_LC_2_10_0/in1
Capture Clock    : ds_reset.r_Count_17_LC_2_10_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       2
I__217/I                             LocalMux                       0              2921  38471  RISE       1
I__217/O                             LocalMux                     330              3251  38471  RISE       1
I__219/I                             InMux                          0              3251  38471  RISE       1
I__219/O                             InMux                        259              3510  38471  RISE       1
ds_reset.r_Count_17_LC_2_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_6_LC_4_15_6/lcout
Path End         : cpu_inst.u_if.pc_6_LC_4_15_6/in1
Capture Clock    : cpu_inst.u_if.pc_6_LC_4_15_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_6_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38078  RISE       2
I__284/I                            LocalMux                       0              2921  38078  RISE       1
I__284/O                            LocalMux                     330              3251  38078  RISE       1
I__286/I                            InMux                          0              3251  38078  RISE       1
I__286/O                            InMux                        259              3510  38078  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_5_LC_4_15_5/lcout
Path End         : cpu_inst.u_if.pc_5_LC_4_15_5/in1
Capture Clock    : cpu_inst.u_if.pc_5_LC_4_15_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_5_LC_4_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37952  RISE       2
I__290/I                            LocalMux                       0              2921  37952  RISE       1
I__290/O                            LocalMux                     330              3251  37952  RISE       1
I__292/I                            InMux                          0              3251  37952  RISE       1
I__292/O                            InMux                        259              3510  37952  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_4_LC_4_15_4/lcout
Path End         : cpu_inst.u_if.pc_4_LC_4_15_4/in1
Capture Clock    : cpu_inst.u_if.pc_4_LC_4_15_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_4_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37826  RISE       2
I__296/I                            LocalMux                       0              2921  37826  RISE       1
I__296/O                            LocalMux                     330              3251  37826  RISE       1
I__298/I                            InMux                          0              3251  37826  RISE       1
I__298/O                            InMux                        259              3510  37826  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_2_LC_4_15_2/lcout
Path End         : cpu_inst.u_if.pc_2_LC_4_15_2/in1
Capture Clock    : cpu_inst.u_if.pc_2_LC_4_15_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_2_LC_4_15_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37573  RISE       2
I__310/I                            LocalMux                       0              2921  37573  RISE       1
I__310/O                            LocalMux                     330              3251  37573  RISE       1
I__312/I                            InMux                          0              3251  37573  RISE       1
I__312/O                            InMux                        259              3510  37573  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_1_LC_4_15_1/lcout
Path End         : cpu_inst.u_if.pc_1_LC_4_15_1/in1
Capture Clock    : cpu_inst.u_if.pc_1_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_1_LC_4_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37447  RISE       2
I__316/I                            LocalMux                       0              2921  37447  RISE       1
I__316/O                            LocalMux                     330              3251  37447  RISE       1
I__318/I                            InMux                          0              3251  37447  RISE       1
I__318/O                            InMux                        259              3510  37447  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_0_LC_4_15_0/lcout
Path End         : cpu_inst.u_if.pc_0_LC_4_15_0/in1
Capture Clock    : cpu_inst.u_if.pc_0_LC_4_15_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_0_LC_4_15_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37321  RISE       2
I__321/I                            LocalMux                       0              2921  37321  RISE       1
I__321/O                            LocalMux                     330              3251  37321  RISE       1
I__323/I                            InMux                          0              3251  37321  RISE       1
I__323/O                            InMux                        259              3510  37321  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_7_LC_4_15_7/lcout
Path End         : cpu_inst.u_if.pc_7_LC_4_15_7/in1
Capture Clock    : cpu_inst.u_if.pc_7_LC_4_15_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_7_LC_4_15_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38247  RISE       2
I__486/I                            LocalMux                       0              2921  38471  RISE       1
I__486/O                            LocalMux                     330              3251  38471  RISE       1
I__488/I                            InMux                          0              3251  38471  RISE       1
I__488/O                            InMux                        259              3510  38471  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : clk_div_2_LC_5_9_1/in1
Capture Clock    : clk_div_2_LC_5_9_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31535  RISE       2
I__526/I                  LocalMux                       0              2921  35161  RISE       1
I__526/O                  LocalMux                     330              3251  35161  RISE       1
I__528/I                  InMux                          0              3251  35161  RISE       1
I__528/O                  InMux                        259              3510  35161  RISE       1
clk_div_2_LC_5_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_1_LC_6_12_2/in1
Capture Clock    : clk_div_1_LC_6_12_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__648/I                   LocalMux                       0              2921  38471  RISE       1
I__648/O                   LocalMux                     330              3251  38471  RISE       1
I__652/I                   InMux                          0              3251  38471  RISE       1
I__652/O                   InMux                        259              3510  38471  RISE       1
clk_div_1_LC_6_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__634/I                                            ClkMux                         0              2073  RISE       1
I__634/O                                            ClkMux                       309              2381  RISE       1
clk_div_1_LC_6_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_3_LC_4_15_3/lcout
Path End         : cpu_inst.u_if.pc_3_LC_4_15_3/in2
Capture Clock    : cpu_inst.u_if.pc_3_LC_4_15_3/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_3_LC_4_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37728  RISE       2
I__302/I                            LocalMux                       0              2921  37728  RISE       1
I__302/O                            LocalMux                     330              3251  37728  RISE       1
I__304/I                            InMux                          0              3251  37728  RISE       1
I__304/O                            InMux                        259              3510  37728  RISE       1
I__306/I                            CascadeMux                     0              3510  37728  RISE       1
I__306/O                            CascadeMux                     0              3510  37728  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/in2    LogicCell40_SEQ_MODE_1010      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_6_12_2/lcout
Path End         : clk_div_1_LC_6_12_2/in3
Capture Clock    : clk_div_1_LC_6_12_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__634/I                                            ClkMux                         0              2073  RISE       1
I__634/O                                            ClkMux                       309              2381  RISE       1
clk_div_1_LC_6_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_6_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31899  RISE       3
I__639/I                   LocalMux                       0              2921  38597  RISE       1
I__639/O                   LocalMux                     330              3251  38597  RISE       1
I__642/I                   InMux                          0              3251  38597  RISE       1
I__642/O                   InMux                        259              3510  38597  RISE       1
clk_div_1_LC_6_12_2/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__634/I                                            ClkMux                         0              2073  RISE       1
I__634/O                                            ClkMux                       309              2381  RISE       1
clk_div_1_LC_6_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_1_LC_2_10_2/in3
Capture Clock    : ds_reset.r_Count_1_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       2
I__212/I                            LocalMux                       0              2921  38597  RISE       1
I__212/O                            LocalMux                     330              3251  38597  RISE       1
I__214/I                            InMux                          0              3251  38597  RISE       1
I__214/O                            InMux                        259              3510  38597  RISE       1
ds_reset.r_Count_1_LC_2_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_0_LC_2_10_7/lcout
Path End         : ds_reset.r_Count_0_LC_2_10_7/in3
Capture Clock    : ds_reset.r_Count_0_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_0_LC_2_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_0_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__277/I                            LocalMux                       0              2921  38401  RISE       1
I__277/O                            LocalMux                     330              3251  38401  RISE       1
I__279/I                            InMux                          0              3251  38597  RISE       1
I__279/O                            InMux                        259              3510  38597  RISE       1
ds_reset.r_Count_0_LC_2_10_7/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_0_LC_2_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_0_LC_5_11_7/in3
Capture Clock    : clk_div_0_LC_5_11_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  31928  RISE       4
I__647/I                   LocalMux                       0              2921  38597  RISE       1
I__647/O                   LocalMux                     330              3251  38597  RISE       1
I__651/I                   InMux                          0              3251  38597  RISE       1
I__651/O                   InMux                        259              3510  38597  RISE       1
clk_div_0_LC_5_11_7/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_4
Path End         : ds_reset.r_State_LC_1_9_2/in0
Capture Clock    : ds_reset.r_State_LC_1_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3196
---------------------------------------   ---- 
End-of-path arrival time (ps)             3196
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_4                           simpleprocessor_top            0                 0   +INF  RISE       1
i_Switch_4_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_4_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_4_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_4_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__163/I                             Odrv4                          0               973   +INF  FALL       1
I__163/O                             Odrv4                        372              1345   +INF  FALL       1
I__164/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__164/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__165/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__165/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__166/I                             Span4Mux_h                     0              1983   +INF  FALL       1
I__166/O                             Span4Mux_h                   316              2298   +INF  FALL       1
I__167/I                             Span4Mux_v                     0              2298   +INF  FALL       1
I__167/O                             Span4Mux_v                   372              2670   +INF  FALL       1
I__168/I                             LocalMux                       0              2670   +INF  FALL       1
I__168/O                             LocalMux                     309              2979   +INF  FALL       1
I__169/I                             InMux                          0              2979   +INF  FALL       1
I__169/O                             InMux                        217              3196   +INF  FALL       1
ds_reset.r_State_LC_1_9_2/in0        LogicCell40_SEQ_MODE_1000      0              3196   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_7_LC_2_15_5/lcout
Path End         : o_Segment1_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_7_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       7
I__344/I                                 LocalMux                       0              2921   +INF  RISE       1
I__344/O                                 LocalMux                     330              3251   +INF  RISE       1
I__346/I                                 InMux                          0              3251   +INF  RISE       1
I__346/O                                 InMux                        259              3510   +INF  RISE       1
u_hi.seg_n_1_6_0__m10_LC_1_14_3/in1      LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
u_hi.seg_n_1_6_0__m10_LC_1_14_3/lcout    LogicCell40_SEQ_MODE_0000    379              3889   +INF  FALL       1
I__154/I                                 LocalMux                       0              3889   +INF  FALL       1
I__154/O                                 LocalMux                     309              4198   +INF  FALL       1
I__155/I                                 IoInMux                        0              4198   +INF  FALL       1
I__155/O                                 IoInMux                      217              4415   +INF  FALL       1
o_Segment1_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4415   +INF  FALL       1
o_Segment1_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6653   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN              IO_PAD                         0              6653   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8741   +INF  FALL       1
o_Segment1_F                             simpleprocessor_top            0              8741   +INF  FALL       1


++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_7_LC_2_15_5/lcout
Path End         : o_Segment1_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8677
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_7_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       7
I__344/I                                 LocalMux                       0              2921   +INF  FALL       1
I__344/O                                 LocalMux                     309              3230   +INF  FALL       1
I__347/I                                 InMux                          0              3230   +INF  FALL       1
I__347/O                                 InMux                        217              3447   +INF  FALL       1
u_hi.seg_n_1_6_0__m23_LC_1_14_5/in1      LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
u_hi.seg_n_1_6_0__m23_LC_1_14_5/lcout    LogicCell40_SEQ_MODE_0000    379              3826   +INF  FALL       1
I__152/I                                 LocalMux                       0              3826   +INF  FALL       1
I__152/O                                 LocalMux                     309              4135   +INF  FALL       1
I__153/I                                 IoInMux                        0              4135   +INF  FALL       1
I__153/O                                 IoInMux                      217              4352   +INF  FALL       1
o_Segment1_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4352   +INF  FALL       1
o_Segment1_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6589   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN              IO_PAD                         0              6589   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8677   +INF  FALL       1
o_Segment1_B                             simpleprocessor_top            0              8677   +INF  FALL       1


++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout
Path End         : o_Segment1_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       7
I__331/I                                 LocalMux                       0              2921   +INF  RISE       1
I__331/O                                 LocalMux                     330              3251   +INF  RISE       1
I__335/I                                 InMux                          0              3251   +INF  RISE       1
I__335/O                                 InMux                        259              3510   +INF  RISE       1
u_hi.seg_n_1_6_0__m26_LC_1_14_6/in3      LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
u_hi.seg_n_1_6_0__m26_LC_1_14_6/lcout    LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__150/I                                 LocalMux                       0              3798   +INF  FALL       1
I__150/O                                 LocalMux                     309              4107   +INF  FALL       1
I__151/I                                 IoInMux                        0              4107   +INF  FALL       1
I__151/O                                 IoInMux                      217              4324   +INF  FALL       1
o_Segment1_A_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4324   +INF  FALL       1
o_Segment1_A_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN              IO_PAD                         0              6561   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8649   +INF  FALL       1
o_Segment1_A                             simpleprocessor_top            0              8649   +INF  FALL       1


++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout
Path End         : o_Segment1_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       7
I__331/I                                 LocalMux                       0              2921   +INF  FALL       1
I__331/O                                 LocalMux                     309              3230   +INF  FALL       1
I__336/I                                 InMux                          0              3230   +INF  FALL       1
I__336/O                                 InMux                        217              3447   +INF  FALL       1
u_hi.seg_n_1_6_0__m5_LC_1_14_0/in3       LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
u_hi.seg_n_1_6_0__m5_LC_1_14_0/lcout     LogicCell40_SEQ_MODE_0000    288              3735   +INF  FALL       1
I__156/I                                 LocalMux                       0              3735   +INF  FALL       1
I__156/O                                 LocalMux                     309              4044   +INF  FALL       1
I__157/I                                 IoInMux                        0              4044   +INF  FALL       1
I__157/O                                 IoInMux                      217              4261   +INF  FALL       1
o_Segment1_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4261   +INF  FALL       1
o_Segment1_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6498   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN              IO_PAD                         0              6498   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8586   +INF  FALL       1
o_Segment1_G                             simpleprocessor_top            0              8586   +INF  FALL       1


++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       8
I__408/I                                 LocalMux                       0              2921   +INF  RISE       1
I__408/O                                 LocalMux                     330              3251   +INF  RISE       1
I__411/I                                 InMux                          0              3251   +INF  RISE       1
I__411/O                                 InMux                        259              3510   +INF  RISE       1
u_lo.seg_n_1_6_0__m20_LC_2_16_1/in3      LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
u_lo.seg_n_1_6_0__m20_LC_2_16_1/lcout    LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__256/I                                 LocalMux                       0              3798   +INF  FALL       1
I__256/O                                 LocalMux                     309              4107   +INF  FALL       1
I__257/I                                 IoInMux                        0              4107   +INF  FALL       1
I__257/O                                 IoInMux                      217              4324   +INF  FALL       1
o_Segment2_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4324   +INF  FALL       1
o_Segment2_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN              IO_PAD                         0              6561   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8649   +INF  FALL       1
o_Segment2_C                             simpleprocessor_top            0              8649   +INF  FALL       1


++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       8
I__408/I                                 LocalMux                       0              2921   +INF  FALL       1
I__408/O                                 LocalMux                     309              3230   +INF  FALL       1
I__412/I                                 InMux                          0              3230   +INF  FALL       1
I__412/O                                 InMux                        217              3447   +INF  FALL       1
I__417/I                                 CascadeMux                     0              3447   +INF  FALL       1
I__417/O                                 CascadeMux                     0              3447   +INF  FALL       1
u_lo.seg_n_1_6_0__m23_LC_2_16_2/in2      LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
u_lo.seg_n_1_6_0__m23_LC_2_16_2/lcout    LogicCell40_SEQ_MODE_0000    351              3798   +INF  FALL       1
I__254/I                                 LocalMux                       0              3798   +INF  FALL       1
I__254/O                                 LocalMux                     309              4107   +INF  FALL       1
I__255/I                                 IoInMux                        0              4107   +INF  FALL       1
I__255/O                                 IoInMux                      217              4324   +INF  FALL       1
o_Segment2_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4324   +INF  FALL       1
o_Segment2_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN              IO_PAD                         0              6561   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8649   +INF  FALL       1
o_Segment2_B                             simpleprocessor_top            0              8649   +INF  FALL       1


++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           8748
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       8
I__443/I                                 LocalMux                       0              2921   +INF  RISE       1
I__443/O                                 LocalMux                     330              3251   +INF  RISE       1
I__449/I                                 InMux                          0              3251   +INF  RISE       1
I__449/O                                 InMux                        259              3510   +INF  RISE       1
u_lo.seg_n_1_6_0__m26_LC_2_16_3/in0      LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
u_lo.seg_n_1_6_0__m26_LC_2_16_3/lcout    LogicCell40_SEQ_MODE_0000    386              3896   +INF  FALL       1
I__326/I                                 LocalMux                       0              3896   +INF  FALL       1
I__326/O                                 LocalMux                     309              4205   +INF  FALL       1
I__327/I                                 IoInMux                        0              4205   +INF  FALL       1
I__327/O                                 IoInMux                      217              4422   +INF  FALL       1
o_Segment2_A_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4422   +INF  FALL       1
o_Segment2_A_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6660   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN              IO_PAD                         0              6660   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8748   +INF  FALL       1
o_Segment2_A                             simpleprocessor_top            0              8748   +INF  FALL       1


++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9330
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       8
I__444/I                                 Odrv4                          0              2921   +INF  FALL       1
I__444/O                                 Odrv4                        372              3293   +INF  FALL       1
I__450/I                                 LocalMux                       0              3293   +INF  FALL       1
I__450/O                                 LocalMux                     309              3602   +INF  FALL       1
I__453/I                                 InMux                          0              3602   +INF  FALL       1
I__453/O                                 InMux                        217              3819   +INF  FALL       1
u_lo.seg_n_1_6_0__m10_LC_2_12_0/in3      LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
u_lo.seg_n_1_6_0__m10_LC_2_12_0/lcout    LogicCell40_SEQ_MODE_0000    288              4107   +INF  FALL       1
I__268/I                                 Odrv4                          0              4107   +INF  FALL       1
I__268/O                                 Odrv4                        372              4478   +INF  FALL       1
I__269/I                                 LocalMux                       0              4478   +INF  FALL       1
I__269/O                                 LocalMux                     309              4787   +INF  FALL       1
I__270/I                                 IoInMux                        0              4787   +INF  FALL       1
I__270/O                                 IoInMux                      217              5004   +INF  FALL       1
o_Segment2_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              5004   +INF  FALL       1
o_Segment2_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7242   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN              IO_PAD                         0              7242   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9330   +INF  FALL       1
o_Segment2_F                             simpleprocessor_top            0              9330   +INF  FALL       1


++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9393
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__629/I                                            ClkMux                         0              2073  RISE       1
I__629/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       7
I__431/I                                 Odrv4                          0              2921   +INF  RISE       1
I__431/O                                 Odrv4                        351              3272   +INF  RISE       1
I__434/I                                 Span4Mux_h                     0              3272   +INF  RISE       1
I__434/O                                 Span4Mux_h                   302              3574   +INF  RISE       1
I__438/I                                 LocalMux                       0              3574   +INF  RISE       1
I__438/O                                 LocalMux                     330              3903   +INF  RISE       1
I__439/I                                 InMux                          0              3903   +INF  RISE       1
I__439/O                                 InMux                        259              4163   +INF  RISE       1
u_lo.seg_n_1_6_0__m14_LC_4_16_5/in1      LogicCell40_SEQ_MODE_0000      0              4163   +INF  RISE       1
u_lo.seg_n_1_6_0__m14_LC_4_16_5/lcout    LogicCell40_SEQ_MODE_0000    379              4541   +INF  FALL       1
I__386/I                                 LocalMux                       0              4541   +INF  FALL       1
I__386/O                                 LocalMux                     309              4850   +INF  FALL       1
I__387/I                                 IoInMux                        0              4850   +INF  FALL       1
I__387/O                                 IoInMux                      217              5067   +INF  FALL       1
o_Segment2_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              5067   +INF  FALL       1
o_Segment2_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7305   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN              IO_PAD                         0              7305   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9393   +INF  FALL       1
o_Segment2_E                             simpleprocessor_top            0              9393   +INF  FALL       1


++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           9337
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__629/I                                            ClkMux                         0              2073  RISE       1
I__629/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       7
I__431/I                                 Odrv4                          0              2921   +INF  FALL       1
I__431/O                                 Odrv4                        372              3293   +INF  FALL       1
I__434/I                                 Span4Mux_h                     0              3293   +INF  FALL       1
I__434/O                                 Span4Mux_h                   316              3609   +INF  FALL       1
I__438/I                                 LocalMux                       0              3609   +INF  FALL       1
I__438/O                                 LocalMux                     309              3917   +INF  FALL       1
I__440/I                                 InMux                          0              3917   +INF  FALL       1
I__440/O                                 InMux                        217              4135   +INF  FALL       1
I__442/I                                 CascadeMux                     0              4135   +INF  FALL       1
I__442/O                                 CascadeMux                     0              4135   +INF  FALL       1
u_lo.seg_n_1_6_0__m17_LC_4_16_2/in2      LogicCell40_SEQ_MODE_0000      0              4135   +INF  FALL       1
u_lo.seg_n_1_6_0__m17_LC_4_16_2/lcout    LogicCell40_SEQ_MODE_0000    351              4485   +INF  FALL       1
I__464/I                                 LocalMux                       0              4485   +INF  FALL       1
I__464/O                                 LocalMux                     309              4794   +INF  FALL       1
I__465/I                                 IoInMux                        0              4794   +INF  FALL       1
I__465/O                                 IoInMux                      217              5011   +INF  FALL       1
o_Segment2_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              5011   +INF  FALL       1
o_Segment2_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7249   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN              IO_PAD                         0              7249   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9337   +INF  FALL       1
o_Segment2_D                             simpleprocessor_top            0              9337   +INF  FALL       1


++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout
Path End         : o_Segment1_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9764
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       7
I__370/I                                 Odrv4                          0              2921   +INF  RISE       1
I__370/O                                 Odrv4                        351              3272   +INF  RISE       1
I__375/I                                 Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__375/O                                 Span4Mux_s1_v                203              3475   +INF  RISE       1
I__378/I                                 LocalMux                       0              3475   +INF  RISE       1
I__378/O                                 LocalMux                     330              3805   +INF  RISE       1
I__379/I                                 InMux                          0              3805   +INF  RISE       1
I__379/O                                 InMux                        259              4065   +INF  RISE       1
u_hi.seg_n_1_6_0__m14_LC_4_16_6/in3      LogicCell40_SEQ_MODE_0000      0              4065   +INF  RISE       1
u_hi.seg_n_1_6_0__m14_LC_4_16_6/lcout    LogicCell40_SEQ_MODE_0000    288              4352   +INF  FALL       1
I__382/I                                 Odrv4                          0              4352   +INF  FALL       1
I__382/O                                 Odrv4                        372              4724   +INF  FALL       1
I__383/I                                 Span4Mux_s0_v                  0              4724   +INF  FALL       1
I__383/O                                 Span4Mux_s0_v                189              4913   +INF  FALL       1
I__384/I                                 LocalMux                       0              4913   +INF  FALL       1
I__384/O                                 LocalMux                     309              5222   +INF  FALL       1
I__385/I                                 IoInMux                        0              5222   +INF  FALL       1
I__385/O                                 IoInMux                      217              5439   +INF  FALL       1
o_Segment1_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              5439   +INF  FALL       1
o_Segment1_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7676   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN              IO_PAD                         0              7676   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9764   +INF  FALL       1
o_Segment1_E                             simpleprocessor_top            0              9764   +INF  FALL       1


++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout
Path End         : o_Segment1_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           9814
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       7
I__370/I                                 Odrv4                          0              2921   +INF  FALL       1
I__370/O                                 Odrv4                        372              3293   +INF  FALL       1
I__375/I                                 Span4Mux_s1_v                  0              3293   +INF  FALL       1
I__375/O                                 Span4Mux_s1_v                196              3489   +INF  FALL       1
I__378/I                                 LocalMux                       0              3489   +INF  FALL       1
I__378/O                                 LocalMux                     309              3798   +INF  FALL       1
I__380/I                                 InMux                          0              3798   +INF  FALL       1
I__380/O                                 InMux                        217              4015   +INF  FALL       1
u_hi.seg_n_1_6_0__m17_LC_4_16_1/in0      LogicCell40_SEQ_MODE_0000      0              4015   +INF  FALL       1
u_hi.seg_n_1_6_0__m17_LC_4_16_1/lcout    LogicCell40_SEQ_MODE_0000    386              4401   +INF  FALL       1
I__466/I                                 Odrv4                          0              4401   +INF  FALL       1
I__466/O                                 Odrv4                        372              4773   +INF  FALL       1
I__467/I                                 Span4Mux_s0_v                  0              4773   +INF  FALL       1
I__467/O                                 Span4Mux_s0_v                189              4962   +INF  FALL       1
I__468/I                                 LocalMux                       0              4962   +INF  FALL       1
I__468/O                                 LocalMux                     309              5271   +INF  FALL       1
I__469/I                                 IoInMux                        0              5271   +INF  FALL       1
I__469/O                                 IoInMux                      217              5488   +INF  FALL       1
o_Segment1_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              5488   +INF  FALL       1
o_Segment1_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7726   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN              IO_PAD                         0              7726   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9814   +INF  FALL       1
o_Segment1_D                             simpleprocessor_top            0              9814   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_2_LC_1_15_5/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_2_LC_1_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       8
I__390/I                                 Odrv4                          0              2921   +INF  RISE       1
I__390/O                                 Odrv4                        351              3272   +INF  RISE       1
I__396/I                                 Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__396/O                                 Span4Mux_s1_v                203              3475   +INF  RISE       1
I__401/I                                 LocalMux                       0              3475   +INF  RISE       1
I__401/O                                 LocalMux                     330              3805   +INF  RISE       1
I__406/I                                 InMux                          0              3805   +INF  RISE       1
I__406/O                                 InMux                        259              4065   +INF  RISE       1
u_lo.seg_n_1_6_0__m5_LC_4_16_3/in3       LogicCell40_SEQ_MODE_0000      0              4065   +INF  RISE       1
u_lo.seg_n_1_6_0__m5_LC_4_16_3/lcout     LogicCell40_SEQ_MODE_0000    288              4352   +INF  FALL       1
I__462/I                                 LocalMux                       0              4352   +INF  FALL       1
I__462/O                                 LocalMux                     309              4661   +INF  FALL       1
I__463/I                                 IoInMux                        0              4661   +INF  FALL       1
I__463/O                                 IoInMux                      217              4878   +INF  FALL       1
o_Segment2_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4878   +INF  FALL       1
o_Segment2_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7115   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN              IO_PAD                         0              7115   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9203   +INF  FALL       1
o_Segment2_G                             simpleprocessor_top            0              9203   +INF  FALL       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_2_LC_1_15_5/lcout
Path End         : o_LED_4
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           8839
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_2_LC_1_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       8
I__391/I                                 Odrv12                         0              2921   +INF  FALL       1
I__391/O                                 Odrv12                       540              3461   +INF  FALL       1
I__397/I                                 Span12Mux_s11_h                0              3461   +INF  FALL       1
I__397/O                                 Span12Mux_s11_h              526              3987   +INF  FALL       1
I__402/I                                 LocalMux                       0              3987   +INF  FALL       1
I__402/O                                 LocalMux                     309              4296   +INF  FALL       1
I__407/I                                 IoInMux                        0              4296   +INF  FALL       1
I__407/O                                 IoInMux                      217              4513   +INF  FALL       1
o_LED_4_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              4513   +INF  FALL       1
o_LED_4_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              6751   +INF  FALL       1
o_LED_4_obuf_iopad/DIN                   IO_PAD                         0              6751   +INF  FALL       1
o_LED_4_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2088              8839   +INF  FALL       1
o_LED_4                                  simpleprocessor_top            0              8839   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_5_LC_1_15_1/lcout
Path End         : o_Segment1_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_5_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       7
I__358/I                                 Odrv4                          0              2921   +INF  RISE       1
I__358/O                                 Odrv4                        351              3272   +INF  RISE       1
I__363/I                                 Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__363/O                                 Span4Mux_s1_v                203              3475   +INF  RISE       1
I__364/I                                 LocalMux                       0              3475   +INF  RISE       1
I__364/O                                 LocalMux                     330              3805   +INF  RISE       1
I__367/I                                 InMux                          0              3805   +INF  RISE       1
I__367/O                                 InMux                        259              4065   +INF  RISE       1
u_hi.seg_n_1_6_0__m20_LC_4_16_7/in1      LogicCell40_SEQ_MODE_0000      0              4065   +INF  RISE       1
u_hi.seg_n_1_6_0__m20_LC_4_16_7/lcout    LogicCell40_SEQ_MODE_0000    379              4443   +INF  FALL       1
I__329/I                                 LocalMux                       0              4443   +INF  FALL       1
I__329/O                                 LocalMux                     309              4752   +INF  FALL       1
I__330/I                                 IoInMux                        0              4752   +INF  FALL       1
I__330/O                                 IoInMux                      217              4969   +INF  FALL       1
o_Segment1_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4969   +INF  FALL       1
o_Segment1_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7207   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN              IO_PAD                         0              7207   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9295   +INF  FALL       1
o_Segment1_C                             simpleprocessor_top            0              9295   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout
Path End         : o_LED_3
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           9344
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       8
I__409/I                                 Odrv4                          0              2921   +INF  RISE       1
I__409/O                                 Odrv4                        351              3272   +INF  RISE       1
I__415/I                                 Span4Mux_h                     0              3272   +INF  RISE       1
I__415/O                                 Span4Mux_h                   302              3574   +INF  RISE       1
I__419/I                                 Span4Mux_h                     0              3574   +INF  RISE       1
I__419/O                                 Span4Mux_h                   302              3875   +INF  RISE       1
I__421/I                                 Span4Mux_v                     0              3875   +INF  RISE       1
I__421/O                                 Span4Mux_v                   351              4226   +INF  RISE       1
I__425/I                                 Span4Mux_s2_h                  0              4226   +INF  RISE       1
I__425/O                                 Span4Mux_s2_h                203              4429   +INF  RISE       1
I__428/I                                 LocalMux                       0              4429   +INF  RISE       1
I__428/O                                 LocalMux                     330              4759   +INF  RISE       1
I__429/I                                 IoInMux                        0              4759   +INF  RISE       1
I__429/O                                 IoInMux                      259              5018   +INF  RISE       1
o_LED_3_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              5018   +INF  RISE       1
o_LED_3_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7256   +INF  FALL       1
o_LED_3_obuf_iopad/DIN                   IO_PAD                         0              7256   +INF  FALL       1
o_LED_3_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2088              9344   +INF  FALL       1
o_LED_3                                  simpleprocessor_top            0              9344   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout
Path End         : o_LED_2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           9449
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       8
I__446/I                                 Odrv12                         0              2921   +INF  RISE       1
I__446/O                                 Odrv12                       491              3412   +INF  RISE       1
I__452/I                                 Span12Mux_v                    0              3412   +INF  RISE       1
I__452/O                                 Span12Mux_v                  491              3903   +INF  RISE       1
I__455/I                                 Sp12to4                        0              3903   +INF  RISE       1
I__455/O                                 Sp12to4                      428              4331   +INF  RISE       1
I__459/I                                 Span4Mux_s2_h                  0              4331   +INF  RISE       1
I__459/O                                 Span4Mux_s2_h                203              4534   +INF  RISE       1
I__460/I                                 LocalMux                       0              4534   +INF  RISE       1
I__460/O                                 LocalMux                     330              4864   +INF  RISE       1
I__461/I                                 IoInMux                        0              4864   +INF  RISE       1
I__461/O                                 IoInMux                      259              5124   +INF  RISE       1
o_LED_2_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              5124   +INF  RISE       1
o_LED_2_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7361   +INF  FALL       1
o_LED_2_obuf_iopad/DIN                   IO_PAD                         0              7361   +INF  FALL       1
o_LED_2_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2088              9449   +INF  FALL       1
o_LED_2                                  simpleprocessor_top            0              9449   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_6_12_2/lcout
Path End         : clk_div_1_LC_6_12_2/in3
Capture Clock    : clk_div_1_LC_6_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__634/I                                            ClkMux                         0              2073  RISE       1
I__634/O                                            ClkMux                       309              2381  RISE       1
clk_div_1_LC_6_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_6_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__639/I                   LocalMux                       0              2921   1066  FALL       1
I__639/O                   LocalMux                     309              3230   1066  FALL       1
I__642/I                   InMux                          0              3230   1066  FALL       1
I__642/O                   InMux                        217              3447   1066  FALL       1
clk_div_1_LC_6_12_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__634/I                                            ClkMux                         0              2073  RISE       1
I__634/O                                            ClkMux                       309              2381  RISE       1
clk_div_1_LC_6_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_0_LC_5_11_7/in3
Capture Clock    : clk_div_0_LC_5_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__647/I                   LocalMux                       0              2921   1066  FALL       1
I__647/O                   LocalMux                     309              3230   1066  FALL       1
I__651/I                   InMux                          0              3230   1066  FALL       1
I__651/O                   InMux                        217              3447   1066  FALL       1
clk_div_0_LC_5_11_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_23_LC_5_11_6/lcout
Path End         : clk_div_23_LC_5_11_6/in1
Capture Clock    : clk_div_23_LC_5_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_23_LC_5_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_23_LC_5_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__679/I                    LocalMux                       0              2921   1066  FALL       1
I__679/O                    LocalMux                     309              3230   1066  FALL       1
I__681/I                    InMux                          0              3230   1066  FALL       1
I__681/O                    InMux                        217              3447   1066  FALL       1
clk_div_23_LC_5_11_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_23_LC_5_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_22_LC_5_11_5/lcout
Path End         : clk_div_22_LC_5_11_5/in1
Capture Clock    : clk_div_22_LC_5_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_22_LC_5_11_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_22_LC_5_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__575/I                    LocalMux                       0              2921   1066  FALL       1
I__575/O                    LocalMux                     309              3230   1066  FALL       1
I__577/I                    InMux                          0              3230   1066  FALL       1
I__577/O                    InMux                        217              3447   1066  FALL       1
clk_div_22_LC_5_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_22_LC_5_11_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_21_LC_5_11_4/lcout
Path End         : clk_div_21_LC_5_11_4/in1
Capture Clock    : clk_div_21_LC_5_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_21_LC_5_11_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_21_LC_5_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__580/I                    LocalMux                       0              2921   1066  FALL       1
I__580/O                    LocalMux                     309              3230   1066  FALL       1
I__582/I                    InMux                          0              3230   1066  FALL       1
I__582/O                    InMux                        217              3447   1066  FALL       1
clk_div_21_LC_5_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_21_LC_5_11_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_20_LC_5_11_3/lcout
Path End         : clk_div_20_LC_5_11_3/in1
Capture Clock    : clk_div_20_LC_5_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_20_LC_5_11_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_20_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__585/I                    LocalMux                       0              2921   1066  FALL       1
I__585/O                    LocalMux                     309              3230   1066  FALL       1
I__587/I                    InMux                          0              3230   1066  FALL       1
I__587/O                    InMux                        217              3447   1066  FALL       1
clk_div_20_LC_5_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_20_LC_5_11_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_5_11_2/lcout
Path End         : clk_div_19_LC_5_11_2/in1
Capture Clock    : clk_div_19_LC_5_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_19_LC_5_11_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__590/I                    LocalMux                       0              2921   1066  FALL       1
I__590/O                    LocalMux                     309              3230   1066  FALL       1
I__592/I                    InMux                          0              3230   1066  FALL       1
I__592/O                    InMux                        217              3447   1066  FALL       1
clk_div_19_LC_5_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_19_LC_5_11_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_18_LC_5_11_1/lcout
Path End         : clk_div_18_LC_5_11_1/in1
Capture Clock    : clk_div_18_LC_5_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_18_LC_5_11_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_18_LC_5_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__595/I                    LocalMux                       0              2921   1066  FALL       1
I__595/O                    LocalMux                     309              3230   1066  FALL       1
I__597/I                    InMux                          0              3230   1066  FALL       1
I__597/O                    InMux                        217              3447   1066  FALL       1
clk_div_18_LC_5_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_18_LC_5_11_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_17_LC_5_11_0/lcout
Path End         : clk_div_17_LC_5_11_0/in1
Capture Clock    : clk_div_17_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_17_LC_5_11_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_17_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__601/I                    LocalMux                       0              2921   1066  FALL       1
I__601/O                    LocalMux                     309              3230   1066  FALL       1
I__603/I                    InMux                          0              3230   1066  FALL       1
I__603/O                    InMux                        217              3447   1066  FALL       1
clk_div_17_LC_5_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_17_LC_5_11_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_16_LC_5_10_7/lcout
Path End         : clk_div_16_LC_5_10_7/in1
Capture Clock    : clk_div_16_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_16_LC_5_10_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_16_LC_5_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__606/I                    LocalMux                       0              2921   1066  FALL       1
I__606/O                    LocalMux                     309              3230   1066  FALL       1
I__608/I                    InMux                          0              3230   1066  FALL       1
I__608/O                    InMux                        217              3447   1066  FALL       1
clk_div_16_LC_5_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_16_LC_5_10_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_15_LC_5_10_6/lcout
Path End         : clk_div_15_LC_5_10_6/in1
Capture Clock    : clk_div_15_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_15_LC_5_10_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_15_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__611/I                    LocalMux                       0              2921   1066  FALL       1
I__611/O                    LocalMux                     309              3230   1066  FALL       1
I__613/I                    InMux                          0              3230   1066  FALL       1
I__613/O                    InMux                        217              3447   1066  FALL       1
clk_div_15_LC_5_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_15_LC_5_10_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_14_LC_5_10_5/lcout
Path End         : clk_div_14_LC_5_10_5/in1
Capture Clock    : clk_div_14_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_14_LC_5_10_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_14_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__616/I                    LocalMux                       0              2921   1066  FALL       1
I__616/O                    LocalMux                     309              3230   1066  FALL       1
I__618/I                    InMux                          0              3230   1066  FALL       1
I__618/O                    InMux                        217              3447   1066  FALL       1
clk_div_14_LC_5_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_14_LC_5_10_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_13_LC_5_10_4/lcout
Path End         : clk_div_13_LC_5_10_4/in1
Capture Clock    : clk_div_13_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_13_LC_5_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_13_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__534/I                    LocalMux                       0              2921   1066  FALL       1
I__534/O                    LocalMux                     309              3230   1066  FALL       1
I__536/I                    InMux                          0              3230   1066  FALL       1
I__536/O                    InMux                        217              3447   1066  FALL       1
clk_div_13_LC_5_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_13_LC_5_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_12_LC_5_10_3/lcout
Path End         : clk_div_12_LC_5_10_3/in1
Capture Clock    : clk_div_12_LC_5_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_12_LC_5_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_12_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__539/I                    LocalMux                       0              2921   1066  FALL       1
I__539/O                    LocalMux                     309              3230   1066  FALL       1
I__541/I                    InMux                          0              3230   1066  FALL       1
I__541/O                    InMux                        217              3447   1066  FALL       1
clk_div_12_LC_5_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_12_LC_5_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_5_10_2/lcout
Path End         : clk_div_11_LC_5_10_2/in1
Capture Clock    : clk_div_11_LC_5_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_11_LC_5_10_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__544/I                    LocalMux                       0              2921   1066  FALL       1
I__544/O                    LocalMux                     309              3230   1066  FALL       1
I__546/I                    InMux                          0              3230   1066  FALL       1
I__546/O                    InMux                        217              3447   1066  FALL       1
clk_div_11_LC_5_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_11_LC_5_10_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_5_10_1/lcout
Path End         : clk_div_10_LC_5_10_1/in1
Capture Clock    : clk_div_10_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_10_LC_5_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__549/I                    LocalMux                       0              2921   1066  FALL       1
I__549/O                    LocalMux                     309              3230   1066  FALL       1
I__551/I                    InMux                          0              3230   1066  FALL       1
I__551/O                    InMux                        217              3447   1066  FALL       1
clk_div_10_LC_5_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_10_LC_5_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_5_10_0/lcout
Path End         : clk_div_9_LC_5_10_0/in1
Capture Clock    : clk_div_9_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_9_LC_5_10_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__554/I                   LocalMux                       0              2921   1066  FALL       1
I__554/O                   LocalMux                     309              3230   1066  FALL       1
I__556/I                   InMux                          0              3230   1066  FALL       1
I__556/O                   InMux                        217              3447   1066  FALL       1
clk_div_9_LC_5_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_9_LC_5_10_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_5_9_7/lcout
Path End         : clk_div_8_LC_5_9_7/in1
Capture Clock    : clk_div_8_LC_5_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_8_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__559/I                  LocalMux                       0              2921   1066  FALL       1
I__559/O                  LocalMux                     309              3230   1066  FALL       1
I__561/I                  InMux                          0              3230   1066  FALL       1
I__561/O                  InMux                        217              3447   1066  FALL       1
clk_div_8_LC_5_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_8_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_5_9_6/lcout
Path End         : clk_div_7_LC_5_9_6/in1
Capture Clock    : clk_div_7_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_7_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__564/I                  LocalMux                       0              2921   1066  FALL       1
I__564/O                  LocalMux                     309              3230   1066  FALL       1
I__566/I                  InMux                          0              3230   1066  FALL       1
I__566/O                  InMux                        217              3447   1066  FALL       1
clk_div_7_LC_5_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_7_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_5_9_5/lcout
Path End         : clk_div_6_LC_5_9_5/in1
Capture Clock    : clk_div_6_LC_5_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_6_LC_5_9_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__569/I                  LocalMux                       0              2921   1066  FALL       1
I__569/O                  LocalMux                     309              3230   1066  FALL       1
I__571/I                  InMux                          0              3230   1066  FALL       1
I__571/O                  InMux                        217              3447   1066  FALL       1
clk_div_6_LC_5_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_6_LC_5_9_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_5_9_4/lcout
Path End         : clk_div_5_LC_5_9_4/in1
Capture Clock    : clk_div_5_LC_5_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_5_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__511/I                  LocalMux                       0              2921   1066  FALL       1
I__511/O                  LocalMux                     309              3230   1066  FALL       1
I__513/I                  InMux                          0              3230   1066  FALL       1
I__513/O                  InMux                        217              3447   1066  FALL       1
clk_div_5_LC_5_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_5_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_5_9_3/lcout
Path End         : clk_div_4_LC_5_9_3/in1
Capture Clock    : clk_div_4_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_4_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__516/I                  LocalMux                       0              2921   1066  FALL       1
I__516/O                  LocalMux                     309              3230   1066  FALL       1
I__518/I                  InMux                          0              3230   1066  FALL       1
I__518/O                  InMux                        217              3447   1066  FALL       1
clk_div_4_LC_5_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_4_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_5_9_2/lcout
Path End         : clk_div_3_LC_5_9_2/in1
Capture Clock    : clk_div_3_LC_5_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_3_LC_5_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__521/I                  LocalMux                       0              2921   1066  FALL       1
I__521/O                  LocalMux                     309              3230   1066  FALL       1
I__523/I                  InMux                          0              3230   1066  FALL       1
I__523/O                  InMux                        217              3447   1066  FALL       1
clk_div_3_LC_5_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_3_LC_5_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : clk_div_2_LC_5_9_1/in1
Capture Clock    : clk_div_2_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__526/I                  LocalMux                       0              2921   1066  FALL       1
I__526/O                  LocalMux                     309              3230   1066  FALL       1
I__528/I                  InMux                          0              3230   1066  FALL       1
I__528/O                  InMux                        217              3447   1066  FALL       1
clk_div_2_LC_5_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_7_LC_4_15_7/lcout
Path End         : cpu_inst.u_if.pc_7_LC_4_15_7/in1
Capture Clock    : cpu_inst.u_if.pc_7_LC_4_15_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_7_LC_4_15_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__486/I                            LocalMux                       0              2921   1066  FALL       1
I__486/O                            LocalMux                     309              3230   1066  FALL       1
I__488/I                            InMux                          0              3230   1066  FALL       1
I__488/O                            InMux                        217              3447   1066  FALL       1
cpu_inst.u_if.pc_7_LC_4_15_7/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_6_LC_4_15_6/lcout
Path End         : cpu_inst.u_if.pc_6_LC_4_15_6/in1
Capture Clock    : cpu_inst.u_if.pc_6_LC_4_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_6_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__284/I                            LocalMux                       0              2921   1066  FALL       1
I__284/O                            LocalMux                     309              3230   1066  FALL       1
I__286/I                            InMux                          0              3230   1066  FALL       1
I__286/O                            InMux                        217              3447   1066  FALL       1
cpu_inst.u_if.pc_6_LC_4_15_6/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_5_LC_4_15_5/lcout
Path End         : cpu_inst.u_if.pc_5_LC_4_15_5/in1
Capture Clock    : cpu_inst.u_if.pc_5_LC_4_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_5_LC_4_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__290/I                            LocalMux                       0              2921   1066  FALL       1
I__290/O                            LocalMux                     309              3230   1066  FALL       1
I__292/I                            InMux                          0              3230   1066  FALL       1
I__292/O                            InMux                        217              3447   1066  FALL       1
cpu_inst.u_if.pc_5_LC_4_15_5/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_4_LC_4_15_4/lcout
Path End         : cpu_inst.u_if.pc_4_LC_4_15_4/in1
Capture Clock    : cpu_inst.u_if.pc_4_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_4_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__296/I                            LocalMux                       0              2921   1066  FALL       1
I__296/O                            LocalMux                     309              3230   1066  FALL       1
I__298/I                            InMux                          0              3230   1066  FALL       1
I__298/O                            InMux                        217              3447   1066  FALL       1
cpu_inst.u_if.pc_4_LC_4_15_4/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_3_LC_4_15_3/lcout
Path End         : cpu_inst.u_if.pc_3_LC_4_15_3/in2
Capture Clock    : cpu_inst.u_if.pc_3_LC_4_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_3_LC_4_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__302/I                            LocalMux                       0              2921   1066  FALL       1
I__302/O                            LocalMux                     309              3230   1066  FALL       1
I__304/I                            InMux                          0              3230   1066  FALL       1
I__304/O                            InMux                        217              3447   1066  FALL       1
I__306/I                            CascadeMux                     0              3447   1066  FALL       1
I__306/O                            CascadeMux                     0              3447   1066  FALL       1
cpu_inst.u_if.pc_3_LC_4_15_3/in2    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_2_LC_4_15_2/lcout
Path End         : cpu_inst.u_if.pc_2_LC_4_15_2/in1
Capture Clock    : cpu_inst.u_if.pc_2_LC_4_15_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_2_LC_4_15_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__310/I                            LocalMux                       0              2921   1066  FALL       1
I__310/O                            LocalMux                     309              3230   1066  FALL       1
I__312/I                            InMux                          0              3230   1066  FALL       1
I__312/O                            InMux                        217              3447   1066  FALL       1
cpu_inst.u_if.pc_2_LC_4_15_2/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_1_LC_4_15_1/lcout
Path End         : cpu_inst.u_if.pc_1_LC_4_15_1/in1
Capture Clock    : cpu_inst.u_if.pc_1_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_1_LC_4_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__316/I                            LocalMux                       0              2921   1066  FALL       1
I__316/O                            LocalMux                     309              3230   1066  FALL       1
I__318/I                            InMux                          0              3230   1066  FALL       1
I__318/O                            InMux                        217              3447   1066  FALL       1
cpu_inst.u_if.pc_1_LC_4_15_1/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_0_LC_4_15_0/lcout
Path End         : cpu_inst.u_if.pc_0_LC_4_15_0/in1
Capture Clock    : cpu_inst.u_if.pc_0_LC_4_15_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_0_LC_4_15_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__321/I                            LocalMux                       0              2921   1066  FALL       1
I__321/O                            LocalMux                     309              3230   1066  FALL       1
I__323/I                            InMux                          0              3230   1066  FALL       1
I__323/O                            InMux                        217              3447   1066  FALL       1
cpu_inst.u_if.pc_0_LC_4_15_0/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_0_LC_2_10_7/lcout
Path End         : ds_reset.r_Count_0_LC_2_10_7/in3
Capture Clock    : ds_reset.r_Count_0_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_0_LC_2_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_0_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__277/I                            LocalMux                       0              2921   1066  FALL       1
I__277/O                            LocalMux                     309              3230   1066  FALL       1
I__279/I                            InMux                          0              3230   1066  FALL       1
I__279/O                            InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_0_LC_2_10_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_0_LC_2_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_1_LC_2_10_2/lcout
Path End         : ds_reset.r_Count_1_LC_2_10_2/in3
Capture Clock    : ds_reset.r_Count_1_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_1_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__212/I                            LocalMux                       0              2921   1066  FALL       1
I__212/O                            LocalMux                     309              3230   1066  FALL       1
I__214/I                            InMux                          0              3230   1066  FALL       1
I__214/O                            InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_1_LC_2_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_17_LC_2_10_0/lcout
Path End         : ds_reset.r_Count_17_LC_2_10_0/in1
Capture Clock    : ds_reset.r_Count_17_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_17_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__217/I                             LocalMux                       0              2921   1066  FALL       1
I__217/O                             LocalMux                     309              3230   1066  FALL       1
I__219/I                             InMux                          0              3230   1066  FALL       1
I__219/O                             InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_17_LC_2_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_16_LC_2_9_7/lcout
Path End         : ds_reset.r_Count_16_LC_2_9_7/in1
Capture Clock    : ds_reset.r_Count_16_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_16_LC_2_9_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_16_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__225/I                            LocalMux                       0              2921   1066  FALL       1
I__225/O                            LocalMux                     309              3230   1066  FALL       1
I__227/I                            InMux                          0              3230   1066  FALL       1
I__227/O                            InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_16_LC_2_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_16_LC_2_9_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_15_LC_2_9_6/lcout
Path End         : ds_reset.r_Count_15_LC_2_9_6/in1
Capture Clock    : ds_reset.r_Count_15_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_15_LC_2_9_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_15_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__230/I                            LocalMux                       0              2921   1066  FALL       1
I__230/O                            LocalMux                     309              3230   1066  FALL       1
I__232/I                            InMux                          0              3230   1066  FALL       1
I__232/O                            InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_15_LC_2_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_15_LC_2_9_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_14_LC_2_9_5/lcout
Path End         : ds_reset.r_Count_14_LC_2_9_5/in1
Capture Clock    : ds_reset.r_Count_14_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_14_LC_2_9_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_14_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__235/I                            LocalMux                       0              2921   1066  FALL       1
I__235/O                            LocalMux                     309              3230   1066  FALL       1
I__237/I                            InMux                          0              3230   1066  FALL       1
I__237/O                            InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_14_LC_2_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_14_LC_2_9_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_13_LC_2_9_4/lcout
Path End         : ds_reset.r_Count_13_LC_2_9_4/in1
Capture Clock    : ds_reset.r_Count_13_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_13_LC_2_9_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_13_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__240/I                            LocalMux                       0              2921   1066  FALL       1
I__240/O                            LocalMux                     309              3230   1066  FALL       1
I__242/I                            InMux                          0              3230   1066  FALL       1
I__242/O                            InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_13_LC_2_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_13_LC_2_9_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_12_LC_2_9_3/lcout
Path End         : ds_reset.r_Count_12_LC_2_9_3/in1
Capture Clock    : ds_reset.r_Count_12_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_12_LC_2_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_12_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__245/I                            LocalMux                       0              2921   1066  FALL       1
I__245/O                            LocalMux                     309              3230   1066  FALL       1
I__247/I                            InMux                          0              3230   1066  FALL       1
I__247/O                            InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_12_LC_2_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_12_LC_2_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_11_LC_2_9_2/lcout
Path End         : ds_reset.r_Count_11_LC_2_9_2/in1
Capture Clock    : ds_reset.r_Count_11_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_11_LC_2_9_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_11_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__250/I                            LocalMux                       0              2921   1066  FALL       1
I__250/O                            LocalMux                     309              3230   1066  FALL       1
I__252/I                            InMux                          0              3230   1066  FALL       1
I__252/O                            InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_11_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_11_LC_2_9_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_10_LC_2_9_1/lcout
Path End         : ds_reset.r_Count_10_LC_2_9_1/in1
Capture Clock    : ds_reset.r_Count_10_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_10_LC_2_9_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_10_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__173/I                            LocalMux                       0              2921   1066  FALL       1
I__173/O                            LocalMux                     309              3230   1066  FALL       1
I__175/I                            InMux                          0              3230   1066  FALL       1
I__175/O                            InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_10_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_10_LC_2_9_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_9_LC_2_9_0/lcout
Path End         : ds_reset.r_Count_9_LC_2_9_0/in1
Capture Clock    : ds_reset.r_Count_9_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_9_LC_2_9_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_9_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__178/I                           LocalMux                       0              2921   1066  FALL       1
I__178/O                           LocalMux                     309              3230   1066  FALL       1
I__180/I                           InMux                          0              3230   1066  FALL       1
I__180/O                           InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_9_LC_2_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_9_LC_2_9_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_8_LC_2_8_7/lcout
Path End         : ds_reset.r_Count_8_LC_2_8_7/in1
Capture Clock    : ds_reset.r_Count_8_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_8_LC_2_8_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_8_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__183/I                           LocalMux                       0              2921   1066  FALL       1
I__183/O                           LocalMux                     309              3230   1066  FALL       1
I__185/I                           InMux                          0              3230   1066  FALL       1
I__185/O                           InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_8_LC_2_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_8_LC_2_8_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_7_LC_2_8_6/lcout
Path End         : ds_reset.r_Count_7_LC_2_8_6/in1
Capture Clock    : ds_reset.r_Count_7_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_7_LC_2_8_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_7_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                           LocalMux                       0              2921   1066  FALL       1
I__188/O                           LocalMux                     309              3230   1066  FALL       1
I__190/I                           InMux                          0              3230   1066  FALL       1
I__190/O                           InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_7_LC_2_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_7_LC_2_8_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_6_LC_2_8_5/lcout
Path End         : ds_reset.r_Count_6_LC_2_8_5/in1
Capture Clock    : ds_reset.r_Count_6_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_6_LC_2_8_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_6_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__193/I                           LocalMux                       0              2921   1066  FALL       1
I__193/O                           LocalMux                     309              3230   1066  FALL       1
I__195/I                           InMux                          0              3230   1066  FALL       1
I__195/O                           InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_6_LC_2_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_6_LC_2_8_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_5_LC_2_8_4/lcout
Path End         : ds_reset.r_Count_5_LC_2_8_4/in1
Capture Clock    : ds_reset.r_Count_5_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_5_LC_2_8_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_5_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__199/I                           LocalMux                       0              2921   1066  FALL       1
I__199/O                           LocalMux                     309              3230   1066  FALL       1
I__201/I                           InMux                          0              3230   1066  FALL       1
I__201/O                           InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_5_LC_2_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_5_LC_2_8_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_4_LC_2_8_3/lcout
Path End         : ds_reset.r_Count_4_LC_2_8_3/in1
Capture Clock    : ds_reset.r_Count_4_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_4_LC_2_8_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_4_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__204/I                           LocalMux                       0              2921   1066  FALL       1
I__204/O                           LocalMux                     309              3230   1066  FALL       1
I__206/I                           InMux                          0              3230   1066  FALL       1
I__206/O                           InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_4_LC_2_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_4_LC_2_8_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_3_LC_2_8_2/lcout
Path End         : ds_reset.r_Count_3_LC_2_8_2/in1
Capture Clock    : ds_reset.r_Count_3_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_3_LC_2_8_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_3_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__208/I                           LocalMux                       0              2921   1066  FALL       1
I__208/O                           LocalMux                     309              3230   1066  FALL       1
I__209/I                           InMux                          0              3230   1066  FALL       1
I__209/O                           InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_3_LC_2_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_3_LC_2_8_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_2_LC_2_8_1/lcout
Path End         : ds_reset.r_Count_2_LC_2_8_1/in1
Capture Clock    : ds_reset.r_Count_2_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_2_LC_2_8_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_2_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__148/I                           LocalMux                       0              2921   1066  FALL       1
I__148/O                           LocalMux                     309              3230   1066  FALL       1
I__149/I                           InMux                          0              3230   1066  FALL       1
I__149/O                           InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_2_LC_2_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_2_LC_2_8_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_State_LC_1_9_2/in1
Capture Clock    : ds_reset.r_State_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                         LocalMux                       0              2921   1066  FALL       1
I__470/O                         LocalMux                     309              3230   1066  FALL       1
I__474/I                         InMux                          0              3230   1066  FALL       1
I__474/O                         InMux                        217              3447   1066  FALL       1
ds_reset.r_State_LC_1_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_0_LC_2_10_7/lcout
Path End         : ds_reset.r_Count_1_LC_2_10_2/in0
Capture Clock    : ds_reset.r_Count_1_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_0_LC_2_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_0_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__277/I                            LocalMux                       0              2921   1066  FALL       1
I__277/O                            LocalMux                     309              3230   1066  FALL       1
I__280/I                            InMux                          0              3230   1066  FALL       1
I__280/O                            InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_1_LC_2_10_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_5_11_7/lcout
Path End         : clk_div_1_LC_6_12_2/in1
Capture Clock    : clk_div_1_LC_6_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_0_LC_5_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_5_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__648/I                   LocalMux                       0              2921   1066  FALL       1
I__648/O                   LocalMux                     309              3230   1066  FALL       1
I__652/I                   InMux                          0              3230   1066  FALL       1
I__652/O                   InMux                        217              3447   1066  FALL       1
clk_div_1_LC_6_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__634/I                                            ClkMux                         0              2073  RISE       1
I__634/O                                            ClkMux                       309              2381  RISE       1
clk_div_1_LC_6_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_14_LC_2_9_5/lcout
Path End         : ds_reset.r_State_LC_1_9_2/in2
Capture Clock    : ds_reset.r_State_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_14_LC_2_9_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_14_LC_2_9_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__234/I                                    LocalMux                       0              2921   1333  FALL       1
I__234/O                                    LocalMux                     309              3230   1333  FALL       1
I__236/I                                    InMux                          0              3230   1333  FALL       1
I__236/O                                    InMux                        217              3447   1333  FALL       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
ds_reset.r_Count_RNIULIV_17_LC_1_9_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__147/I                                    CascadeMux                     0              3714   1333  RISE       1
I__147/O                                    CascadeMux                     0              3714   1333  RISE       1
ds_reset.r_State_LC_1_9_2/in2               LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_3_LC_4_15_3/lcout
Path End         : cpu_inst.u_if.pc_4_LC_4_15_4/in3
Capture Clock    : cpu_inst.u_if.pc_4_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_3_LC_4_15_3/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__302/I                               LocalMux                       0              2921   1066  FALL       1
I__302/O                               LocalMux                     309              3230   1066  FALL       1
I__304/I                               InMux                          0              3230   1066  FALL       1
I__304/O                               InMux                        217              3447   1066  FALL       1
I__306/I                               CascadeMux                     0              3447   1066  FALL       1
I__306/O                               CascadeMux                     0              3447   1066  FALL       1
cpu_inst.u_if.pc_3_LC_4_15_3/in2       LogicCell40_SEQ_MODE_1010      0              3447   1417  FALL       1
cpu_inst.u_if.pc_3_LC_4_15_3/carryout  LogicCell40_SEQ_MODE_1010    133              3581   1417  FALL       2
I__295/I                               InMux                          0              3581   1417  FALL       1
I__295/O                               InMux                        217              3798   1417  FALL       1
cpu_inst.u_if.pc_4_LC_4_15_4/in3       LogicCell40_SEQ_MODE_1010      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_6_LC_4_15_6/lcout
Path End         : cpu_inst.u_r01.out_pc_6_LC_2_15_4/in3
Capture Clock    : cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_6_LC_4_15_6/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__285/I                               Odrv4                          0              2921   1438  FALL       1
I__285/O                               Odrv4                        372              3293   1438  FALL       1
I__287/I                               LocalMux                       0              3293   1438  FALL       1
I__287/O                               LocalMux                     309              3602   1438  FALL       1
I__288/I                               InMux                          0              3602   1438  FALL       1
I__288/O                               InMux                        217              3819   1438  FALL       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/in3  LogicCell40_SEQ_MODE_1010      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_5_LC_4_15_5/lcout
Path End         : cpu_inst.u_r01.out_pc_5_LC_1_15_1/in3
Capture Clock    : cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_5_LC_4_15_5/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__291/I                               Odrv4                          0              2921   1438  FALL       1
I__291/O                               Odrv4                        372              3293   1438  FALL       1
I__293/I                               LocalMux                       0              3293   1438  FALL       1
I__293/O                               LocalMux                     309              3602   1438  FALL       1
I__294/I                               InMux                          0              3602   1438  FALL       1
I__294/O                               InMux                        217              3819   1438  FALL       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/in3  LogicCell40_SEQ_MODE_1010      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_4_LC_4_15_4/lcout
Path End         : cpu_inst.u_r01.out_pc_4_LC_1_15_7/in3
Capture Clock    : cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_4_LC_4_15_4/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__297/I                               Odrv4                          0              2921   1438  FALL       1
I__297/O                               Odrv4                        372              3293   1438  FALL       1
I__299/I                               LocalMux                       0              3293   1438  FALL       1
I__299/O                               LocalMux                     309              3602   1438  FALL       1
I__300/I                               InMux                          0              3602   1438  FALL       1
I__300/O                               InMux                        217              3819   1438  FALL       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/in3  LogicCell40_SEQ_MODE_1010      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_2_LC_4_15_2/lcout
Path End         : cpu_inst.u_r01.out_pc_2_LC_1_15_5/in3
Capture Clock    : cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_2_LC_4_15_2/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__311/I                               Odrv4                          0              2921   1438  FALL       1
I__311/O                               Odrv4                        372              3293   1438  FALL       1
I__313/I                               LocalMux                       0              3293   1438  FALL       1
I__313/O                               LocalMux                     309              3602   1438  FALL       1
I__314/I                               InMux                          0              3602   1438  FALL       1
I__314/O                               InMux                        217              3819   1438  FALL       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/in3  LogicCell40_SEQ_MODE_1010      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_1_LC_4_15_1/lcout
Path End         : cpu_inst.u_r01.out_pc_1_LC_2_15_1/in3
Capture Clock    : cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_1_LC_4_15_1/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__317/I                               Odrv4                          0              2921   1438  FALL       1
I__317/O                               Odrv4                        372              3293   1438  FALL       1
I__319/I                               LocalMux                       0              3293   1438  FALL       1
I__319/O                               LocalMux                     309              3602   1438  FALL       1
I__320/I                               InMux                          0              3602   1438  FALL       1
I__320/O                               InMux                        217              3819   1438  FALL       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/in3  LogicCell40_SEQ_MODE_1010      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_0_LC_4_15_0/lcout
Path End         : cpu_inst.u_r01.out_pc_0_LC_2_15_0/in3
Capture Clock    : cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_0_LC_4_15_0/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__322/I                               Odrv4                          0              2921   1438  FALL       1
I__322/O                               Odrv4                        372              3293   1438  FALL       1
I__324/I                               LocalMux                       0              3293   1438  FALL       1
I__324/O                               LocalMux                     309              3602   1438  FALL       1
I__325/I                               InMux                          0              3602   1438  FALL       1
I__325/O                               InMux                        217              3819   1438  FALL       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/in3  LogicCell40_SEQ_MODE_1010      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_7_LC_4_15_7/lcout
Path End         : cpu_inst.u_r01.out_pc_7_LC_2_15_5/in3
Capture Clock    : cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_7_LC_4_15_7/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__487/I                               Odrv4                          0              2921   1438  FALL       1
I__487/O                               Odrv4                        372              3293   1438  FALL       1
I__489/I                               LocalMux                       0              3293   1438  FALL       1
I__489/O                               LocalMux                     309              3602   1438  FALL       1
I__490/I                               InMux                          0              3602   1438  FALL       1
I__490/O                               InMux                        217              3819   1438  FALL       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/in3  LogicCell40_SEQ_MODE_1010      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_3_LC_4_15_3/lcout
Path End         : cpu_inst.u_if.pc_5_LC_4_15_5/in3
Capture Clock    : cpu_inst.u_if.pc_5_LC_4_15_5/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_3_LC_4_15_3/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__302/I                               LocalMux                       0              2921   1066  FALL       1
I__302/O                               LocalMux                     309              3230   1066  FALL       1
I__304/I                               InMux                          0              3230   1066  FALL       1
I__304/O                               InMux                        217              3447   1066  FALL       1
I__306/I                               CascadeMux                     0              3447   1066  FALL       1
I__306/O                               CascadeMux                     0              3447   1066  FALL       1
cpu_inst.u_if.pc_3_LC_4_15_3/in2       LogicCell40_SEQ_MODE_1010      0              3447   1417  FALL       1
cpu_inst.u_if.pc_3_LC_4_15_3/carryout  LogicCell40_SEQ_MODE_1010    133              3581   1417  FALL       2
cpu_inst.u_if.pc_4_LC_4_15_4/carryin   LogicCell40_SEQ_MODE_1010      0              3581   1522  FALL       1
cpu_inst.u_if.pc_4_LC_4_15_4/carryout  LogicCell40_SEQ_MODE_1010    105              3686   1522  FALL       2
I__289/I                               InMux                          0              3686   1522  FALL       1
I__289/O                               InMux                        217              3903   1522  FALL       1
cpu_inst.u_if.pc_5_LC_4_15_5/in3       LogicCell40_SEQ_MODE_1010      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_22_LC_5_11_5/lcout
Path End         : clk_div_23_LC_5_11_6/in3
Capture Clock    : clk_div_23_LC_5_11_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_22_LC_5_11_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_22_LC_5_11_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__575/I                       LocalMux                       0              2921   1066  FALL       1
I__575/O                       LocalMux                     309              3230   1066  FALL       1
I__577/I                       InMux                          0              3230   1066  FALL       1
I__577/O                       InMux                        217              3447   1066  FALL       1
clk_div_22_LC_5_11_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_22_LC_5_11_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__530/I                       InMux                          0              3693   1529  FALL       1
I__530/O                       InMux                        217              3910   1529  FALL       1
clk_div_23_LC_5_11_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_23_LC_5_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_21_LC_5_11_4/lcout
Path End         : clk_div_22_LC_5_11_5/in3
Capture Clock    : clk_div_22_LC_5_11_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_21_LC_5_11_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_21_LC_5_11_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__580/I                       LocalMux                       0              2921   1066  FALL       1
I__580/O                       LocalMux                     309              3230   1066  FALL       1
I__582/I                       InMux                          0              3230   1066  FALL       1
I__582/O                       InMux                        217              3447   1066  FALL       1
clk_div_21_LC_5_11_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_21_LC_5_11_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__531/I                       InMux                          0              3693   1529  FALL       1
I__531/O                       InMux                        217              3910   1529  FALL       1
clk_div_22_LC_5_11_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_22_LC_5_11_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_20_LC_5_11_3/lcout
Path End         : clk_div_21_LC_5_11_4/in3
Capture Clock    : clk_div_21_LC_5_11_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_20_LC_5_11_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_20_LC_5_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__585/I                       LocalMux                       0              2921   1066  FALL       1
I__585/O                       LocalMux                     309              3230   1066  FALL       1
I__587/I                       InMux                          0              3230   1066  FALL       1
I__587/O                       InMux                        217              3447   1066  FALL       1
clk_div_20_LC_5_11_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_20_LC_5_11_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__532/I                       InMux                          0              3693   1529  FALL       1
I__532/O                       InMux                        217              3910   1529  FALL       1
clk_div_21_LC_5_11_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_21_LC_5_11_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_5_11_2/lcout
Path End         : clk_div_20_LC_5_11_3/in3
Capture Clock    : clk_div_20_LC_5_11_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_19_LC_5_11_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_5_11_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__590/I                       LocalMux                       0              2921   1066  FALL       1
I__590/O                       LocalMux                     309              3230   1066  FALL       1
I__592/I                       InMux                          0              3230   1066  FALL       1
I__592/O                       InMux                        217              3447   1066  FALL       1
clk_div_19_LC_5_11_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_19_LC_5_11_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__501/I                       InMux                          0              3693   1529  FALL       1
I__501/O                       InMux                        217              3910   1529  FALL       1
clk_div_20_LC_5_11_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_20_LC_5_11_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_18_LC_5_11_1/lcout
Path End         : clk_div_19_LC_5_11_2/in3
Capture Clock    : clk_div_19_LC_5_11_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_18_LC_5_11_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_18_LC_5_11_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__595/I                       LocalMux                       0              2921   1066  FALL       1
I__595/O                       LocalMux                     309              3230   1066  FALL       1
I__597/I                       InMux                          0              3230   1066  FALL       1
I__597/O                       InMux                        217              3447   1066  FALL       1
clk_div_18_LC_5_11_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_18_LC_5_11_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__502/I                       InMux                          0              3693   1529  FALL       1
I__502/O                       InMux                        217              3910   1529  FALL       1
clk_div_19_LC_5_11_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_19_LC_5_11_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_17_LC_5_11_0/lcout
Path End         : clk_div_18_LC_5_11_1/in3
Capture Clock    : clk_div_18_LC_5_11_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_17_LC_5_11_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_17_LC_5_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__601/I                       LocalMux                       0              2921   1066  FALL       1
I__601/O                       LocalMux                     309              3230   1066  FALL       1
I__603/I                       InMux                          0              3230   1066  FALL       1
I__603/O                       InMux                        217              3447   1066  FALL       1
clk_div_17_LC_5_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_17_LC_5_11_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__503/I                       InMux                          0              3693   1529  FALL       1
I__503/O                       InMux                        217              3910   1529  FALL       1
clk_div_18_LC_5_11_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_18_LC_5_11_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_15_LC_5_10_6/lcout
Path End         : clk_div_16_LC_5_10_7/in3
Capture Clock    : clk_div_16_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_15_LC_5_10_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_15_LC_5_10_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__611/I                       LocalMux                       0              2921   1066  FALL       1
I__611/O                       LocalMux                     309              3230   1066  FALL       1
I__613/I                       InMux                          0              3230   1066  FALL       1
I__613/O                       InMux                        217              3447   1066  FALL       1
clk_div_15_LC_5_10_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_15_LC_5_10_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__505/I                       InMux                          0              3693   1529  FALL       1
I__505/O                       InMux                        217              3910   1529  FALL       1
clk_div_16_LC_5_10_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_16_LC_5_10_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_14_LC_5_10_5/lcout
Path End         : clk_div_15_LC_5_10_6/in3
Capture Clock    : clk_div_15_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_14_LC_5_10_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_14_LC_5_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__616/I                       LocalMux                       0              2921   1066  FALL       1
I__616/O                       LocalMux                     309              3230   1066  FALL       1
I__618/I                       InMux                          0              3230   1066  FALL       1
I__618/O                       InMux                        217              3447   1066  FALL       1
clk_div_14_LC_5_10_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_14_LC_5_10_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__506/I                       InMux                          0              3693   1529  FALL       1
I__506/O                       InMux                        217              3910   1529  FALL       1
clk_div_15_LC_5_10_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_15_LC_5_10_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_13_LC_5_10_4/lcout
Path End         : clk_div_14_LC_5_10_5/in3
Capture Clock    : clk_div_14_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_13_LC_5_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_13_LC_5_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__534/I                       LocalMux                       0              2921   1066  FALL       1
I__534/O                       LocalMux                     309              3230   1066  FALL       1
I__536/I                       InMux                          0              3230   1066  FALL       1
I__536/O                       InMux                        217              3447   1066  FALL       1
clk_div_13_LC_5_10_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_13_LC_5_10_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__507/I                       InMux                          0              3693   1529  FALL       1
I__507/O                       InMux                        217              3910   1529  FALL       1
clk_div_14_LC_5_10_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_14_LC_5_10_5/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_12_LC_5_10_3/lcout
Path End         : clk_div_13_LC_5_10_4/in3
Capture Clock    : clk_div_13_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_12_LC_5_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_12_LC_5_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__539/I                       LocalMux                       0              2921   1066  FALL       1
I__539/O                       LocalMux                     309              3230   1066  FALL       1
I__541/I                       InMux                          0              3230   1066  FALL       1
I__541/O                       InMux                        217              3447   1066  FALL       1
clk_div_12_LC_5_10_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_12_LC_5_10_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__508/I                       InMux                          0              3693   1529  FALL       1
I__508/O                       InMux                        217              3910   1529  FALL       1
clk_div_13_LC_5_10_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_13_LC_5_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_5_10_2/lcout
Path End         : clk_div_12_LC_5_10_3/in3
Capture Clock    : clk_div_12_LC_5_10_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_11_LC_5_10_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_5_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__544/I                       LocalMux                       0              2921   1066  FALL       1
I__544/O                       LocalMux                     309              3230   1066  FALL       1
I__546/I                       InMux                          0              3230   1066  FALL       1
I__546/O                       InMux                        217              3447   1066  FALL       1
clk_div_11_LC_5_10_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_11_LC_5_10_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__509/I                       InMux                          0              3693   1529  FALL       1
I__509/O                       InMux                        217              3910   1529  FALL       1
clk_div_12_LC_5_10_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_12_LC_5_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_5_10_1/lcout
Path End         : clk_div_11_LC_5_10_2/in3
Capture Clock    : clk_div_11_LC_5_10_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_10_LC_5_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_5_10_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__549/I                       LocalMux                       0              2921   1066  FALL       1
I__549/O                       LocalMux                     309              3230   1066  FALL       1
I__551/I                       InMux                          0              3230   1066  FALL       1
I__551/O                       InMux                        217              3447   1066  FALL       1
clk_div_10_LC_5_10_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_10_LC_5_10_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__492/I                       InMux                          0              3693   1529  FALL       1
I__492/O                       InMux                        217              3910   1529  FALL       1
clk_div_11_LC_5_10_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_11_LC_5_10_2/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_5_10_0/lcout
Path End         : clk_div_10_LC_5_10_1/in3
Capture Clock    : clk_div_10_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_9_LC_5_10_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_5_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__554/I                      LocalMux                       0              2921   1066  FALL       1
I__554/O                      LocalMux                     309              3230   1066  FALL       1
I__556/I                      InMux                          0              3230   1066  FALL       1
I__556/O                      InMux                        217              3447   1066  FALL       1
clk_div_9_LC_5_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_9_LC_5_10_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__493/I                      InMux                          0              3693   1529  FALL       1
I__493/O                      InMux                        217              3910   1529  FALL       1
clk_div_10_LC_5_10_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_10_LC_5_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_5_9_6/lcout
Path End         : clk_div_8_LC_5_9_7/in3
Capture Clock    : clk_div_8_LC_5_9_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_7_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_5_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__564/I                     LocalMux                       0              2921   1066  FALL       1
I__564/O                     LocalMux                     309              3230   1066  FALL       1
I__566/I                     InMux                          0              3230   1066  FALL       1
I__566/O                     InMux                        217              3447   1066  FALL       1
clk_div_7_LC_5_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_7_LC_5_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__495/I                     InMux                          0              3693   1529  FALL       1
I__495/O                     InMux                        217              3910   1529  FALL       1
clk_div_8_LC_5_9_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_8_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_5_9_5/lcout
Path End         : clk_div_7_LC_5_9_6/in3
Capture Clock    : clk_div_7_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_6_LC_5_9_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_5_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__569/I                     LocalMux                       0              2921   1066  FALL       1
I__569/O                     LocalMux                     309              3230   1066  FALL       1
I__571/I                     InMux                          0              3230   1066  FALL       1
I__571/O                     InMux                        217              3447   1066  FALL       1
clk_div_6_LC_5_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_6_LC_5_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__496/I                     InMux                          0              3693   1529  FALL       1
I__496/O                     InMux                        217              3910   1529  FALL       1
clk_div_7_LC_5_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_7_LC_5_9_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_5_9_4/lcout
Path End         : clk_div_6_LC_5_9_5/in3
Capture Clock    : clk_div_6_LC_5_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_5_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_5_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__511/I                     LocalMux                       0              2921   1066  FALL       1
I__511/O                     LocalMux                     309              3230   1066  FALL       1
I__513/I                     InMux                          0              3230   1066  FALL       1
I__513/O                     InMux                        217              3447   1066  FALL       1
clk_div_5_LC_5_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_5_LC_5_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__497/I                     InMux                          0              3693   1529  FALL       1
I__497/O                     InMux                        217              3910   1529  FALL       1
clk_div_6_LC_5_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_6_LC_5_9_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_5_9_3/lcout
Path End         : clk_div_5_LC_5_9_4/in3
Capture Clock    : clk_div_5_LC_5_9_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_4_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_5_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__516/I                     LocalMux                       0              2921   1066  FALL       1
I__516/O                     LocalMux                     309              3230   1066  FALL       1
I__518/I                     InMux                          0              3230   1066  FALL       1
I__518/O                     InMux                        217              3447   1066  FALL       1
clk_div_4_LC_5_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_4_LC_5_9_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__498/I                     InMux                          0              3693   1529  FALL       1
I__498/O                     InMux                        217              3910   1529  FALL       1
clk_div_5_LC_5_9_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_5_LC_5_9_4/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_5_9_2/lcout
Path End         : clk_div_4_LC_5_9_3/in3
Capture Clock    : clk_div_4_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_3_LC_5_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_5_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__521/I                     LocalMux                       0              2921   1066  FALL       1
I__521/O                     LocalMux                     309              3230   1066  FALL       1
I__523/I                     InMux                          0              3230   1066  FALL       1
I__523/O                     InMux                        217              3447   1066  FALL       1
clk_div_3_LC_5_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_3_LC_5_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__499/I                     InMux                          0              3693   1529  FALL       1
I__499/O                     InMux                        217              3910   1529  FALL       1
clk_div_4_LC_5_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_4_LC_5_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_5_9_1/lcout
Path End         : clk_div_3_LC_5_9_2/in3
Capture Clock    : clk_div_3_LC_5_9_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_5_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__526/I                     LocalMux                       0              2921   1066  FALL       1
I__526/O                     LocalMux                     309              3230   1066  FALL       1
I__528/I                     InMux                          0              3230   1066  FALL       1
I__528/O                     InMux                        217              3447   1066  FALL       1
clk_div_2_LC_5_9_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
clk_div_2_LC_5_9_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__500/I                     InMux                          0              3693   1529  FALL       1
I__500/O                     InMux                        217              3910   1529  FALL       1
clk_div_3_LC_5_9_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_3_LC_5_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_6_LC_4_15_6/lcout
Path End         : cpu_inst.u_if.pc_7_LC_4_15_7/in3
Capture Clock    : cpu_inst.u_if.pc_7_LC_4_15_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_6_LC_4_15_6/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__284/I                               LocalMux                       0              2921   1066  FALL       1
I__284/O                               LocalMux                     309              3230   1066  FALL       1
I__286/I                               InMux                          0              3230   1066  FALL       1
I__286/O                               InMux                        217              3447   1066  FALL       1
cpu_inst.u_if.pc_6_LC_4_15_6/in1       LogicCell40_SEQ_MODE_1010      0              3447   1529  FALL       1
cpu_inst.u_if.pc_6_LC_4_15_6/carryout  LogicCell40_SEQ_MODE_1010    245              3693   1529  FALL       1
I__491/I                               InMux                          0              3693   1529  FALL       1
I__491/O                               InMux                        217              3910   1529  FALL       1
cpu_inst.u_if.pc_7_LC_4_15_7/in3       LogicCell40_SEQ_MODE_1010      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_5_LC_4_15_5/lcout
Path End         : cpu_inst.u_if.pc_6_LC_4_15_6/in3
Capture Clock    : cpu_inst.u_if.pc_6_LC_4_15_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_5_LC_4_15_5/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__290/I                               LocalMux                       0              2921   1066  FALL       1
I__290/O                               LocalMux                     309              3230   1066  FALL       1
I__292/I                               InMux                          0              3230   1066  FALL       1
I__292/O                               InMux                        217              3447   1066  FALL       1
cpu_inst.u_if.pc_5_LC_4_15_5/in1       LogicCell40_SEQ_MODE_1010      0              3447   1529  FALL       1
cpu_inst.u_if.pc_5_LC_4_15_5/carryout  LogicCell40_SEQ_MODE_1010    245              3693   1529  FALL       2
I__283/I                               InMux                          0              3693   1529  FALL       1
I__283/O                               InMux                        217              3910   1529  FALL       1
cpu_inst.u_if.pc_6_LC_4_15_6/in3       LogicCell40_SEQ_MODE_1010      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_2_LC_4_15_2/lcout
Path End         : cpu_inst.u_if.pc_3_LC_4_15_3/in3
Capture Clock    : cpu_inst.u_if.pc_3_LC_4_15_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_2_LC_4_15_2/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__310/I                               LocalMux                       0              2921   1066  FALL       1
I__310/O                               LocalMux                     309              3230   1066  FALL       1
I__312/I                               InMux                          0              3230   1066  FALL       1
I__312/O                               InMux                        217              3447   1066  FALL       1
cpu_inst.u_if.pc_2_LC_4_15_2/in1       LogicCell40_SEQ_MODE_1010      0              3447   1529  FALL       1
cpu_inst.u_if.pc_2_LC_4_15_2/carryout  LogicCell40_SEQ_MODE_1010    245              3693   1529  FALL       2
I__301/I                               InMux                          0              3693   1529  FALL       1
I__301/O                               InMux                        217              3910   1529  FALL       1
cpu_inst.u_if.pc_3_LC_4_15_3/in3       LogicCell40_SEQ_MODE_1010      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_1_LC_4_15_1/lcout
Path End         : cpu_inst.u_if.pc_2_LC_4_15_2/in3
Capture Clock    : cpu_inst.u_if.pc_2_LC_4_15_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_1_LC_4_15_1/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__316/I                               LocalMux                       0              2921   1066  FALL       1
I__316/O                               LocalMux                     309              3230   1066  FALL       1
I__318/I                               InMux                          0              3230   1066  FALL       1
I__318/O                               InMux                        217              3447   1066  FALL       1
cpu_inst.u_if.pc_1_LC_4_15_1/in1       LogicCell40_SEQ_MODE_1010      0              3447   1529  FALL       1
cpu_inst.u_if.pc_1_LC_4_15_1/carryout  LogicCell40_SEQ_MODE_1010    245              3693   1529  FALL       2
I__309/I                               InMux                          0              3693   1529  FALL       1
I__309/O                               InMux                        217              3910   1529  FALL       1
cpu_inst.u_if.pc_2_LC_4_15_2/in3       LogicCell40_SEQ_MODE_1010      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_0_LC_4_15_0/lcout
Path End         : cpu_inst.u_if.pc_1_LC_4_15_1/in3
Capture Clock    : cpu_inst.u_if.pc_1_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_0_LC_4_15_0/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__321/I                               LocalMux                       0              2921   1066  FALL       1
I__321/O                               LocalMux                     309              3230   1066  FALL       1
I__323/I                               InMux                          0              3230   1066  FALL       1
I__323/O                               InMux                        217              3447   1066  FALL       1
cpu_inst.u_if.pc_0_LC_4_15_0/in1       LogicCell40_SEQ_MODE_1010      0              3447   1529  FALL       1
cpu_inst.u_if.pc_0_LC_4_15_0/carryout  LogicCell40_SEQ_MODE_1010    245              3693   1529  FALL       2
I__315/I                               InMux                          0              3693   1529  FALL       1
I__315/O                               InMux                        217              3910   1529  FALL       1
cpu_inst.u_if.pc_1_LC_4_15_1/in3       LogicCell40_SEQ_MODE_1010      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_15_LC_2_9_6/lcout
Path End         : ds_reset.r_Count_16_LC_2_9_7/in3
Capture Clock    : ds_reset.r_Count_16_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_15_LC_2_9_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_15_LC_2_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__230/I                               LocalMux                       0              2921   1066  FALL       1
I__230/O                               LocalMux                     309              3230   1066  FALL       1
I__232/I                               InMux                          0              3230   1066  FALL       1
I__232/O                               InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_15_LC_2_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_15_LC_2_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__223/I                               InMux                          0              3693   1529  FALL       1
I__223/O                               InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_16_LC_2_9_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_16_LC_2_9_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_14_LC_2_9_5/lcout
Path End         : ds_reset.r_Count_15_LC_2_9_6/in3
Capture Clock    : ds_reset.r_Count_15_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_14_LC_2_9_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_14_LC_2_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__235/I                               LocalMux                       0              2921   1066  FALL       1
I__235/O                               LocalMux                     309              3230   1066  FALL       1
I__237/I                               InMux                          0              3230   1066  FALL       1
I__237/O                               InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_14_LC_2_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_14_LC_2_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__228/I                               InMux                          0              3693   1529  FALL       1
I__228/O                               InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_15_LC_2_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_15_LC_2_9_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_13_LC_2_9_4/lcout
Path End         : ds_reset.r_Count_14_LC_2_9_5/in3
Capture Clock    : ds_reset.r_Count_14_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_13_LC_2_9_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_13_LC_2_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__240/I                               LocalMux                       0              2921   1066  FALL       1
I__240/O                               LocalMux                     309              3230   1066  FALL       1
I__242/I                               InMux                          0              3230   1066  FALL       1
I__242/O                               InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_13_LC_2_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_13_LC_2_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__233/I                               InMux                          0              3693   1529  FALL       1
I__233/O                               InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_14_LC_2_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_14_LC_2_9_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_12_LC_2_9_3/lcout
Path End         : ds_reset.r_Count_13_LC_2_9_4/in3
Capture Clock    : ds_reset.r_Count_13_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_12_LC_2_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_12_LC_2_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__245/I                               LocalMux                       0              2921   1066  FALL       1
I__245/O                               LocalMux                     309              3230   1066  FALL       1
I__247/I                               InMux                          0              3230   1066  FALL       1
I__247/O                               InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_12_LC_2_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_12_LC_2_9_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__238/I                               InMux                          0              3693   1529  FALL       1
I__238/O                               InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_13_LC_2_9_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_13_LC_2_9_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_11_LC_2_9_2/lcout
Path End         : ds_reset.r_Count_12_LC_2_9_3/in3
Capture Clock    : ds_reset.r_Count_12_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_11_LC_2_9_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_11_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__250/I                               LocalMux                       0              2921   1066  FALL       1
I__250/O                               LocalMux                     309              3230   1066  FALL       1
I__252/I                               InMux                          0              3230   1066  FALL       1
I__252/O                               InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_11_LC_2_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_11_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__243/I                               InMux                          0              3693   1529  FALL       1
I__243/O                               InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_12_LC_2_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_12_LC_2_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_10_LC_2_9_1/lcout
Path End         : ds_reset.r_Count_11_LC_2_9_2/in3
Capture Clock    : ds_reset.r_Count_11_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_10_LC_2_9_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_10_LC_2_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__173/I                               LocalMux                       0              2921   1066  FALL       1
I__173/O                               LocalMux                     309              3230   1066  FALL       1
I__175/I                               InMux                          0              3230   1066  FALL       1
I__175/O                               InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_10_LC_2_9_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_10_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__248/I                               InMux                          0              3693   1529  FALL       1
I__248/O                               InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_11_LC_2_9_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_11_LC_2_9_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_9_LC_2_9_0/lcout
Path End         : ds_reset.r_Count_10_LC_2_9_1/in3
Capture Clock    : ds_reset.r_Count_10_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_9_LC_2_9_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_9_LC_2_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__178/I                              LocalMux                       0              2921   1066  FALL       1
I__178/O                              LocalMux                     309              3230   1066  FALL       1
I__180/I                              InMux                          0              3230   1066  FALL       1
I__180/O                              InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_9_LC_2_9_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_9_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__171/I                              InMux                          0              3693   1529  FALL       1
I__171/O                              InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_10_LC_2_9_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_10_LC_2_9_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_7_LC_2_8_6/lcout
Path End         : ds_reset.r_Count_8_LC_2_8_7/in3
Capture Clock    : ds_reset.r_Count_8_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_7_LC_2_8_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_7_LC_2_8_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                              LocalMux                       0              2921   1066  FALL       1
I__188/O                              LocalMux                     309              3230   1066  FALL       1
I__190/I                              InMux                          0              3230   1066  FALL       1
I__190/O                              InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_7_LC_2_8_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_7_LC_2_8_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__181/I                              InMux                          0              3693   1529  FALL       1
I__181/O                              InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_8_LC_2_8_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_8_LC_2_8_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_6_LC_2_8_5/lcout
Path End         : ds_reset.r_Count_7_LC_2_8_6/in3
Capture Clock    : ds_reset.r_Count_7_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_6_LC_2_8_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_6_LC_2_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__193/I                              LocalMux                       0              2921   1066  FALL       1
I__193/O                              LocalMux                     309              3230   1066  FALL       1
I__195/I                              InMux                          0              3230   1066  FALL       1
I__195/O                              InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_6_LC_2_8_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_6_LC_2_8_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__186/I                              InMux                          0              3693   1529  FALL       1
I__186/O                              InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_7_LC_2_8_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_7_LC_2_8_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_5_LC_2_8_4/lcout
Path End         : ds_reset.r_Count_6_LC_2_8_5/in3
Capture Clock    : ds_reset.r_Count_6_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_5_LC_2_8_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_5_LC_2_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__199/I                              LocalMux                       0              2921   1066  FALL       1
I__199/O                              LocalMux                     309              3230   1066  FALL       1
I__201/I                              InMux                          0              3230   1066  FALL       1
I__201/O                              InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_5_LC_2_8_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_5_LC_2_8_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__191/I                              InMux                          0              3693   1529  FALL       1
I__191/O                              InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_6_LC_2_8_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_6_LC_2_8_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_4_LC_2_8_3/lcout
Path End         : ds_reset.r_Count_5_LC_2_8_4/in3
Capture Clock    : ds_reset.r_Count_5_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_4_LC_2_8_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_4_LC_2_8_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__204/I                              LocalMux                       0              2921   1066  FALL       1
I__204/O                              LocalMux                     309              3230   1066  FALL       1
I__206/I                              InMux                          0              3230   1066  FALL       1
I__206/O                              InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_4_LC_2_8_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_4_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__197/I                              InMux                          0              3693   1529  FALL       1
I__197/O                              InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_5_LC_2_8_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_5_LC_2_8_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_3_LC_2_8_2/lcout
Path End         : ds_reset.r_Count_4_LC_2_8_3/in3
Capture Clock    : ds_reset.r_Count_4_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_3_LC_2_8_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_3_LC_2_8_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__208/I                              LocalMux                       0              2921   1066  FALL       1
I__208/O                              LocalMux                     309              3230   1066  FALL       1
I__209/I                              InMux                          0              3230   1066  FALL       1
I__209/O                              InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_3_LC_2_8_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_3_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__202/I                              InMux                          0              3693   1529  FALL       1
I__202/O                              InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_4_LC_2_8_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_4_LC_2_8_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_2_LC_2_8_1/lcout
Path End         : ds_reset.r_Count_3_LC_2_8_2/in3
Capture Clock    : ds_reset.r_Count_3_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_2_LC_2_8_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_2_LC_2_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__148/I                              LocalMux                       0              2921   1066  FALL       1
I__148/O                              LocalMux                     309              3230   1066  FALL       1
I__149/I                              InMux                          0              3230   1066  FALL       1
I__149/O                              InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_2_LC_2_8_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
ds_reset.r_Count_2_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__207/I                              InMux                          0              3693   1529  FALL       1
I__207/O                              InMux                        217              3910   1529  FALL       1
ds_reset.r_Count_3_LC_2_8_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_3_LC_2_8_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_16_LC_5_10_7/lcout
Path End         : clk_div_17_LC_5_11_0/in3
Capture Clock    : clk_div_17_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_16_LC_5_10_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_16_LC_5_10_7/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__606/I                         LocalMux                       0              2921   1066  FALL       1
I__606/O                         LocalMux                     309              3230   1066  FALL       1
I__608/I                         InMux                          0              3230   1066  FALL       1
I__608/O                         InMux                        217              3447   1066  FALL       1
clk_div_16_LC_5_10_7/in1         LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
clk_div_16_LC_5_10_7/carryout    LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_5_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_5_11_0_/carryinitout  ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__504/I                         InMux                          0              3868   1704  FALL       1
I__504/O                         InMux                        217              4086   1704  FALL       1
clk_div_17_LC_5_11_0/in3         LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__632/I                                            ClkMux                         0              2073  RISE       1
I__632/O                                            ClkMux                       309              2381  RISE       1
clk_div_17_LC_5_11_0/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_5_9_7/lcout
Path End         : clk_div_9_LC_5_10_0/in3
Capture Clock    : clk_div_9_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_8_LC_5_9_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_5_9_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__559/I                         LocalMux                       0              2921   1066  FALL       1
I__559/O                         LocalMux                     309              3230   1066  FALL       1
I__561/I                         InMux                          0              3230   1066  FALL       1
I__561/O                         InMux                        217              3447   1066  FALL       1
clk_div_8_LC_5_9_7/in1           LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
clk_div_8_LC_5_9_7/carryout      LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_5_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_5_10_0_/carryinitout  ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__494/I                         InMux                          0              3868   1704  FALL       1
I__494/O                         InMux                        217              4086   1704  FALL       1
clk_div_9_LC_5_10_0/in3          LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__630/I                                            ClkMux                         0              2073  RISE       1
I__630/O                                            ClkMux                       309              2381  RISE       1
clk_div_9_LC_5_10_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_16_LC_2_9_7/lcout
Path End         : ds_reset.r_Count_17_LC_2_10_0/in3
Capture Clock    : ds_reset.r_Count_17_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_16_LC_2_9_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_16_LC_2_9_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__225/I                               LocalMux                       0              2921   1066  FALL       1
I__225/O                               LocalMux                     309              3230   1066  FALL       1
I__227/I                               InMux                          0              3230   1066  FALL       1
I__227/O                               InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_16_LC_2_9_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
ds_reset.r_Count_16_LC_2_9_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_10_0_/carryinitin         ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_10_0_/carryinitout        ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__222/I                               InMux                          0              3868   1704  FALL       1
I__222/O                               InMux                        217              4086   1704  FALL       1
ds_reset.r_Count_17_LC_2_10_0/in3      LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_8_LC_2_8_7/lcout
Path End         : ds_reset.r_Count_9_LC_2_9_0/in3
Capture Clock    : ds_reset.r_Count_9_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_8_LC_2_8_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_8_LC_2_8_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__183/I                              LocalMux                       0              2921   1066  FALL       1
I__183/O                              LocalMux                     309              3230   1066  FALL       1
I__185/I                              InMux                          0              3230   1066  FALL       1
I__185/O                              InMux                        217              3447   1066  FALL       1
ds_reset.r_Count_8_LC_2_8_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
ds_reset.r_Count_8_LC_2_8_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_9_0_/carryinitin         ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_9_0_/carryinitout        ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__176/I                              InMux                          0              3868   1704  FALL       1
I__176/O                              InMux                        217              4086   1704  FALL       1
ds_reset.r_Count_9_LC_2_9_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_9_LC_2_9_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_0_LC_2_10_7/lcout
Path End         : ds_reset.r_Count_2_LC_2_8_1/in3
Capture Clock    : ds_reset.r_Count_2_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1789p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_0_LC_2_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_0_LC_2_10_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__276/I                                      Odrv4                          0              2921   1788  FALL       1
I__276/O                                      Odrv4                        372              3293   1788  FALL       1
I__278/I                                      LocalMux                       0              3293   1788  FALL       1
I__278/O                                      LocalMux                     309              3602   1788  FALL       1
I__281/I                                      InMux                          0              3602   1788  FALL       1
I__281/O                                      InMux                        217              3819   1788  FALL       1
I__282/I                                      CascadeMux                     0              3819   1788  FALL       1
I__282/O                                      CascadeMux                     0              3819   1788  FALL       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/in2       LogicCell40_SEQ_MODE_0000      0              3819   1788  FALL       1
ds_reset.r_Count_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    133              3952   1788  FALL       2
I__210/I                                      InMux                          0              3952   1788  FALL       1
I__210/O                                      InMux                        217              4170   1788  FALL       1
ds_reset.r_Count_2_LC_2_8_1/in3               LogicCell40_SEQ_MODE_1000      0              4170   1788  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_2_LC_2_8_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_6_12_2/lcout
Path End         : clk_div_2_LC_5_9_1/in3
Capture Clock    : clk_div_2_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1789p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__634/I                                            ClkMux                         0              2073  RISE       1
I__634/O                                            ClkMux                       309              2381  RISE       1
clk_div_1_LC_6_12_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_6_12_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__638/I                             Odrv4                          0              2921   1788  FALL       1
I__638/O                             Odrv4                        372              3293   1788  FALL       1
I__641/I                             LocalMux                       0              3293   1788  FALL       1
I__641/O                             LocalMux                     309              3602   1788  FALL       1
I__643/I                             InMux                          0              3602   1788  FALL       1
I__643/O                             InMux                        217              3819   1788  FALL       1
I__644/I                             CascadeMux                     0              3819   1788  FALL       1
I__644/O                             CascadeMux                     0              3819   1788  FALL       1
clk_div_1_cry_1_c_LC_5_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3819   1788  FALL       1
clk_div_1_cry_1_c_LC_5_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              3952   1788  FALL       2
I__328/I                             InMux                          0              3952   1788  FALL       1
I__328/O                             InMux                        217              4170   1788  FALL       1
clk_div_2_LC_5_9_1/in3               LogicCell40_SEQ_MODE_1000      0              4170   1788  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__628/I                                            ClkMux                         0              2073  RISE       1
I__628/O                                            ClkMux                       309              2381  RISE       1
clk_div_2_LC_5_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_if.pc_3_LC_4_15_3/lcout
Path End         : cpu_inst.u_r01.out_pc_3_LC_2_13_4/in3
Capture Clock    : cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_if.pc_3_LC_4_15_3/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__303/I                               Odrv4                          0              2921   1809  FALL       1
I__303/O                               Odrv4                        372              3293   1809  FALL       1
I__305/I                               Span4Mux_v                     0              3293   1809  FALL       1
I__305/O                               Span4Mux_v                   372              3665   1809  FALL       1
I__307/I                               LocalMux                       0              3665   1809  FALL       1
I__307/O                               LocalMux                     309              3973   1809  FALL       1
I__308/I                               InMux                          0              3973   1809  FALL       1
I__308/O                               InMux                        217              4191   1809  FALL       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/in3  LogicCell40_SEQ_MODE_1010      0              4191   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__629/I                                            ClkMux                         0              2073  RISE       1
I__629/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_3_LC_2_13_4/sr
Capture Clock    : cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__471/I                              Odrv4                          0              2921   1950  FALL       1
I__471/O                              Odrv4                        372              3293   1950  FALL       1
I__475/I                              Span4Mux_v                     0              3293   1950  FALL       1
I__475/O                              Span4Mux_v                   372              3665   1950  FALL       1
I__477/I                              LocalMux                       0              3665   1950  FALL       1
I__477/O                              LocalMux                     309              3973   1950  FALL       1
I__481/I                              SRMux                          0              3973   1950  FALL       1
I__481/O                              SRMux                        358              4331   1950  FALL       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/sr  LogicCell40_SEQ_MODE_1010      0              4331   1950  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__629/I                                            ClkMux                         0              2073  RISE       1
I__629/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_4_LC_1_15_7/sr
Capture Clock    : cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__471/I                              Odrv4                          0              2921   1950  FALL       1
I__471/O                              Odrv4                        372              3293   1950  FALL       1
I__475/I                              Span4Mux_v                     0              3293   1950  FALL       1
I__475/O                              Span4Mux_v                   372              3665   1950  FALL       1
I__478/I                              LocalMux                       0              3665   1950  FALL       1
I__478/O                              LocalMux                     309              3973   1950  FALL       1
I__482/I                              SRMux                          0              3973   1950  FALL       1
I__482/O                              SRMux                        358              4331   1950  FALL       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/sr  LogicCell40_SEQ_MODE_1010      0              4331   1950  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_7_LC_2_15_5/sr
Capture Clock    : cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__471/I                              Odrv4                          0              2921   1950  FALL       1
I__471/O                              Odrv4                        372              3293   1950  FALL       1
I__475/I                              Span4Mux_v                     0              3293   1950  FALL       1
I__475/O                              Span4Mux_v                   372              3665   1950  FALL       1
I__479/I                              LocalMux                       0              3665   1950  FALL       1
I__479/O                              LocalMux                     309              3973   1950  FALL       1
I__483/I                              SRMux                          0              3973   1950  FALL       1
I__483/O                              SRMux                        358              4331   1950  FALL       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/sr  LogicCell40_SEQ_MODE_1010      0              4331   1950  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_6_LC_2_15_4/sr
Capture Clock    : cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__471/I                              Odrv4                          0              2921   1950  FALL       1
I__471/O                              Odrv4                        372              3293   1950  FALL       1
I__475/I                              Span4Mux_v                     0              3293   1950  FALL       1
I__475/O                              Span4Mux_v                   372              3665   1950  FALL       1
I__479/I                              LocalMux                       0              3665   1950  FALL       1
I__479/O                              LocalMux                     309              3973   1950  FALL       1
I__483/I                              SRMux                          0              3973   1950  FALL       1
I__483/O                              SRMux                        358              4331   1950  FALL       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/sr  LogicCell40_SEQ_MODE_1010      0              4331   1950  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_1_LC_2_15_1/sr
Capture Clock    : cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__471/I                              Odrv4                          0              2921   1950  FALL       1
I__471/O                              Odrv4                        372              3293   1950  FALL       1
I__475/I                              Span4Mux_v                     0              3293   1950  FALL       1
I__475/O                              Span4Mux_v                   372              3665   1950  FALL       1
I__479/I                              LocalMux                       0              3665   1950  FALL       1
I__479/O                              LocalMux                     309              3973   1950  FALL       1
I__483/I                              SRMux                          0              3973   1950  FALL       1
I__483/O                              SRMux                        358              4331   1950  FALL       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/sr  LogicCell40_SEQ_MODE_1010      0              4331   1950  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_0_LC_2_15_0/sr
Capture Clock    : cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__471/I                              Odrv4                          0              2921   1950  FALL       1
I__471/O                              Odrv4                        372              3293   1950  FALL       1
I__475/I                              Span4Mux_v                     0              3293   1950  FALL       1
I__475/O                              Span4Mux_v                   372              3665   1950  FALL       1
I__479/I                              LocalMux                       0              3665   1950  FALL       1
I__479/O                              LocalMux                     309              3973   1950  FALL       1
I__483/I                              SRMux                          0              3973   1950  FALL       1
I__483/O                              SRMux                        358              4331   1950  FALL       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/sr  LogicCell40_SEQ_MODE_1010      0              4331   1950  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_2_LC_1_15_5/sr
Capture Clock    : cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__471/I                              Odrv4                          0              2921   1950  FALL       1
I__471/O                              Odrv4                        372              3293   1950  FALL       1
I__475/I                              Span4Mux_v                     0              3293   1950  FALL       1
I__475/O                              Span4Mux_v                   372              3665   1950  FALL       1
I__478/I                              LocalMux                       0              3665   1950  FALL       1
I__478/O                              LocalMux                     309              3973   1950  FALL       1
I__482/I                              SRMux                          0              3973   1950  FALL       1
I__482/O                              SRMux                        358              4331   1950  FALL       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/sr  LogicCell40_SEQ_MODE_1010      0              4331   1950  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_r01.out_pc_5_LC_1_15_1/sr
Capture Clock    : cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__471/I                              Odrv4                          0              2921   1950  FALL       1
I__471/O                              Odrv4                        372              3293   1950  FALL       1
I__475/I                              Span4Mux_v                     0              3293   1950  FALL       1
I__475/O                              Span4Mux_v                   372              3665   1950  FALL       1
I__478/I                              LocalMux                       0              3665   1950  FALL       1
I__478/O                              LocalMux                     309              3973   1950  FALL       1
I__482/I                              SRMux                          0              3973   1950  FALL       1
I__482/O                              SRMux                        358              4331   1950  FALL       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/sr  LogicCell40_SEQ_MODE_1010      0              4331   1950  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_Count_12_LC_2_9_3/lcout
Path End         : ds_reset.r_State_LC_1_9_2/in3
Capture Clock    : ds_reset.r_State_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_12_LC_2_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_Count_12_LC_2_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__244/I                                     LocalMux                       0              2921   1971  FALL       1
I__244/O                                     LocalMux                     309              3230   1971  FALL       1
I__246/I                                     InMux                          0              3230   1971  FALL       1
I__246/O                                     InMux                        217              3447   1971  FALL       1
ds_reset.r_Count_RNIBFU33_12_LC_1_9_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
ds_reset.r_Count_RNIBFU33_12_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__142/I                                     LocalMux                       0              3826   1971  FALL       1
I__142/O                                     LocalMux                     309              4135   1971  FALL       1
I__143/I                                     InMux                          0              4135   1971  FALL       1
I__143/O                                     InMux                        217              4352   1971  FALL       1
ds_reset.r_State_LC_1_9_2/in3                LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : clk_div_24_LC_5_15_7/in3
Capture Clock    : clk_div_24_LC_5_15_7/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__656/I                             LocalMux                       0              2921   1978  FALL       1
I__656/O                             LocalMux                     309              3230   1978  FALL       1
I__659/I                             InMux                          0              3230   1978  FALL       1
I__659/O                             InMux                        217              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL      10
I__664/I                             LocalMux                       0              3833   1978  FALL       1
I__664/O                             LocalMux                     309              4142   1978  FALL       1
I__667/I                             InMux                          0              4142   1978  FALL       1
I__667/O                             InMux                        217              4359   1978  FALL       1
clk_div_24_LC_5_15_7/in3             LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_0_LC_4_15_0/in2
Capture Clock    : cpu_inst.u_if.pc_0_LC_4_15_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__655/I                          LocalMux                       0              2921   2251  FALL       1
I__655/O                          LocalMux                     309              3230   2251  FALL       1
I__658/I                          InMux                          0              3230   2251  FALL       1
I__658/O                          InMux                        217              3447   2251  FALL       1
clk_div_RNIQ_24_LC_5_15_3/in3     LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
clk_div_RNIQ_24_LC_5_15_3/lcout   LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       2
I__671/I                          Odrv4                          0              3735   2251  FALL       1
I__671/O                          Odrv4                        372              4107   2251  FALL       1
I__672/I                          LocalMux                       0              4107   2251  FALL       1
I__672/O                          LocalMux                     309              4415   2251  FALL       1
I__674/I                          InMux                          0              4415   2251  FALL       1
I__674/O                          InMux                        217              4633   2251  FALL       1
I__676/I                          CascadeMux                     0              4633   2251  FALL       1
I__676/O                          CascadeMux                     0              4633   2251  FALL       1
cpu_inst.u_if.pc_0_LC_4_15_0/in2  LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_0_LC_4_15_0/in3
Capture Clock    : cpu_inst.u_if.pc_0_LC_4_15_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__655/I                          LocalMux                       0              2921   2251  FALL       1
I__655/O                          LocalMux                     309              3230   2251  FALL       1
I__658/I                          InMux                          0              3230   2251  FALL       1
I__658/O                          InMux                        217              3447   2251  FALL       1
clk_div_RNIQ_24_LC_5_15_3/in3     LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
clk_div_RNIQ_24_LC_5_15_3/lcout   LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       2
I__671/I                          Odrv4                          0              3735   2251  FALL       1
I__671/O                          Odrv4                        372              4107   2251  FALL       1
I__673/I                          LocalMux                       0              4107   2251  FALL       1
I__673/O                          LocalMux                     309              4415   2251  FALL       1
I__675/I                          InMux                          0              4415   2251  FALL       1
I__675/O                          InMux                        217              4633   2251  FALL       1
cpu_inst.u_if.pc_0_LC_4_15_0/in3  LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_7_LC_4_15_7/sr
Capture Clock    : cpu_inst.u_if.pc_7_LC_4_15_7/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__472/I                         Odrv4                          0              2921   2265  FALL       1
I__472/O                         Odrv4                        372              3293   2265  FALL       1
I__476/I                         Span4Mux_h                     0              3293   2265  FALL       1
I__476/O                         Span4Mux_h                   316              3609   2265  FALL       1
I__480/I                         Span4Mux_v                     0              3609   2265  FALL       1
I__480/O                         Span4Mux_v                   372              3980   2265  FALL       1
I__484/I                         LocalMux                       0              3980   2265  FALL       1
I__484/O                         LocalMux                     309              4289   2265  FALL       1
I__485/I                         SRMux                          0              4289   2265  FALL       1
I__485/O                         SRMux                        358              4647   2265  FALL       1
cpu_inst.u_if.pc_7_LC_4_15_7/sr  LogicCell40_SEQ_MODE_1010      0              4647   2265  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_6_LC_4_15_6/sr
Capture Clock    : cpu_inst.u_if.pc_6_LC_4_15_6/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__472/I                         Odrv4                          0              2921   2265  FALL       1
I__472/O                         Odrv4                        372              3293   2265  FALL       1
I__476/I                         Span4Mux_h                     0              3293   2265  FALL       1
I__476/O                         Span4Mux_h                   316              3609   2265  FALL       1
I__480/I                         Span4Mux_v                     0              3609   2265  FALL       1
I__480/O                         Span4Mux_v                   372              3980   2265  FALL       1
I__484/I                         LocalMux                       0              3980   2265  FALL       1
I__484/O                         LocalMux                     309              4289   2265  FALL       1
I__485/I                         SRMux                          0              4289   2265  FALL       1
I__485/O                         SRMux                        358              4647   2265  FALL       1
cpu_inst.u_if.pc_6_LC_4_15_6/sr  LogicCell40_SEQ_MODE_1010      0              4647   2265  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_5_LC_4_15_5/sr
Capture Clock    : cpu_inst.u_if.pc_5_LC_4_15_5/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__472/I                         Odrv4                          0              2921   2265  FALL       1
I__472/O                         Odrv4                        372              3293   2265  FALL       1
I__476/I                         Span4Mux_h                     0              3293   2265  FALL       1
I__476/O                         Span4Mux_h                   316              3609   2265  FALL       1
I__480/I                         Span4Mux_v                     0              3609   2265  FALL       1
I__480/O                         Span4Mux_v                   372              3980   2265  FALL       1
I__484/I                         LocalMux                       0              3980   2265  FALL       1
I__484/O                         LocalMux                     309              4289   2265  FALL       1
I__485/I                         SRMux                          0              4289   2265  FALL       1
I__485/O                         SRMux                        358              4647   2265  FALL       1
cpu_inst.u_if.pc_5_LC_4_15_5/sr  LogicCell40_SEQ_MODE_1010      0              4647   2265  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_4_LC_4_15_4/sr
Capture Clock    : cpu_inst.u_if.pc_4_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__472/I                         Odrv4                          0              2921   2265  FALL       1
I__472/O                         Odrv4                        372              3293   2265  FALL       1
I__476/I                         Span4Mux_h                     0              3293   2265  FALL       1
I__476/O                         Span4Mux_h                   316              3609   2265  FALL       1
I__480/I                         Span4Mux_v                     0              3609   2265  FALL       1
I__480/O                         Span4Mux_v                   372              3980   2265  FALL       1
I__484/I                         LocalMux                       0              3980   2265  FALL       1
I__484/O                         LocalMux                     309              4289   2265  FALL       1
I__485/I                         SRMux                          0              4289   2265  FALL       1
I__485/O                         SRMux                        358              4647   2265  FALL       1
cpu_inst.u_if.pc_4_LC_4_15_4/sr  LogicCell40_SEQ_MODE_1010      0              4647   2265  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_3_LC_4_15_3/sr
Capture Clock    : cpu_inst.u_if.pc_3_LC_4_15_3/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__472/I                         Odrv4                          0              2921   2265  FALL       1
I__472/O                         Odrv4                        372              3293   2265  FALL       1
I__476/I                         Span4Mux_h                     0              3293   2265  FALL       1
I__476/O                         Span4Mux_h                   316              3609   2265  FALL       1
I__480/I                         Span4Mux_v                     0              3609   2265  FALL       1
I__480/O                         Span4Mux_v                   372              3980   2265  FALL       1
I__484/I                         LocalMux                       0              3980   2265  FALL       1
I__484/O                         LocalMux                     309              4289   2265  FALL       1
I__485/I                         SRMux                          0              4289   2265  FALL       1
I__485/O                         SRMux                        358              4647   2265  FALL       1
cpu_inst.u_if.pc_3_LC_4_15_3/sr  LogicCell40_SEQ_MODE_1010      0              4647   2265  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_2_LC_4_15_2/sr
Capture Clock    : cpu_inst.u_if.pc_2_LC_4_15_2/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__472/I                         Odrv4                          0              2921   2265  FALL       1
I__472/O                         Odrv4                        372              3293   2265  FALL       1
I__476/I                         Span4Mux_h                     0              3293   2265  FALL       1
I__476/O                         Span4Mux_h                   316              3609   2265  FALL       1
I__480/I                         Span4Mux_v                     0              3609   2265  FALL       1
I__480/O                         Span4Mux_v                   372              3980   2265  FALL       1
I__484/I                         LocalMux                       0              3980   2265  FALL       1
I__484/O                         LocalMux                     309              4289   2265  FALL       1
I__485/I                         SRMux                          0              4289   2265  FALL       1
I__485/O                         SRMux                        358              4647   2265  FALL       1
cpu_inst.u_if.pc_2_LC_4_15_2/sr  LogicCell40_SEQ_MODE_1010      0              4647   2265  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_1_LC_4_15_1/sr
Capture Clock    : cpu_inst.u_if.pc_1_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__472/I                         Odrv4                          0              2921   2265  FALL       1
I__472/O                         Odrv4                        372              3293   2265  FALL       1
I__476/I                         Span4Mux_h                     0              3293   2265  FALL       1
I__476/O                         Span4Mux_h                   316              3609   2265  FALL       1
I__480/I                         Span4Mux_v                     0              3609   2265  FALL       1
I__480/O                         Span4Mux_v                   372              3980   2265  FALL       1
I__484/I                         LocalMux                       0              3980   2265  FALL       1
I__484/O                         LocalMux                     309              4289   2265  FALL       1
I__485/I                         SRMux                          0              4289   2265  FALL       1
I__485/O                         SRMux                        358              4647   2265  FALL       1
cpu_inst.u_if.pc_1_LC_4_15_1/sr  LogicCell40_SEQ_MODE_1010      0              4647   2265  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : cpu_inst.u_if.pc_0_LC_4_15_0/sr
Capture Clock    : cpu_inst.u_if.pc_0_LC_4_15_0/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__472/I                         Odrv4                          0              2921   2265  FALL       1
I__472/O                         Odrv4                        372              3293   2265  FALL       1
I__476/I                         Span4Mux_h                     0              3293   2265  FALL       1
I__476/O                         Span4Mux_h                   316              3609   2265  FALL       1
I__480/I                         Span4Mux_v                     0              3609   2265  FALL       1
I__480/O                         Span4Mux_v                   372              3980   2265  FALL       1
I__484/I                         LocalMux                       0              3980   2265  FALL       1
I__484/O                         LocalMux                     309              4289   2265  FALL       1
I__485/I                         SRMux                          0              4289   2265  FALL       1
I__485/O                         SRMux                        358              4647   2265  FALL       1
cpu_inst.u_if.pc_0_LC_4_15_0/sr  LogicCell40_SEQ_MODE_1010      0              4647   2265  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_7_LC_4_15_7/ce
Capture Clock    : cpu_inst.u_if.pc_7_LC_4_15_7/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__656/I                             LocalMux                       0              2921   1978  FALL       1
I__656/O                             LocalMux                     309              3230   1978  FALL       1
I__659/I                             InMux                          0              3230   1978  FALL       1
I__659/O                             InMux                        217              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL      10
I__665/I                             Odrv4                          0              3833   2686  FALL       1
I__665/O                             Odrv4                        372              4205   2686  FALL       1
I__668/I                             LocalMux                       0              4205   2686  FALL       1
I__668/O                             LocalMux                     309              4513   2686  FALL       1
I__670/I                             CEMux                          0              4513   2686  FALL       1
I__670/O                             CEMux                        554              5067   2686  FALL       1
cpu_inst.u_if.pc_7_LC_4_15_7/ce      LogicCell40_SEQ_MODE_1010      0              5067   2686  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_7_LC_4_15_7/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_6_LC_4_15_6/ce
Capture Clock    : cpu_inst.u_if.pc_6_LC_4_15_6/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__656/I                             LocalMux                       0              2921   1978  FALL       1
I__656/O                             LocalMux                     309              3230   1978  FALL       1
I__659/I                             InMux                          0              3230   1978  FALL       1
I__659/O                             InMux                        217              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL      10
I__665/I                             Odrv4                          0              3833   2686  FALL       1
I__665/O                             Odrv4                        372              4205   2686  FALL       1
I__668/I                             LocalMux                       0              4205   2686  FALL       1
I__668/O                             LocalMux                     309              4513   2686  FALL       1
I__670/I                             CEMux                          0              4513   2686  FALL       1
I__670/O                             CEMux                        554              5067   2686  FALL       1
cpu_inst.u_if.pc_6_LC_4_15_6/ce      LogicCell40_SEQ_MODE_1010      0              5067   2686  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_6_LC_4_15_6/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_5_LC_4_15_5/ce
Capture Clock    : cpu_inst.u_if.pc_5_LC_4_15_5/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__656/I                             LocalMux                       0              2921   1978  FALL       1
I__656/O                             LocalMux                     309              3230   1978  FALL       1
I__659/I                             InMux                          0              3230   1978  FALL       1
I__659/O                             InMux                        217              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL      10
I__665/I                             Odrv4                          0              3833   2686  FALL       1
I__665/O                             Odrv4                        372              4205   2686  FALL       1
I__668/I                             LocalMux                       0              4205   2686  FALL       1
I__668/O                             LocalMux                     309              4513   2686  FALL       1
I__670/I                             CEMux                          0              4513   2686  FALL       1
I__670/O                             CEMux                        554              5067   2686  FALL       1
cpu_inst.u_if.pc_5_LC_4_15_5/ce      LogicCell40_SEQ_MODE_1010      0              5067   2686  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_5_LC_4_15_5/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_4_LC_4_15_4/ce
Capture Clock    : cpu_inst.u_if.pc_4_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__656/I                             LocalMux                       0              2921   1978  FALL       1
I__656/O                             LocalMux                     309              3230   1978  FALL       1
I__659/I                             InMux                          0              3230   1978  FALL       1
I__659/O                             InMux                        217              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL      10
I__665/I                             Odrv4                          0              3833   2686  FALL       1
I__665/O                             Odrv4                        372              4205   2686  FALL       1
I__668/I                             LocalMux                       0              4205   2686  FALL       1
I__668/O                             LocalMux                     309              4513   2686  FALL       1
I__670/I                             CEMux                          0              4513   2686  FALL       1
I__670/O                             CEMux                        554              5067   2686  FALL       1
cpu_inst.u_if.pc_4_LC_4_15_4/ce      LogicCell40_SEQ_MODE_1010      0              5067   2686  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_4_LC_4_15_4/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_3_LC_4_15_3/ce
Capture Clock    : cpu_inst.u_if.pc_3_LC_4_15_3/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__656/I                             LocalMux                       0              2921   1978  FALL       1
I__656/O                             LocalMux                     309              3230   1978  FALL       1
I__659/I                             InMux                          0              3230   1978  FALL       1
I__659/O                             InMux                        217              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL      10
I__665/I                             Odrv4                          0              3833   2686  FALL       1
I__665/O                             Odrv4                        372              4205   2686  FALL       1
I__668/I                             LocalMux                       0              4205   2686  FALL       1
I__668/O                             LocalMux                     309              4513   2686  FALL       1
I__670/I                             CEMux                          0              4513   2686  FALL       1
I__670/O                             CEMux                        554              5067   2686  FALL       1
cpu_inst.u_if.pc_3_LC_4_15_3/ce      LogicCell40_SEQ_MODE_1010      0              5067   2686  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_3_LC_4_15_3/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_2_LC_4_15_2/ce
Capture Clock    : cpu_inst.u_if.pc_2_LC_4_15_2/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__656/I                             LocalMux                       0              2921   1978  FALL       1
I__656/O                             LocalMux                     309              3230   1978  FALL       1
I__659/I                             InMux                          0              3230   1978  FALL       1
I__659/O                             InMux                        217              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL      10
I__665/I                             Odrv4                          0              3833   2686  FALL       1
I__665/O                             Odrv4                        372              4205   2686  FALL       1
I__668/I                             LocalMux                       0              4205   2686  FALL       1
I__668/O                             LocalMux                     309              4513   2686  FALL       1
I__670/I                             CEMux                          0              4513   2686  FALL       1
I__670/O                             CEMux                        554              5067   2686  FALL       1
cpu_inst.u_if.pc_2_LC_4_15_2/ce      LogicCell40_SEQ_MODE_1010      0              5067   2686  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_2_LC_4_15_2/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_1_LC_4_15_1/ce
Capture Clock    : cpu_inst.u_if.pc_1_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__656/I                             LocalMux                       0              2921   1978  FALL       1
I__656/O                             LocalMux                     309              3230   1978  FALL       1
I__659/I                             InMux                          0              3230   1978  FALL       1
I__659/O                             InMux                        217              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL      10
I__665/I                             Odrv4                          0              3833   2686  FALL       1
I__665/O                             Odrv4                        372              4205   2686  FALL       1
I__668/I                             LocalMux                       0              4205   2686  FALL       1
I__668/O                             LocalMux                     309              4513   2686  FALL       1
I__670/I                             CEMux                          0              4513   2686  FALL       1
I__670/O                             CEMux                        554              5067   2686  FALL       1
cpu_inst.u_if.pc_1_LC_4_15_1/ce      LogicCell40_SEQ_MODE_1010      0              5067   2686  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_1_LC_4_15_1/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_if.pc_0_LC_4_15_0/ce
Capture Clock    : cpu_inst.u_if.pc_0_LC_4_15_0/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__656/I                             LocalMux                       0              2921   1978  FALL       1
I__656/O                             LocalMux                     309              3230   1978  FALL       1
I__659/I                             InMux                          0              3230   1978  FALL       1
I__659/O                             InMux                        217              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
clk_div_RNIC2D97_24_LC_5_14_7/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL      10
I__665/I                             Odrv4                          0              3833   2686  FALL       1
I__665/O                             Odrv4                        372              4205   2686  FALL       1
I__668/I                             LocalMux                       0              4205   2686  FALL       1
I__668/O                             LocalMux                     309              4513   2686  FALL       1
I__670/I                             CEMux                          0              4513   2686  FALL       1
I__670/O                             CEMux                        554              5067   2686  FALL       1
cpu_inst.u_if.pc_0_LC_4_15_0/ce      LogicCell40_SEQ_MODE_1010      0              5067   2686  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__635/I                                            ClkMux                         0              2073  RISE       1
I__635/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_if.pc_0_LC_4_15_0/clk                    LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_8_LC_2_8_7/sr
Capture Clock    : ds_reset.r_Count_8_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__273/I                                              SRMux                          0              4899   3073  FALL       1
I__273/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_8_LC_2_8_7/sr                        LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_8_LC_2_8_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_7_LC_2_8_6/sr
Capture Clock    : ds_reset.r_Count_7_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__273/I                                              SRMux                          0              4899   3073  FALL       1
I__273/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_7_LC_2_8_6/sr                        LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_7_LC_2_8_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_6_LC_2_8_5/sr
Capture Clock    : ds_reset.r_Count_6_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__273/I                                              SRMux                          0              4899   3073  FALL       1
I__273/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_6_LC_2_8_5/sr                        LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_6_LC_2_8_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_5_LC_2_8_4/sr
Capture Clock    : ds_reset.r_Count_5_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__273/I                                              SRMux                          0              4899   3073  FALL       1
I__273/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_5_LC_2_8_4/sr                        LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_5_LC_2_8_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_4_LC_2_8_3/sr
Capture Clock    : ds_reset.r_Count_4_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__273/I                                              SRMux                          0              4899   3073  FALL       1
I__273/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_4_LC_2_8_3/sr                        LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_4_LC_2_8_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_3_LC_2_8_2/sr
Capture Clock    : ds_reset.r_Count_3_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__273/I                                              SRMux                          0              4899   3073  FALL       1
I__273/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_3_LC_2_8_2/sr                        LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_3_LC_2_8_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_2_LC_2_8_1/sr
Capture Clock    : ds_reset.r_Count_2_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__273/I                                              SRMux                          0              4899   3073  FALL       1
I__273/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_2_LC_2_8_1/sr                        LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__624/I                                            ClkMux                         0              2073  RISE       1
I__624/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_2_LC_2_8_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_16_LC_2_9_7/sr
Capture Clock    : ds_reset.r_Count_16_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__274/I                                              SRMux                          0              4899   3073  FALL       1
I__274/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_16_LC_2_9_7/sr                       LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_16_LC_2_9_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_15_LC_2_9_6/sr
Capture Clock    : ds_reset.r_Count_15_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__274/I                                              SRMux                          0              4899   3073  FALL       1
I__274/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_15_LC_2_9_6/sr                       LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_15_LC_2_9_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_14_LC_2_9_5/sr
Capture Clock    : ds_reset.r_Count_14_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__274/I                                              SRMux                          0              4899   3073  FALL       1
I__274/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_14_LC_2_9_5/sr                       LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_14_LC_2_9_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_13_LC_2_9_4/sr
Capture Clock    : ds_reset.r_Count_13_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__274/I                                              SRMux                          0              4899   3073  FALL       1
I__274/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_13_LC_2_9_4/sr                       LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_13_LC_2_9_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_12_LC_2_9_3/sr
Capture Clock    : ds_reset.r_Count_12_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__274/I                                              SRMux                          0              4899   3073  FALL       1
I__274/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_12_LC_2_9_3/sr                       LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_12_LC_2_9_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_11_LC_2_9_2/sr
Capture Clock    : ds_reset.r_Count_11_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__274/I                                              SRMux                          0              4899   3073  FALL       1
I__274/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_11_LC_2_9_2/sr                       LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_11_LC_2_9_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_10_LC_2_9_1/sr
Capture Clock    : ds_reset.r_Count_10_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__274/I                                              SRMux                          0              4899   3073  FALL       1
I__274/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_10_LC_2_9_1/sr                       LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_10_LC_2_9_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_9_LC_2_9_0/sr
Capture Clock    : ds_reset.r_Count_9_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__274/I                                              SRMux                          0              4899   3073  FALL       1
I__274/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_9_LC_2_9_0/sr                        LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__626/I                                            ClkMux                         0              2073  RISE       1
I__626/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_9_LC_2_9_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_0_LC_2_10_7/sr
Capture Clock    : ds_reset.r_Count_0_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__275/I                                              SRMux                          0              4899   3073  FALL       1
I__275/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_0_LC_2_10_7/sr                       LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_0_LC_2_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_1_LC_2_10_2/sr
Capture Clock    : ds_reset.r_Count_1_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__275/I                                              SRMux                          0              4899   3073  FALL       1
I__275/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_1_LC_2_10_2/sr                       LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_1_LC_2_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ds_reset.r_State_LC_1_9_2/lcout
Path End         : ds_reset.r_Count_17_LC_2_10_0/sr
Capture Clock    : ds_reset.r_Count_17_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ds_reset.r_State_LC_1_9_2/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      18
I__470/I                                              LocalMux                       0              2921   1066  FALL       1
I__470/O                                              LocalMux                     309              3230   1066  FALL       1
I__473/I                                              InMux                          0              3230   3073  FALL       1
I__473/O                                              InMux                        217              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/in3                LogicCell40_SEQ_MODE_0000      0              3447   3073  FALL       1
ds_reset.r_State_RNIKU9K4_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    288              3735   3073  FALL       1
I__158/I                                              LocalMux                       0              3735   3073  FALL       1
I__158/O                                              LocalMux                     309              4044   3073  FALL       1
I__159/I                                              IoInMux                        0              4044   3073  FALL       1
I__159/O                                              IoInMux                      217              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4261   3073  FALL       1
ds_reset.r_State_RNIKU9K4_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4822   3073  FALL      18
I__271/I                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__271/O                                              gio2CtrlBuf                    0              4822   3073  FALL       1
I__272/I                                              GlobalMux                      0              4822   3073  FALL       1
I__272/O                                              GlobalMux                     77              4899   3073  FALL       1
I__275/I                                              SRMux                          0              4899   3073  FALL       1
I__275/O                                              SRMux                        358              5257   3073  FALL       1
ds_reset.r_Count_17_LC_2_10_0/sr                      LogicCell40_SEQ_MODE_1000      0              5257   3073  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__627/I                                            ClkMux                         0              2073  RISE       1
I__627/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_Count_17_LC_2_10_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_r01.out_pc_3_LC_2_13_4/ce
Capture Clock    : cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 3535p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__657/I                              Odrv4                          0              2921   3535  FALL       1
I__657/O                              Odrv4                        372              3293   3535  FALL       1
I__660/I                              Span4Mux_h                     0              3293   3535  FALL       1
I__660/O                              Span4Mux_h                   316              3609   3535  FALL       1
I__661/I                              LocalMux                       0              3609   3535  FALL       1
I__661/O                              LocalMux                     309              3917   3535  FALL       1
I__662/I                              InMux                          0              3917   3535  FALL       1
I__662/O                              InMux                        217              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/in1     LogicCell40_SEQ_MODE_0000      0              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/lcout   LogicCell40_SEQ_MODE_0000    379              4513   3535  FALL       8
I__258/I                              Odrv12                         0              4513   3535  FALL       1
I__258/O                              Odrv12                       540              5053   3535  FALL       1
I__260/I                              LocalMux                       0              5053   3535  FALL       1
I__260/O                              LocalMux                     309              5362   3535  FALL       1
I__262/I                              CEMux                          0              5362   3535  FALL       1
I__262/O                              CEMux                        554              5916   3535  FALL       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/ce  LogicCell40_SEQ_MODE_1010      0              5916   3535  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__629/I                                            ClkMux                         0              2073  RISE       1
I__629/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_r01.out_pc_7_LC_2_15_5/ce
Capture Clock    : cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 3788p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__657/I                              Odrv4                          0              2921   3535  FALL       1
I__657/O                              Odrv4                        372              3293   3535  FALL       1
I__660/I                              Span4Mux_h                     0              3293   3535  FALL       1
I__660/O                              Span4Mux_h                   316              3609   3535  FALL       1
I__661/I                              LocalMux                       0              3609   3535  FALL       1
I__661/O                              LocalMux                     309              3917   3535  FALL       1
I__662/I                              InMux                          0              3917   3535  FALL       1
I__662/O                              InMux                        217              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/in1     LogicCell40_SEQ_MODE_0000      0              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/lcout   LogicCell40_SEQ_MODE_0000    379              4513   3535  FALL       8
I__259/I                              Odrv4                          0              4513   3787  FALL       1
I__259/O                              Odrv4                        372              4885   3787  FALL       1
I__261/I                              Span4Mux_s1_h                  0              4885   3787  FALL       1
I__261/O                              Span4Mux_s1_h                168              5053   3787  FALL       1
I__263/I                              Span4Mux_s2_v                  0              5053   3787  FALL       1
I__263/O                              Span4Mux_s2_v                252              5306   3787  FALL       1
I__264/I                              LocalMux                       0              5306   3787  FALL       1
I__264/O                              LocalMux                     309              5615   3787  FALL       1
I__266/I                              CEMux                          0              5615   3787  FALL       1
I__266/O                              CEMux                        554              6169   3787  FALL       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/ce  LogicCell40_SEQ_MODE_1010      0              6169   3787  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_r01.out_pc_6_LC_2_15_4/ce
Capture Clock    : cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 3788p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__657/I                              Odrv4                          0              2921   3535  FALL       1
I__657/O                              Odrv4                        372              3293   3535  FALL       1
I__660/I                              Span4Mux_h                     0              3293   3535  FALL       1
I__660/O                              Span4Mux_h                   316              3609   3535  FALL       1
I__661/I                              LocalMux                       0              3609   3535  FALL       1
I__661/O                              LocalMux                     309              3917   3535  FALL       1
I__662/I                              InMux                          0              3917   3535  FALL       1
I__662/O                              InMux                        217              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/in1     LogicCell40_SEQ_MODE_0000      0              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/lcout   LogicCell40_SEQ_MODE_0000    379              4513   3535  FALL       8
I__259/I                              Odrv4                          0              4513   3787  FALL       1
I__259/O                              Odrv4                        372              4885   3787  FALL       1
I__261/I                              Span4Mux_s1_h                  0              4885   3787  FALL       1
I__261/O                              Span4Mux_s1_h                168              5053   3787  FALL       1
I__263/I                              Span4Mux_s2_v                  0              5053   3787  FALL       1
I__263/O                              Span4Mux_s2_v                252              5306   3787  FALL       1
I__264/I                              LocalMux                       0              5306   3787  FALL       1
I__264/O                              LocalMux                     309              5615   3787  FALL       1
I__266/I                              CEMux                          0              5615   3787  FALL       1
I__266/O                              CEMux                        554              6169   3787  FALL       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/ce  LogicCell40_SEQ_MODE_1010      0              6169   3787  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_r01.out_pc_1_LC_2_15_1/ce
Capture Clock    : cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 3788p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__657/I                              Odrv4                          0              2921   3535  FALL       1
I__657/O                              Odrv4                        372              3293   3535  FALL       1
I__660/I                              Span4Mux_h                     0              3293   3535  FALL       1
I__660/O                              Span4Mux_h                   316              3609   3535  FALL       1
I__661/I                              LocalMux                       0              3609   3535  FALL       1
I__661/O                              LocalMux                     309              3917   3535  FALL       1
I__662/I                              InMux                          0              3917   3535  FALL       1
I__662/O                              InMux                        217              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/in1     LogicCell40_SEQ_MODE_0000      0              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/lcout   LogicCell40_SEQ_MODE_0000    379              4513   3535  FALL       8
I__259/I                              Odrv4                          0              4513   3787  FALL       1
I__259/O                              Odrv4                        372              4885   3787  FALL       1
I__261/I                              Span4Mux_s1_h                  0              4885   3787  FALL       1
I__261/O                              Span4Mux_s1_h                168              5053   3787  FALL       1
I__263/I                              Span4Mux_s2_v                  0              5053   3787  FALL       1
I__263/O                              Span4Mux_s2_v                252              5306   3787  FALL       1
I__264/I                              LocalMux                       0              5306   3787  FALL       1
I__264/O                              LocalMux                     309              5615   3787  FALL       1
I__266/I                              CEMux                          0              5615   3787  FALL       1
I__266/O                              CEMux                        554              6169   3787  FALL       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/ce  LogicCell40_SEQ_MODE_1010      0              6169   3787  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_r01.out_pc_0_LC_2_15_0/ce
Capture Clock    : cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk
Hold Constraint  : 0p
Path slack       : 3788p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__657/I                              Odrv4                          0              2921   3535  FALL       1
I__657/O                              Odrv4                        372              3293   3535  FALL       1
I__660/I                              Span4Mux_h                     0              3293   3535  FALL       1
I__660/O                              Span4Mux_h                   316              3609   3535  FALL       1
I__661/I                              LocalMux                       0              3609   3535  FALL       1
I__661/O                              LocalMux                     309              3917   3535  FALL       1
I__662/I                              InMux                          0              3917   3535  FALL       1
I__662/O                              InMux                        217              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/in1     LogicCell40_SEQ_MODE_0000      0              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/lcout   LogicCell40_SEQ_MODE_0000    379              4513   3535  FALL       8
I__259/I                              Odrv4                          0              4513   3787  FALL       1
I__259/O                              Odrv4                        372              4885   3787  FALL       1
I__261/I                              Span4Mux_s1_h                  0              4885   3787  FALL       1
I__261/O                              Span4Mux_s1_h                168              5053   3787  FALL       1
I__263/I                              Span4Mux_s2_v                  0              5053   3787  FALL       1
I__263/O                              Span4Mux_s2_v                252              5306   3787  FALL       1
I__264/I                              LocalMux                       0              5306   3787  FALL       1
I__264/O                              LocalMux                     309              5615   3787  FALL       1
I__266/I                              CEMux                          0              5615   3787  FALL       1
I__266/O                              CEMux                        554              6169   3787  FALL       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/ce  LogicCell40_SEQ_MODE_1010      0              6169   3787  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_r01.out_pc_4_LC_1_15_7/ce
Capture Clock    : cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk
Hold Constraint  : 0p
Path slack       : 3788p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__657/I                              Odrv4                          0              2921   3535  FALL       1
I__657/O                              Odrv4                        372              3293   3535  FALL       1
I__660/I                              Span4Mux_h                     0              3293   3535  FALL       1
I__660/O                              Span4Mux_h                   316              3609   3535  FALL       1
I__661/I                              LocalMux                       0              3609   3535  FALL       1
I__661/O                              LocalMux                     309              3917   3535  FALL       1
I__662/I                              InMux                          0              3917   3535  FALL       1
I__662/O                              InMux                        217              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/in1     LogicCell40_SEQ_MODE_0000      0              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/lcout   LogicCell40_SEQ_MODE_0000    379              4513   3535  FALL       8
I__259/I                              Odrv4                          0              4513   3787  FALL       1
I__259/O                              Odrv4                        372              4885   3787  FALL       1
I__261/I                              Span4Mux_s1_h                  0              4885   3787  FALL       1
I__261/O                              Span4Mux_s1_h                168              5053   3787  FALL       1
I__263/I                              Span4Mux_s2_v                  0              5053   3787  FALL       1
I__263/O                              Span4Mux_s2_v                252              5306   3787  FALL       1
I__265/I                              LocalMux                       0              5306   3787  FALL       1
I__265/O                              LocalMux                     309              5615   3787  FALL       1
I__267/I                              CEMux                          0              5615   3787  FALL       1
I__267/O                              CEMux                        554              6169   3787  FALL       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/ce  LogicCell40_SEQ_MODE_1010      0              6169   3787  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_r01.out_pc_2_LC_1_15_5/ce
Capture Clock    : cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk
Hold Constraint  : 0p
Path slack       : 3788p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__657/I                              Odrv4                          0              2921   3535  FALL       1
I__657/O                              Odrv4                        372              3293   3535  FALL       1
I__660/I                              Span4Mux_h                     0              3293   3535  FALL       1
I__660/O                              Span4Mux_h                   316              3609   3535  FALL       1
I__661/I                              LocalMux                       0              3609   3535  FALL       1
I__661/O                              LocalMux                     309              3917   3535  FALL       1
I__662/I                              InMux                          0              3917   3535  FALL       1
I__662/O                              InMux                        217              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/in1     LogicCell40_SEQ_MODE_0000      0              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/lcout   LogicCell40_SEQ_MODE_0000    379              4513   3535  FALL       8
I__259/I                              Odrv4                          0              4513   3787  FALL       1
I__259/O                              Odrv4                        372              4885   3787  FALL       1
I__261/I                              Span4Mux_s1_h                  0              4885   3787  FALL       1
I__261/O                              Span4Mux_s1_h                168              5053   3787  FALL       1
I__263/I                              Span4Mux_s2_v                  0              5053   3787  FALL       1
I__263/O                              Span4Mux_s2_v                252              5306   3787  FALL       1
I__265/I                              LocalMux                       0              5306   3787  FALL       1
I__265/O                              LocalMux                     309              5615   3787  FALL       1
I__267/I                              CEMux                          0              5615   3787  FALL       1
I__267/O                              CEMux                        554              6169   3787  FALL       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/ce  LogicCell40_SEQ_MODE_1010      0              6169   3787  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_5_15_7/lcout
Path End         : cpu_inst.u_r01.out_pc_5_LC_1_15_1/ce
Capture Clock    : cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk
Hold Constraint  : 0p
Path slack       : 3788p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__636/I                                            ClkMux                         0              2073  RISE       1
I__636/O                                            ClkMux                       309              2381  RISE       1
clk_div_24_LC_5_15_7/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_5_15_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1978  FALL       3
I__657/I                              Odrv4                          0              2921   3535  FALL       1
I__657/O                              Odrv4                        372              3293   3535  FALL       1
I__660/I                              Span4Mux_h                     0              3293   3535  FALL       1
I__660/O                              Span4Mux_h                   316              3609   3535  FALL       1
I__661/I                              LocalMux                       0              3609   3535  FALL       1
I__661/O                              LocalMux                     309              3917   3535  FALL       1
I__662/I                              InMux                          0              3917   3535  FALL       1
I__662/O                              InMux                        217              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/in1     LogicCell40_SEQ_MODE_0000      0              4135   3535  FALL       1
clk_div_RNI63D97_24_LC_2_14_4/lcout   LogicCell40_SEQ_MODE_0000    379              4513   3535  FALL       8
I__259/I                              Odrv4                          0              4513   3787  FALL       1
I__259/O                              Odrv4                        372              4885   3787  FALL       1
I__261/I                              Span4Mux_s1_h                  0              4885   3787  FALL       1
I__261/O                              Span4Mux_s1_h                168              5053   3787  FALL       1
I__263/I                              Span4Mux_s2_v                  0              5053   3787  FALL       1
I__263/O                              Span4Mux_s2_v                252              5306   3787  FALL       1
I__265/I                              LocalMux                       0              5306   3787  FALL       1
I__265/O                              LocalMux                     309              5615   3787  FALL       1
I__267/I                              CEMux                          0              5615   3787  FALL       1
I__267/O                              CEMux                        554              6169   3787  FALL       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/ce  LogicCell40_SEQ_MODE_1010      0              6169   3787  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_4
Path End         : ds_reset.r_State_LC_1_9_2/in0
Capture Clock    : ds_reset.r_State_LC_1_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3196
---------------------------------------   ---- 
End-of-path arrival time (ps)             3196
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_4                           simpleprocessor_top            0                 0   +INF  RISE       1
i_Switch_4_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_4_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_4_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_4_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__163/I                             Odrv4                          0               973   +INF  FALL       1
I__163/O                             Odrv4                        372              1345   +INF  FALL       1
I__164/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__164/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__165/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__165/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__166/I                             Span4Mux_h                     0              1983   +INF  FALL       1
I__166/O                             Span4Mux_h                   316              2298   +INF  FALL       1
I__167/I                             Span4Mux_v                     0              2298   +INF  FALL       1
I__167/O                             Span4Mux_v                   372              2670   +INF  FALL       1
I__168/I                             LocalMux                       0              2670   +INF  FALL       1
I__168/O                             LocalMux                     309              2979   +INF  FALL       1
I__169/I                             InMux                          0              2979   +INF  FALL       1
I__169/O                             InMux                        217              3196   +INF  FALL       1
ds_reset.r_State_LC_1_9_2/in0        LogicCell40_SEQ_MODE_1000      0              3196   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__625/I                                            ClkMux                         0              2073  RISE       1
I__625/O                                            ClkMux                       309              2381  RISE       1
ds_reset.r_State_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_7_LC_2_15_5/lcout
Path End         : o_Segment1_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_7_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       7
I__344/I                                 LocalMux                       0              2921   +INF  RISE       1
I__344/O                                 LocalMux                     330              3251   +INF  RISE       1
I__346/I                                 InMux                          0              3251   +INF  RISE       1
I__346/O                                 InMux                        259              3510   +INF  RISE       1
u_hi.seg_n_1_6_0__m10_LC_1_14_3/in1      LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
u_hi.seg_n_1_6_0__m10_LC_1_14_3/lcout    LogicCell40_SEQ_MODE_0000    379              3889   +INF  FALL       1
I__154/I                                 LocalMux                       0              3889   +INF  FALL       1
I__154/O                                 LocalMux                     309              4198   +INF  FALL       1
I__155/I                                 IoInMux                        0              4198   +INF  FALL       1
I__155/O                                 IoInMux                      217              4415   +INF  FALL       1
o_Segment1_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4415   +INF  FALL       1
o_Segment1_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6653   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN              IO_PAD                         0              6653   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8741   +INF  FALL       1
o_Segment1_F                             simpleprocessor_top            0              8741   +INF  FALL       1


++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_7_LC_2_15_5/lcout
Path End         : o_Segment1_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8677
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_7_LC_2_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_7_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       7
I__344/I                                 LocalMux                       0              2921   +INF  FALL       1
I__344/O                                 LocalMux                     309              3230   +INF  FALL       1
I__347/I                                 InMux                          0              3230   +INF  FALL       1
I__347/O                                 InMux                        217              3447   +INF  FALL       1
u_hi.seg_n_1_6_0__m23_LC_1_14_5/in1      LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
u_hi.seg_n_1_6_0__m23_LC_1_14_5/lcout    LogicCell40_SEQ_MODE_0000    379              3826   +INF  FALL       1
I__152/I                                 LocalMux                       0              3826   +INF  FALL       1
I__152/O                                 LocalMux                     309              4135   +INF  FALL       1
I__153/I                                 IoInMux                        0              4135   +INF  FALL       1
I__153/O                                 IoInMux                      217              4352   +INF  FALL       1
o_Segment1_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4352   +INF  FALL       1
o_Segment1_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6589   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN              IO_PAD                         0              6589   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8677   +INF  FALL       1
o_Segment1_B                             simpleprocessor_top            0              8677   +INF  FALL       1


++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout
Path End         : o_Segment1_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       7
I__331/I                                 LocalMux                       0              2921   +INF  RISE       1
I__331/O                                 LocalMux                     330              3251   +INF  RISE       1
I__335/I                                 InMux                          0              3251   +INF  RISE       1
I__335/O                                 InMux                        259              3510   +INF  RISE       1
u_hi.seg_n_1_6_0__m26_LC_1_14_6/in3      LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
u_hi.seg_n_1_6_0__m26_LC_1_14_6/lcout    LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__150/I                                 LocalMux                       0              3798   +INF  FALL       1
I__150/O                                 LocalMux                     309              4107   +INF  FALL       1
I__151/I                                 IoInMux                        0              4107   +INF  FALL       1
I__151/O                                 IoInMux                      217              4324   +INF  FALL       1
o_Segment1_A_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4324   +INF  FALL       1
o_Segment1_A_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN              IO_PAD                         0              6561   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8649   +INF  FALL       1
o_Segment1_A                             simpleprocessor_top            0              8649   +INF  FALL       1


++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout
Path End         : o_Segment1_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_6_LC_2_15_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_6_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       7
I__331/I                                 LocalMux                       0              2921   +INF  FALL       1
I__331/O                                 LocalMux                     309              3230   +INF  FALL       1
I__336/I                                 InMux                          0              3230   +INF  FALL       1
I__336/O                                 InMux                        217              3447   +INF  FALL       1
u_hi.seg_n_1_6_0__m5_LC_1_14_0/in3       LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
u_hi.seg_n_1_6_0__m5_LC_1_14_0/lcout     LogicCell40_SEQ_MODE_0000    288              3735   +INF  FALL       1
I__156/I                                 LocalMux                       0              3735   +INF  FALL       1
I__156/O                                 LocalMux                     309              4044   +INF  FALL       1
I__157/I                                 IoInMux                        0              4044   +INF  FALL       1
I__157/O                                 IoInMux                      217              4261   +INF  FALL       1
o_Segment1_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4261   +INF  FALL       1
o_Segment1_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6498   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN              IO_PAD                         0              6498   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8586   +INF  FALL       1
o_Segment1_G                             simpleprocessor_top            0              8586   +INF  FALL       1


++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       8
I__408/I                                 LocalMux                       0              2921   +INF  RISE       1
I__408/O                                 LocalMux                     330              3251   +INF  RISE       1
I__411/I                                 InMux                          0              3251   +INF  RISE       1
I__411/O                                 InMux                        259              3510   +INF  RISE       1
u_lo.seg_n_1_6_0__m20_LC_2_16_1/in3      LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
u_lo.seg_n_1_6_0__m20_LC_2_16_1/lcout    LogicCell40_SEQ_MODE_0000    288              3798   +INF  FALL       1
I__256/I                                 LocalMux                       0              3798   +INF  FALL       1
I__256/O                                 LocalMux                     309              4107   +INF  FALL       1
I__257/I                                 IoInMux                        0              4107   +INF  FALL       1
I__257/O                                 IoInMux                      217              4324   +INF  FALL       1
o_Segment2_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4324   +INF  FALL       1
o_Segment2_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN              IO_PAD                         0              6561   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8649   +INF  FALL       1
o_Segment2_C                             simpleprocessor_top            0              8649   +INF  FALL       1


++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       8
I__408/I                                 LocalMux                       0              2921   +INF  FALL       1
I__408/O                                 LocalMux                     309              3230   +INF  FALL       1
I__412/I                                 InMux                          0              3230   +INF  FALL       1
I__412/O                                 InMux                        217              3447   +INF  FALL       1
I__417/I                                 CascadeMux                     0              3447   +INF  FALL       1
I__417/O                                 CascadeMux                     0              3447   +INF  FALL       1
u_lo.seg_n_1_6_0__m23_LC_2_16_2/in2      LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
u_lo.seg_n_1_6_0__m23_LC_2_16_2/lcout    LogicCell40_SEQ_MODE_0000    351              3798   +INF  FALL       1
I__254/I                                 LocalMux                       0              3798   +INF  FALL       1
I__254/O                                 LocalMux                     309              4107   +INF  FALL       1
I__255/I                                 IoInMux                        0              4107   +INF  FALL       1
I__255/O                                 IoInMux                      217              4324   +INF  FALL       1
o_Segment2_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4324   +INF  FALL       1
o_Segment2_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN              IO_PAD                         0              6561   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8649   +INF  FALL       1
o_Segment2_B                             simpleprocessor_top            0              8649   +INF  FALL       1


++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           8748
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       8
I__443/I                                 LocalMux                       0              2921   +INF  RISE       1
I__443/O                                 LocalMux                     330              3251   +INF  RISE       1
I__449/I                                 InMux                          0              3251   +INF  RISE       1
I__449/O                                 InMux                        259              3510   +INF  RISE       1
u_lo.seg_n_1_6_0__m26_LC_2_16_3/in0      LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
u_lo.seg_n_1_6_0__m26_LC_2_16_3/lcout    LogicCell40_SEQ_MODE_0000    386              3896   +INF  FALL       1
I__326/I                                 LocalMux                       0              3896   +INF  FALL       1
I__326/O                                 LocalMux                     309              4205   +INF  FALL       1
I__327/I                                 IoInMux                        0              4205   +INF  FALL       1
I__327/O                                 IoInMux                      217              4422   +INF  FALL       1
o_Segment2_A_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4422   +INF  FALL       1
o_Segment2_A_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6660   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN              IO_PAD                         0              6660   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8748   +INF  FALL       1
o_Segment2_A                             simpleprocessor_top            0              8748   +INF  FALL       1


++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9330
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       8
I__444/I                                 Odrv4                          0              2921   +INF  FALL       1
I__444/O                                 Odrv4                        372              3293   +INF  FALL       1
I__450/I                                 LocalMux                       0              3293   +INF  FALL       1
I__450/O                                 LocalMux                     309              3602   +INF  FALL       1
I__453/I                                 InMux                          0              3602   +INF  FALL       1
I__453/O                                 InMux                        217              3819   +INF  FALL       1
u_lo.seg_n_1_6_0__m10_LC_2_12_0/in3      LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
u_lo.seg_n_1_6_0__m10_LC_2_12_0/lcout    LogicCell40_SEQ_MODE_0000    288              4107   +INF  FALL       1
I__268/I                                 Odrv4                          0              4107   +INF  FALL       1
I__268/O                                 Odrv4                        372              4478   +INF  FALL       1
I__269/I                                 LocalMux                       0              4478   +INF  FALL       1
I__269/O                                 LocalMux                     309              4787   +INF  FALL       1
I__270/I                                 IoInMux                        0              4787   +INF  FALL       1
I__270/O                                 IoInMux                      217              5004   +INF  FALL       1
o_Segment2_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              5004   +INF  FALL       1
o_Segment2_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7242   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN              IO_PAD                         0              7242   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9330   +INF  FALL       1
o_Segment2_F                             simpleprocessor_top            0              9330   +INF  FALL       1


++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9393
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__629/I                                            ClkMux                         0              2073  RISE       1
I__629/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       7
I__431/I                                 Odrv4                          0              2921   +INF  RISE       1
I__431/O                                 Odrv4                        351              3272   +INF  RISE       1
I__434/I                                 Span4Mux_h                     0              3272   +INF  RISE       1
I__434/O                                 Span4Mux_h                   302              3574   +INF  RISE       1
I__438/I                                 LocalMux                       0              3574   +INF  RISE       1
I__438/O                                 LocalMux                     330              3903   +INF  RISE       1
I__439/I                                 InMux                          0              3903   +INF  RISE       1
I__439/O                                 InMux                        259              4163   +INF  RISE       1
u_lo.seg_n_1_6_0__m14_LC_4_16_5/in1      LogicCell40_SEQ_MODE_0000      0              4163   +INF  RISE       1
u_lo.seg_n_1_6_0__m14_LC_4_16_5/lcout    LogicCell40_SEQ_MODE_0000    379              4541   +INF  FALL       1
I__386/I                                 LocalMux                       0              4541   +INF  FALL       1
I__386/O                                 LocalMux                     309              4850   +INF  FALL       1
I__387/I                                 IoInMux                        0              4850   +INF  FALL       1
I__387/O                                 IoInMux                      217              5067   +INF  FALL       1
o_Segment2_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              5067   +INF  FALL       1
o_Segment2_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7305   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN              IO_PAD                         0              7305   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9393   +INF  FALL       1
o_Segment2_E                             simpleprocessor_top            0              9393   +INF  FALL       1


++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           9337
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__629/I                                            ClkMux                         0              2073  RISE       1
I__629/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_3_LC_2_13_4/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       7
I__431/I                                 Odrv4                          0              2921   +INF  FALL       1
I__431/O                                 Odrv4                        372              3293   +INF  FALL       1
I__434/I                                 Span4Mux_h                     0              3293   +INF  FALL       1
I__434/O                                 Span4Mux_h                   316              3609   +INF  FALL       1
I__438/I                                 LocalMux                       0              3609   +INF  FALL       1
I__438/O                                 LocalMux                     309              3917   +INF  FALL       1
I__440/I                                 InMux                          0              3917   +INF  FALL       1
I__440/O                                 InMux                        217              4135   +INF  FALL       1
I__442/I                                 CascadeMux                     0              4135   +INF  FALL       1
I__442/O                                 CascadeMux                     0              4135   +INF  FALL       1
u_lo.seg_n_1_6_0__m17_LC_4_16_2/in2      LogicCell40_SEQ_MODE_0000      0              4135   +INF  FALL       1
u_lo.seg_n_1_6_0__m17_LC_4_16_2/lcout    LogicCell40_SEQ_MODE_0000    351              4485   +INF  FALL       1
I__464/I                                 LocalMux                       0              4485   +INF  FALL       1
I__464/O                                 LocalMux                     309              4794   +INF  FALL       1
I__465/I                                 IoInMux                        0              4794   +INF  FALL       1
I__465/O                                 IoInMux                      217              5011   +INF  FALL       1
o_Segment2_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              5011   +INF  FALL       1
o_Segment2_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7249   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN              IO_PAD                         0              7249   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9337   +INF  FALL       1
o_Segment2_D                             simpleprocessor_top            0              9337   +INF  FALL       1


++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout
Path End         : o_Segment1_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9764
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       7
I__370/I                                 Odrv4                          0              2921   +INF  RISE       1
I__370/O                                 Odrv4                        351              3272   +INF  RISE       1
I__375/I                                 Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__375/O                                 Span4Mux_s1_v                203              3475   +INF  RISE       1
I__378/I                                 LocalMux                       0              3475   +INF  RISE       1
I__378/O                                 LocalMux                     330              3805   +INF  RISE       1
I__379/I                                 InMux                          0              3805   +INF  RISE       1
I__379/O                                 InMux                        259              4065   +INF  RISE       1
u_hi.seg_n_1_6_0__m14_LC_4_16_6/in3      LogicCell40_SEQ_MODE_0000      0              4065   +INF  RISE       1
u_hi.seg_n_1_6_0__m14_LC_4_16_6/lcout    LogicCell40_SEQ_MODE_0000    288              4352   +INF  FALL       1
I__382/I                                 Odrv4                          0              4352   +INF  FALL       1
I__382/O                                 Odrv4                        372              4724   +INF  FALL       1
I__383/I                                 Span4Mux_s0_v                  0              4724   +INF  FALL       1
I__383/O                                 Span4Mux_s0_v                189              4913   +INF  FALL       1
I__384/I                                 LocalMux                       0              4913   +INF  FALL       1
I__384/O                                 LocalMux                     309              5222   +INF  FALL       1
I__385/I                                 IoInMux                        0              5222   +INF  FALL       1
I__385/O                                 IoInMux                      217              5439   +INF  FALL       1
o_Segment1_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              5439   +INF  FALL       1
o_Segment1_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7676   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN              IO_PAD                         0              7676   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9764   +INF  FALL       1
o_Segment1_E                             simpleprocessor_top            0              9764   +INF  FALL       1


++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout
Path End         : o_Segment1_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           9814
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_4_LC_1_15_7/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_4_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       7
I__370/I                                 Odrv4                          0              2921   +INF  FALL       1
I__370/O                                 Odrv4                        372              3293   +INF  FALL       1
I__375/I                                 Span4Mux_s1_v                  0              3293   +INF  FALL       1
I__375/O                                 Span4Mux_s1_v                196              3489   +INF  FALL       1
I__378/I                                 LocalMux                       0              3489   +INF  FALL       1
I__378/O                                 LocalMux                     309              3798   +INF  FALL       1
I__380/I                                 InMux                          0              3798   +INF  FALL       1
I__380/O                                 InMux                        217              4015   +INF  FALL       1
u_hi.seg_n_1_6_0__m17_LC_4_16_1/in0      LogicCell40_SEQ_MODE_0000      0              4015   +INF  FALL       1
u_hi.seg_n_1_6_0__m17_LC_4_16_1/lcout    LogicCell40_SEQ_MODE_0000    386              4401   +INF  FALL       1
I__466/I                                 Odrv4                          0              4401   +INF  FALL       1
I__466/O                                 Odrv4                        372              4773   +INF  FALL       1
I__467/I                                 Span4Mux_s0_v                  0              4773   +INF  FALL       1
I__467/O                                 Span4Mux_s0_v                189              4962   +INF  FALL       1
I__468/I                                 LocalMux                       0              4962   +INF  FALL       1
I__468/O                                 LocalMux                     309              5271   +INF  FALL       1
I__469/I                                 IoInMux                        0              5271   +INF  FALL       1
I__469/O                                 IoInMux                      217              5488   +INF  FALL       1
o_Segment1_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              5488   +INF  FALL       1
o_Segment1_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7726   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN              IO_PAD                         0              7726   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9814   +INF  FALL       1
o_Segment1_D                             simpleprocessor_top            0              9814   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_2_LC_1_15_5/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_2_LC_1_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       8
I__390/I                                 Odrv4                          0              2921   +INF  RISE       1
I__390/O                                 Odrv4                        351              3272   +INF  RISE       1
I__396/I                                 Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__396/O                                 Span4Mux_s1_v                203              3475   +INF  RISE       1
I__401/I                                 LocalMux                       0              3475   +INF  RISE       1
I__401/O                                 LocalMux                     330              3805   +INF  RISE       1
I__406/I                                 InMux                          0              3805   +INF  RISE       1
I__406/O                                 InMux                        259              4065   +INF  RISE       1
u_lo.seg_n_1_6_0__m5_LC_4_16_3/in3       LogicCell40_SEQ_MODE_0000      0              4065   +INF  RISE       1
u_lo.seg_n_1_6_0__m5_LC_4_16_3/lcout     LogicCell40_SEQ_MODE_0000    288              4352   +INF  FALL       1
I__462/I                                 LocalMux                       0              4352   +INF  FALL       1
I__462/O                                 LocalMux                     309              4661   +INF  FALL       1
I__463/I                                 IoInMux                        0              4661   +INF  FALL       1
I__463/O                                 IoInMux                      217              4878   +INF  FALL       1
o_Segment2_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4878   +INF  FALL       1
o_Segment2_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7115   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN              IO_PAD                         0              7115   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9203   +INF  FALL       1
o_Segment2_G                             simpleprocessor_top            0              9203   +INF  FALL       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_2_LC_1_15_5/lcout
Path End         : o_LED_4
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           8839
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_2_LC_1_15_5/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_2_LC_1_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  FALL       8
I__391/I                                 Odrv12                         0              2921   +INF  FALL       1
I__391/O                                 Odrv12                       540              3461   +INF  FALL       1
I__397/I                                 Span12Mux_s11_h                0              3461   +INF  FALL       1
I__397/O                                 Span12Mux_s11_h              526              3987   +INF  FALL       1
I__402/I                                 LocalMux                       0              3987   +INF  FALL       1
I__402/O                                 LocalMux                     309              4296   +INF  FALL       1
I__407/I                                 IoInMux                        0              4296   +INF  FALL       1
I__407/O                                 IoInMux                      217              4513   +INF  FALL       1
o_LED_4_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              4513   +INF  FALL       1
o_LED_4_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              6751   +INF  FALL       1
o_LED_4_obuf_iopad/DIN                   IO_PAD                         0              6751   +INF  FALL       1
o_LED_4_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2088              8839   +INF  FALL       1
o_LED_4                                  simpleprocessor_top            0              8839   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_5_LC_1_15_1/lcout
Path End         : o_Segment1_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__631/I                                            ClkMux                         0              2073  RISE       1
I__631/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_5_LC_1_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_5_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       7
I__358/I                                 Odrv4                          0              2921   +INF  RISE       1
I__358/O                                 Odrv4                        351              3272   +INF  RISE       1
I__363/I                                 Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__363/O                                 Span4Mux_s1_v                203              3475   +INF  RISE       1
I__364/I                                 LocalMux                       0              3475   +INF  RISE       1
I__364/O                                 LocalMux                     330              3805   +INF  RISE       1
I__367/I                                 InMux                          0              3805   +INF  RISE       1
I__367/O                                 InMux                        259              4065   +INF  RISE       1
u_hi.seg_n_1_6_0__m20_LC_4_16_7/in1      LogicCell40_SEQ_MODE_0000      0              4065   +INF  RISE       1
u_hi.seg_n_1_6_0__m20_LC_4_16_7/lcout    LogicCell40_SEQ_MODE_0000    379              4443   +INF  FALL       1
I__329/I                                 LocalMux                       0              4443   +INF  FALL       1
I__329/O                                 LocalMux                     309              4752   +INF  FALL       1
I__330/I                                 IoInMux                        0              4752   +INF  FALL       1
I__330/O                                 IoInMux                      217              4969   +INF  FALL       1
o_Segment1_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4969   +INF  FALL       1
o_Segment1_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              7207   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN              IO_PAD                         0              7207   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              9295   +INF  FALL       1
o_Segment1_C                             simpleprocessor_top            0              9295   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout
Path End         : o_LED_3
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           9344
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_1_LC_2_15_1/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       8
I__409/I                                 Odrv4                          0              2921   +INF  RISE       1
I__409/O                                 Odrv4                        351              3272   +INF  RISE       1
I__415/I                                 Span4Mux_h                     0              3272   +INF  RISE       1
I__415/O                                 Span4Mux_h                   302              3574   +INF  RISE       1
I__419/I                                 Span4Mux_h                     0              3574   +INF  RISE       1
I__419/O                                 Span4Mux_h                   302              3875   +INF  RISE       1
I__421/I                                 Span4Mux_v                     0              3875   +INF  RISE       1
I__421/O                                 Span4Mux_v                   351              4226   +INF  RISE       1
I__425/I                                 Span4Mux_s2_h                  0              4226   +INF  RISE       1
I__425/O                                 Span4Mux_s2_h                203              4429   +INF  RISE       1
I__428/I                                 LocalMux                       0              4429   +INF  RISE       1
I__428/O                                 LocalMux                     330              4759   +INF  RISE       1
I__429/I                                 IoInMux                        0              4759   +INF  RISE       1
I__429/O                                 IoInMux                      259              5018   +INF  RISE       1
o_LED_3_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              5018   +INF  RISE       1
o_LED_3_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7256   +INF  FALL       1
o_LED_3_obuf_iopad/DIN                   IO_PAD                         0              7256   +INF  FALL       1
o_LED_3_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2088              9344   +INF  FALL       1
o_LED_3                                  simpleprocessor_top            0              9344   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout
Path End         : o_LED_2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           9449
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               simpleprocessor_top            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__622/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__622/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__623/I                                            GlobalMux                      0              1918  RISE       1
I__623/O                                            GlobalMux                    154              2073  RISE       1
I__633/I                                            ClkMux                         0              2073  RISE       1
I__633/O                                            ClkMux                       309              2381  RISE       1
cpu_inst.u_r01.out_pc_0_LC_2_15_0/clk               LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cpu_inst.u_r01.out_pc_0_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       8
I__446/I                                 Odrv12                         0              2921   +INF  RISE       1
I__446/O                                 Odrv12                       491              3412   +INF  RISE       1
I__452/I                                 Span12Mux_v                    0              3412   +INF  RISE       1
I__452/O                                 Span12Mux_v                  491              3903   +INF  RISE       1
I__455/I                                 Sp12to4                        0              3903   +INF  RISE       1
I__455/O                                 Sp12to4                      428              4331   +INF  RISE       1
I__459/I                                 Span4Mux_s2_h                  0              4331   +INF  RISE       1
I__459/O                                 Span4Mux_s2_h                203              4534   +INF  RISE       1
I__460/I                                 LocalMux                       0              4534   +INF  RISE       1
I__460/O                                 LocalMux                     330              4864   +INF  RISE       1
I__461/I                                 IoInMux                        0              4864   +INF  RISE       1
I__461/O                                 IoInMux                      259              5124   +INF  RISE       1
o_LED_2_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              5124   +INF  RISE       1
o_LED_2_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7361   +INF  FALL       1
o_LED_2_obuf_iopad/DIN                   IO_PAD                         0              7361   +INF  FALL       1
o_LED_2_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2088              9449   +INF  FALL       1
o_LED_2                                  simpleprocessor_top            0              9449   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

