Test case 14

Optimisations:
  Iverilog: 
  Verilator: -fno-subst -O3
  CXXRTL: -O0
  CXXSLG: -O4
  Xcelium: 
  CXXRTL_SV2V: -O3

Inputs:
  inj_in_c_1755349248068_465 = 0
  rst = 0
  bus_in = 32a14747
  clk = 0
  inj_addr_1755349247946_317 = 0
  inj_data_in_1755349247855_714 = 0
  inj_in2_1755349248078_519 = 0
  inj_in_b_1755349248068_169 = 0
  inj_sel_in_1755349247855_410 = 0
  inj_condition_p_1755349247876_821 = 0
  inj_in1_1755349247823_835 = 0
  inj_in2_1755349247823_350 = 0
  inj_in_a_1755349248068_320 = 0

Mismatched outputs:
  bus_out:
    Verilator=01000111000000001010000100110010
    Iverilog=01000111010001111010000100110010
    CXXRTL=01000111010001111010000100110010
    CXXRTL_SV2V=01000111010001111010000100110010
    CXXSLG=01000111010001111010000100110010
    Xcelium=01000111010001111010000100110010
