# risc-v32i-project
Designing a RISC-V processor in Verilog to run matrix multiplication benchmarks. Optimization will leverage algorithms like Strassen and Cannon, evaluating improvements in latency, cycle count, and hardware efficiency.
