{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 14:53:25 2018 " "Info: Processing started: Tue Dec 11 14:53:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off d_latch -c d_latch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off d_latch -c d_latch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "Qb " "Warning: Node \"Qb\"" {  } { { "d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Qa " "Warning: Node \"Qa\"" {  } { { "d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d q 7.114 ns Longest " "Info: Longest tpd from source pin \"d\" to destination pin \"q\" is 7.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns d 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'd'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.149 ns) 1.780 ns s 2 COMB LCCOMB_X30_Y35_N2 1 " "Info: 2: + IC(0.652 ns) + CELL(0.149 ns) = 1.780 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 1; COMB Node = 's'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { d s } "NODE_NAME" } } { "d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.393 ns) 2.416 ns S_g 3 COMB LCCOMB_X30_Y35_N6 2 " "Info: 3: + IC(0.243 ns) + CELL(0.393 ns) = 2.416 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 2; COMB Node = 'S_g'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { s S_g } "NODE_NAME" } } { "d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.324 ns) 3.740 ns Qa 4 COMB LOOP LCCOMB_X30_Y35_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(1.324 ns) = 3.740 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 2; COMB LOOP Node = 'Qa'" { { "Info" "ITDB_PART_OF_SCC" "Qa LCCOMB_X30_Y35_N0 " "Info: Loc. = LCCOMB_X30_Y35_N0; Node \"Qa\"" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qa } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Qb LCCOMB_X30_Y35_N12 " "Info: Loc. = LCCOMB_X30_Y35_N12; Node \"Qb\"" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qb } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qa } "NODE_NAME" } } { "d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qb } "NODE_NAME" } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { S_g Qa } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(2.798 ns) 7.114 ns q 5 PIN PIN_B11 0 " "Info: 5: + IC(0.576 ns) + CELL(2.798 ns) = 7.114 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'q'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { Qa q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.643 ns ( 79.32 % ) " "Info: Total cell delay = 5.643 ns ( 79.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.471 ns ( 20.68 % ) " "Info: Total interconnect delay = 1.471 ns ( 20.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { d s S_g Qa q } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "7.114 ns" { d {} d~combout {} s {} S_g {} Qa {} q {} } { 0.000ns 0.000ns 0.652ns 0.243ns 0.000ns 0.576ns } { 0.000ns 0.979ns 0.149ns 0.393ns 1.324ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 14:53:25 2018 " "Info: Processing ended: Tue Dec 11 14:53:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
