addiu s1 s1 0x1
addiu s2 s2 0x8
srlv s1 s2 v0

#assert (v0 == 0x4)
