---
Author: Rachit Nigam, Adrain Sampson
Year: 2022
Journel/Conference: RIOSJournel
Summary: 提供一种显式signature表达不同模块的delay，从而解决HDL隐式表达延迟的问题
Rate: 3
Question: None
Eureka: None
---
# Tags
# Abstract

# Background

# Motivation
现有的HDL无法显式地表示各个模块的延迟，需要程序员读文档或者读代码后才能有效地防止模块出错
本文的目的是为了提供一种显式signature表达delay并对齐的办法

# Solution
![[Pasted image 20240928162651.png]]

#skip 
具体没看


# Evaluation


# Unsolved Question


# Related Works
## Later Works

## Previous Works

## Similar Works
