![](https://github.com/user-attachments/assets/91a06db5-ce81-46d9-820b-8082041b0dbd)
ğŸ‘‹ Hello, I'm Jagan!

ğŸ“ An aspiring VLSI Engineer with a passion for Digital Design, RTL coding, and FPGA development.  
ğŸ”§ Currently exploring the silicon world one Verilog module at a time.  
ğŸ’¡ I love building hardware models, designing state machines, and solving real-world problems using digital logic.

## ğŸ” Interests
- âœ¨ VLSI Design 
- ğŸ§  Digital System Design & Finite State Machines  
- ğŸ§© RTL Design using Verilog  
- ğŸ“Ÿ FPGA Implementation  

## ğŸ“š Recent Highlights
- ğŸš€ Completed 100 Days of RTL Coding Challenge in Verilog  
- ğŸ› ï¸ Implemented FSMs, Multipliers, Memory controllers, and more  
- ğŸ’» Worked with Xilinx Vivado, ModelSim, and EDA Playground   
- ğŸ‘¨â€ğŸ’» Participated in national-level hackathons & internships

