{
  "6":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":20
        , "start":"0.00"
        , "end":"17.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"17"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/zsz/stomp_test/vector-add/src/CostSmooth.hpp"
              , "line":24
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":21
        , "start":"0.00"
        , "end":"17.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"17"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/zsz/stomp_test/vector-add/src/CostSmooth.hpp"
              , "line":31
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":21
        , "to":20
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "7":
  {
    "nodes":
    [
      {
        "name":"Cluster 0"
        , "id":22
        , "start":"0.00"
        , "end":"35.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_zts16armmul_kernel_ids_c0_enter39_zts16armmul_kernel_id_65_0gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"35"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":511
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"4"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":512
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"16"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":511
        , "to":512
      }
    ]
  }
  , "8":
  {
    "nodes":
    [
      {
        "name":"Cluster 1"
        , "id":53
        , "start":"0.00"
        , "end":"31.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_for_cond86_i_preheader_zts16armmul_kernel_ids_c1_enter_zts16armmul_kernel_id_318_4gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"31"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":513
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":514
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"0"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"136"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 2"
        , "id":54
        , "start":"0.00"
        , "end":"31.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c2_in_for_cond86_i_preheader_zts16armmul_kernel_ids_c2_enter_zts16armmul_kernel_id_318_10"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"31"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":515
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":516
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"0"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"136"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 3"
        , "id":55
        , "start":"0.00"
        , "end":"71.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond86_i_preheader_zts16armmul_kernel_ids_c0_enter261_zts16armmul_kernel_id_318_42"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"71"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":517
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"40"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":518
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"104"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 4"
        , "id":56
        , "start":"0.00"
        , "end":"31.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c3_in_for_cond86_i_preheader_zts16armmul_kernel_ids_c3_enter_zts16armmul_kernel_id_318_48"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"31"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":519
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":520
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"0"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"136"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Input"
        , "id":23
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"ARMMUL_kernel_ID.B3"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":57
        , "start":"71.00"
        , "end":"95.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"160"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_out2_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"71"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":58
        , "start":"71.00"
        , "end":"95.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"160"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_out2_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"71"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":59
        , "start":"71.00"
        , "end":"95.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"191"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_out2_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"71"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":513
        , "to":514
      }
      , {
        "from":515
        , "to":516
      }
      , {
        "from":517
        , "to":518
      }
      , {
        "from":519
        , "to":520
      }
      , {
        "from":23
        , "to":513
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":513
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":515
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":515
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":519
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":519
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":519
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":519
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":513
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":513
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":515
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":515
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":23
        , "to":517
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":518
        , "to":57
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":518
        , "to":58
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":518
        , "to":59
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
    ]
  }
  , "9":
  {
    "nodes":
    [
      {
        "name":"Cluster 5"
        , "id":60
        , "start":"0.00"
        , "end":"35.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body37_i_zts16armmul_kernel_ids_c0_enter26640_zts16armmul_kernel_id_736_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"35"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":521
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"4"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":522
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"32"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 6"
        , "id":64
        , "start":"59.00"
        , "end":"102.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_for_body37_i_zts16armmul_kernel_ids_c1_enter279_zts16armmul_kernel_id_736_7gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"59"
            , "Cluster Latency":"43"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":523
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"59"
                , "Cluster Logic Latency":"12"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":524
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"71"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"968"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"RD"
        , "id":61
        , "start":"35.00"
        , "end":"59.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"5"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_in_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"35"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":62
        , "start":"35.00"
        , "end":"59.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"5"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_in_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"35"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":63
        , "start":"35.00"
        , "end":"59.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"5"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_in_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"35"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":521
        , "to":522
      }
      , {
        "from":523
        , "to":524
      }
      , {
        "from":61
        , "to":523
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":62
        , "to":523
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":63
        , "to":523
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "10":
  {
    "nodes":
    [
    ]
    , "links":
    [
    ]
  }
  , "11":
  {
    "nodes":
    [
      {
        "name":"Cluster 7"
        , "id":71
        , "start":"0.00"
        , "end":"36.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body148_i_zts16armmul_kernel_ids_c0_enter29441_zts16armmul_kernel_id_1579_7gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"36"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":525
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"5"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":526
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"120"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":65
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"ARMMUL_kernel_ID.B2, ARMMUL_kernel_ID.B5"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":72
        , "start":"36.00"
        , "end":"60.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"5"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_out1_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"36"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":73
        , "start":"36.00"
        , "end":"60.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"5"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_out1_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"36"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":74
        , "start":"36.00"
        , "end":"60.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"5"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_out1_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"36"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":525
        , "to":526
      }
      , {
        "from":65
        , "to":525
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":65
        , "to":525
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":65
        , "to":525
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":65
        , "to":525
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":65
        , "to":525
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":65
        , "to":525
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":526
        , "to":72
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":526
        , "to":73
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":526
        , "to":74
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
    ]
  }
  , "12":
  {
    "nodes":
    [
      {
        "name":"Cluster 8"
        , "id":76
        , "start":"0.00"
        , "end":"32.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_entry_zts23arproducekernel_mmul_ids_c0_enter_zts23arproducekernel_mmul_id_3407_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"32"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":527
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":528
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"8"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Feedback"
        , "id":75
        , "start":"15.00"
        , "end":"32.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"17"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":527
        , "to":528
      }
    ]
  }
  , "13":
  {
    "nodes":
    [
      {
        "name":"Cluster 9"
        , "id":77
        , "start":"0.00"
        , "end":"36.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts23arproducekernel_mmul_ids_c0_enter101_zts23arproducekernel_mmul_id_3505_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"36"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":529
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"5"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":530
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"216"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"LD"
        , "id":78
        , "start":"36.00"
        , "end":"67.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"36"
            , "Latency":"31"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":79
        , "start":"36.00"
        , "end":"67.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"36"
            , "Latency":"31"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":80
        , "start":"36.00"
        , "end":"67.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"36"
            , "Latency":"31"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":81
        , "start":"67.00"
        , "end":"91.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"5"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_in_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"67"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":82
        , "start":"67.00"
        , "end":"91.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"5"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_in_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"67"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":83
        , "start":"67.00"
        , "end":"91.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"5"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_in_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"67"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":529
        , "to":530
      }
      , {
        "from":78
        , "to":81
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":530
        , "to":78
        , "details":
        [
          {
            "type":"table"
            , "Width":"216"
          }
        ]
      }
      , {
        "from":79
        , "to":82
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":530
        , "to":79
        , "details":
        [
          {
            "type":"table"
            , "Width":"216"
          }
        ]
      }
      , {
        "from":80
        , "to":83
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":530
        , "to":80
        , "details":
        [
          {
            "type":"table"
            , "Width":"216"
          }
        ]
      }
    ]
  }
  , "14":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":84
        , "start":"0.00"
        , "end":"17.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"17"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "15":
  {
    "nodes":
    [
      {
        "name":"Cluster 10"
        , "id":86
        , "start":"0.00"
        , "end":"32.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_entry_zts23arconsumekernel_mmul_ids_c0_enter_zts23arconsumekernel_mmul_id_4761_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"32"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":531
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":532
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"8"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Feedback"
        , "id":85
        , "start":"15.00"
        , "end":"32.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"17"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":531
        , "to":532
      }
    ]
  }
  , "16":
  {
    "nodes":
    [
      {
        "name":"Capacity FIFO"
        , "id":535
        , "subtype":"capacity fifo"
        , "details":
        [
          {
            "type":"table"
            , "FIFO Depth":"30"
            , "FIFO Width":"0"
          }
        ]
      }
      , {
        "name":"Capacity FIFO"
        , "id":536
        , "subtype":"capacity fifo"
        , "details":
        [
          {
            "type":"table"
            , "FIFO Depth":"30"
            , "FIFO Width":"0"
          }
        ]
      }
      , {
        "name":"Capacity FIFO"
        , "id":537
        , "subtype":"capacity fifo"
        , "details":
        [
          {
            "type":"table"
            , "FIFO Depth":"30"
            , "FIFO Width":"0"
          }
        ]
      }
      , {
        "name":"Cluster 11"
        , "id":87
        , "start":"0.00"
        , "end":"35.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts23arconsumekernel_mmul_ids_c0_enter141_zts23arconsumekernel_mmul_id_4859_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"35"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":533
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"4"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":534
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"32"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 12"
        , "id":91
        , "start":"35.00"
        , "end":"71.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_for_body_i_zts23arconsumekernel_mmul_ids_c1_enter_zts23arconsumekernel_mmul_id_4859_7gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"35"
            , "Cluster Latency":"36"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":538
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"35"
                , "Cluster Logic Latency":"5"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":539
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"200"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"RD"
        , "id":88
        , "start":"47.00"
        , "end":"71.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"5"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_out1_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"47"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":89
        , "start":"47.00"
        , "end":"71.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"5"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_out1_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"47"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":90
        , "start":"47.00"
        , "end":"71.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"5"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_out1_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"47"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":92
        , "start":"71.00"
        , "end":"102.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"71"
            , "Latency":"31"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/zsz/stomp_test/vector-add/src/vector-add-usm.cpp"
              , "line":405
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":93
        , "start":"71.00"
        , "end":"102.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"71"
            , "Latency":"31"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/zsz/stomp_test/vector-add/src/vector-add-usm.cpp"
              , "line":405
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":94
        , "start":"71.00"
        , "end":"102.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"71"
            , "Latency":"31"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/zsz/stomp_test/vector-add/src/vector-add-usm.cpp"
              , "line":405
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":533
        , "to":534
      }
      , {
        "from":533
        , "to":535
      }
      , {
        "from":533
        , "to":536
      }
      , {
        "from":533
        , "to":537
      }
      , {
        "from":538
        , "to":539
      }
      , {
        "from":88
        , "to":92
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":537
        , "to":88
      }
      , {
        "from":537
        , "to":88
      }
      , {
        "from":537
        , "to":88
      }
      , {
        "from":89
        , "to":93
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":90
        , "to":94
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":539
        , "to":92
        , "details":
        [
          {
            "type":"table"
            , "Width":"200"
          }
        ]
      }
      , {
        "from":539
        , "to":93
        , "details":
        [
          {
            "type":"table"
            , "Width":"200"
          }
        ]
      }
      , {
        "from":539
        , "to":94
        , "details":
        [
          {
            "type":"table"
            , "Width":"200"
          }
        ]
      }
    ]
  }
  , "17":
  {
    "nodes":
    [
      {
        "name":"Cluster 13"
        , "id":95
        , "start":"22.00"
        , "end":"55.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_zzz23submitconsume_test_mmuli23arconsumekernel_mmul_idn10fpga_tools9pipearrayi22pipearray_out1_mmul_idflm5ejlm3eeeens2_i22pipearray_out2_mmul_idflm5ejlm3eeeeen4sycl3_v15eventerns8_5queueerns8_6bufferifli1ens8_6detail17aligned_allocatorifeeveesh_enkulrns8_7handleree_clesj_enkulve_clev_exit_zts23arconsumekernel_mmul_ids_c0_enter16_zts23arconsumekernel_mmul_id_5152_0gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"22"
            , "Cluster Latency":"33"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":540
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"22"
                , "Cluster Logic Latency":"2"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":541
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"24"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"136"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 14"
        , "id":99
        , "start":"24.00"
        , "end":"55.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_zzz23submitconsume_test_mmuli23arconsumekernel_mmul_idn10fpga_tools9pipearrayi22pipearray_out1_mmul_idflm5ejlm3eeeens2_i22pipearray_out2_mmul_idflm5ejlm3eeeeen4sycl3_v15eventerns8_5queueerns8_6bufferifli1ens8_6detail17aligned_allocatorifeeveesh_enkulrns8_7handleree_clesj_enkulve_clev_exit_zts23arconsumekernel_mmul_ids_c1_enter24_zts23arconsumekernel_mmul_id_5152_6gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"24"
            , "Cluster Latency":"31"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":542
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"24"
                , "Cluster Logic Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":543
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"24"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"72"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 15"
        , "id":102
        , "start":"86.00"
        , "end":"117.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c2_in_zzz23submitconsume_test_mmuli23arconsumekernel_mmul_idn10fpga_tools9pipearrayi22pipearray_out1_mmul_idflm5ejlm3eeeens2_i22pipearray_out2_mmul_idflm5ejlm3eeeeen4sycl3_v15eventerns8_5queueerns8_6bufferifli1ens8_6detail17aligned_allocatorifeeveesh_enkulrns8_7handleree_clesj_enkulve_clev_exit_zts23arconsumekernel_mmul_ids_c2_enter_zts23arconsumekernel_mmul_id_5152_11"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"86"
            , "Cluster Latency":"31"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":544
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"86"
                , "Cluster Logic Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":545
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"86"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"16"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"RD"
        , "id":96
        , "start":"0.00"
        , "end":"24.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"160"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_out2_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":97
        , "start":"0.00"
        , "end":"24.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"160"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_out2_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":98
        , "start":"31.00"
        , "end":"55.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"191"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<PipeArray_out2_MMUL_ID, float, 5ul, 3ul>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"31"
            , "Latency":"24"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":100
        , "start":"55.00"
        , "end":"86.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"55"
            , "Latency":"31"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/zsz/stomp_test/vector-add/src/vector-add-usm.cpp"
              , "line":417
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":101
        , "start":"55.00"
        , "end":"56.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"64 bits"
            , "LSU Style":"Burst-coalesced non-aligned"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"55"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/zsz/stomp_test/vector-add/src/vector-add-usm.cpp"
              , "line":417
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Capacity FIFO"
        , "id":546
        , "subtype":"capacity fifo"
        , "details":
        [
          {
            "type":"table"
            , "FIFO Depth":"48"
            , "FIFO Width":"0"
          }
        ]
      }
      , {
        "name":"Feedback"
        , "id":103
        , "start":"117.00"
        , "end":"134.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"117"
            , "Latency":"17"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":540
        , "to":541
      }
      , {
        "from":542
        , "to":543
      }
      , {
        "from":544
        , "to":545
      }
      , {
        "from":96
        , "to":542
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":97
        , "to":542
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":98
        , "to":100
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":100
        , "to":544
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":541
        , "to":100
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":101
        , "to":544
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":101
        , "to":546
      }
      , {
        "from":541
        , "to":101
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":543
        , "to":101
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":545
        , "to":103
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
    ]
  }
  , "18":
  {
    "nodes":
    [
      {
        "name":"Cluster 16"
        , "id":105
        , "start":"52.00"
        , "end":"84.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_entry_k1_ztszzn10adder_tree18adder_tree_executeern4sycl3_v15queueerns1_6bufferifli2ens1_6detail17aligned_as_c0_enter_k1_ztszzn10adder_tree18adder_tree_executeern4sycl3_v15queueerns1_6bufferifli2ens1_6detail17aligned_a_6822_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"52"
            , "Cluster Latency":"32"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":547
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"52"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":548
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"53"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"72"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 17"
        , "id":106
        , "start":"0.00"
        , "end":"47.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_entry_k1_ztszzn10adder_tree18adder_tree_executeern4sycl3_v15queueerns1_6bufferifli2ens1_6detail17aligned_as_c1_enter_k1_ztszzn10adder_tree18adder_tree_executeern4sycl3_v15queueerns1_6bufferifli2ens1_6detail17aligned_a_6822_3gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"47"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":549
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"16"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":550
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"72"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 18"
        , "id":108
        , "start":"48.00"
        , "end":"84.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c2_in_entry_k1_ztszzn10adder_tree18adder_tree_executeern4sycl3_v15queueerns1_6bufferifli2ens1_6detail17aligned_as_c2_enter_k1_ztszzn10adder_tree18adder_tree_executeern4sycl3_v15queueerns1_6bufferifli2ens1_6detail17aligned_a_6822_7gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"48"
            , "Cluster Latency":"36"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":551
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"48"
                , "Cluster Logic Latency":"5"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":552
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"53"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"40"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Global variable"
        , "id":104
        , "start":"30.00"
        , "end":"47.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"1"
            , "Start Cycle":"30"
            , "Latency":"17"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":107
        , "start":"47.00"
        , "end":"48.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"64 bits"
            , "LSU Style":"Burst-coalesced non-aligned"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"2"
            , "Start Cycle":"47"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/zsz/stomp_test/vector-add/src/Adder_Tree.cpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":109
        , "start":"84.00"
        , "end":"115.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"84"
            , "Latency":"31"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/zsz/stomp_test/vector-add/src/Adder_Tree.cpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":110
        , "start":"115.00"
        , "end":"132.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"115"
            , "Latency":"17"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":547
        , "to":548
      }
      , {
        "from":549
        , "to":550
      }
      , {
        "from":551
        , "to":552
      }
      , {
        "from":104
        , "to":107
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":107
        , "to":551
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":550
        , "to":107
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":109
        , "to":110
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":548
        , "to":109
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":552
        , "to":109
        , "details":
        [
          {
            "type":"table"
            , "Width":"40"
          }
        ]
      }
      , {
        "from":110
        , "to":104
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "19":
  {
    "nodes":
    [
      {
        "name":"Cluster 19"
        , "id":111
        , "start":"0.00"
        , "end":"47.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_entry_k0_ztszzn10adder_tree18adder_tree_executeern4sycl3_v15queueerns1_6bufferifli2ens1_6detail17aligned_as_c0_enter_k0_ztszzn10adder_tree18adder_tree_executeern4sycl3_v15queueerns1_6bufferifli2ens1_6detail17aligned_a_8122_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"0"
            , "Cluster Latency":"47"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":553
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"0"
                , "Cluster Logic Latency":"16"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":554
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"136"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 20"
        , "id":113
        , "start":"72.00"
        , "end":"108.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_entry_k0_ztszzn10adder_tree18adder_tree_executeern4sycl3_v15queueerns1_6bufferifli2ens1_6detail17aligned_as_c1_enter_k0_ztszzn10adder_tree18adder_tree_executeern4sycl3_v15queueerns1_6bufferifli2ens1_6detail17aligned_a_8122_5gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"72"
            , "Cluster Latency":"36"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":555
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"72"
                , "Cluster Logic Latency":"5"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":556
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"1"
                , "Start Cycle":"77"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"40"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"LD"
        , "id":112
        , "start":"47.00"
        , "end":"72.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"64 bits"
            , "LSU Style":"Burst-coalesced non-aligned"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"2"
            , "Start Cycle":"47"
            , "Latency":"25"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/zsz/stomp_test/vector-add/src/Adder_Tree.cpp"
              , "line":18
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":114
        , "start":"108.00"
        , "end":"139.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"108"
            , "Latency":"31"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/zsz/stomp_test/vector-add/src/Adder_Tree.cpp"
              , "line":18
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":553
        , "to":554
      }
      , {
        "from":555
        , "to":556
      }
      , {
        "from":112
        , "to":555
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":554
        , "to":112
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":554
        , "to":114
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":556
        , "to":114
        , "details":
        [
          {
            "type":"table"
            , "Width":"40"
          }
        ]
      }
    ]
  }
}
