Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 13 20:32:58 2024
| Host         : PC-WouterRosenbrand running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                113         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (113)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (238)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (113)
--------------------------
 There are 113 register/latch pins with no clock driven by root clock pin: clk100 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (238)
--------------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.667        0.000                      0                  210        0.072        0.000                      0                  210        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
G0/inst/clk_100       {0.000 5.000}      10.000          100.000         
  clk_25_prescaler    {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
G0/inst/clk_100                                                                                                                                                         3.000        0.000                       0                     1  
  clk_25_prescaler         29.667        0.000                      0                  210        0.072        0.000                      0                  210       19.500        0.000                       0                   105  
  clkfbout_prescaler                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  G0/inst/clk_100
  To Clock:  G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       29.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.667ns  (required time - arrival time)
  Source:                 G4/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vtemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.239ns  (logic 4.431ns (43.275%)  route 5.808ns (56.725%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.633     1.633    G4/clk_25
    SLICE_X1Y14          FDRE                                         r  G4/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     2.052 r  G4/vcount_reg[3]/Q
                         net (fo=17, routed)          1.071     3.123    G4/vcount_reg[3]
    SLICE_X1Y15          LUT5 (Prop_lut5_I1_O)        0.327     3.450 r  G4/vsync_i_2/O
                         net (fo=16, routed)          0.780     4.230    G4/vsync_i_2_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.326     4.556 f  G4/vtemp1_carry__0_i_1/O
                         net (fo=5, routed)           0.679     5.235    G4/vtemp2[5]
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.152     5.387 r  G4/vtemp1_carry__0_i_3/O
                         net (fo=1, routed)           0.629     6.016    G4/vtemp1_carry__0_i_3_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     6.744 r  G4/vtemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    G4/vtemp1_carry__0_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.983 r  G4/vtemp1_carry__1/O[2]
                         net (fo=6, routed)           0.837     7.819    G4/vtemp1_carry__1_n_5
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.301     8.120 r  G4/vtemp1__24_carry_i_2/O
                         net (fo=1, routed)           0.000     8.120    G4/vtemp1__24_carry_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.700 r  G4/vtemp1__24_carry/O[2]
                         net (fo=3, routed)           0.868     9.568    G4/vtemp1__24_carry_n_5
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.334     9.902 r  G4/vtemp1__36_carry__1_i_2/O
                         net (fo=1, routed)           0.504    10.406    G4/vtemp1__36_carry__1_i_2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.696    11.102 r  G4/vtemp1__36_carry__1/CO[1]
                         net (fo=1, routed)           0.441    11.544    G4/vtemp1__36_carry__1_n_2
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.329    11.873 r  G4/vtemp[0]_i_2/O
                         net (fo=1, routed)           0.000    11.873    G4/vtemp[0]_i_2_n_0
    SLICE_X3Y14          FDRE                                         r  G4/vtemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.514    41.514    G4/clk_25
    SLICE_X3Y14          FDRE                                         r  G4/vtemp_reg[0]/C
                         clock pessimism              0.094    41.608    
                         clock uncertainty           -0.098    41.511    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.029    41.540    G4/vtemp_reg[0]
  -------------------------------------------------------------------
                         required time                         41.540    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                 29.667    

Slack (MET) :             30.633ns  (required time - arrival time)
  Source:                 G4/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/htemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 3.628ns (38.902%)  route 5.698ns (61.098%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.628     1.628    G4/clk_25
    SLICE_X5Y15          FDRE                                         r  G4/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.419     2.047 r  G4/hcount_reg[2]/Q
                         net (fo=15, routed)          1.155     3.202    G4/hcount_reg[2]
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.299     3.501 r  G4/htemp1_carry__0_i_11/O
                         net (fo=7, routed)           0.990     4.491    G4/htemp1_carry__0_i_11_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I4_O)        0.124     4.615 r  G4/htemp1_carry__0_i_9/O
                         net (fo=6, routed)           0.708     5.323    G4/htemp1_carry__0_i_9_n_0
    SLICE_X6Y13          LUT3 (Prop_lut3_I0_O)        0.150     5.473 r  G4/htemp1_carry_i_5/O
                         net (fo=13, routed)          1.045     6.517    G4/htemp1_carry_i_5_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I3_O)        0.355     6.872 r  G4/htemp1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.872    G4/htemp1_carry_i_3_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.252 r  G4/htemp1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.252    G4/htemp1_carry_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  G4/htemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    G4/htemp1_carry__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.608 r  G4/htemp1_carry__1/O[2]
                         net (fo=8, routed)           0.854     8.462    G4/htemp1_carry__1_n_5
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.331     8.793 r  G4/htemp1__23_carry_i_1/O
                         net (fo=2, routed)           0.649     9.442    G4/htemp1__23_carry_i_1_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.327     9.769 r  G4/htemp1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     9.769    G4/htemp1__23_carry_i_4_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.170 r  G4/htemp1__23_carry/CO[3]
                         net (fo=1, routed)           0.000    10.170    G4/htemp1__23_carry_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.327 r  G4/htemp1__23_carry__0/CO[1]
                         net (fo=1, routed)           0.298    10.625    G4/htemp1__23_carry__0_n_2
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.329    10.954 r  G4/htemp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.954    G4/htemp[0]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  G4/htemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.512    41.512    G4/clk_25
    SLICE_X6Y14          FDRE                                         r  G4/htemp_reg[0]/C
                         clock pessimism              0.093    41.605    
                         clock uncertainty           -0.098    41.508    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)        0.079    41.587    G4/htemp_reg[0]
  -------------------------------------------------------------------
                         required time                         41.587    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                 30.633    

Slack (MET) :             32.290ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/hpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 2.201ns (29.802%)  route 5.184ns (70.198%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.566     1.566    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  G2/myhSpriteLoc_reg[0]/Q
                         net (fo=15, routed)          1.202     3.287    G2/Q[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I4_O)        0.146     3.433 r  G2/active3_carry_i_9/O
                         net (fo=3, routed)           0.902     4.334    G2/active3_carry_i_9_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     4.688 r  G2/active3_carry__0_i_3/O
                         net (fo=2, routed)           0.609     5.297    G2/active3_carry__0_i_3_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.328     5.625 r  G2/active3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.625    G2/active3_carry__0_i_2_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.989 r  G2/active3_carry__0/CO[0]
                         net (fo=1, routed)           0.947     6.936    G2/active3
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.367     7.303 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     7.973    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     8.097 r  G2/active_i_1/O
                         net (fo=15, routed)          0.855     8.952    G2/active_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.447    41.447    G2/clk_25
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[0]/C
                         clock pessimism              0.097    41.544    
                         clock uncertainty           -0.098    41.447    
    SLICE_X9Y11          FDRE (Setup_fdre_C_CE)      -0.205    41.242    G2/hpos_reg[0]
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 32.290    

Slack (MET) :             32.290ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/hpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 2.201ns (29.802%)  route 5.184ns (70.198%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.566     1.566    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  G2/myhSpriteLoc_reg[0]/Q
                         net (fo=15, routed)          1.202     3.287    G2/Q[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I4_O)        0.146     3.433 r  G2/active3_carry_i_9/O
                         net (fo=3, routed)           0.902     4.334    G2/active3_carry_i_9_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     4.688 r  G2/active3_carry__0_i_3/O
                         net (fo=2, routed)           0.609     5.297    G2/active3_carry__0_i_3_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.328     5.625 r  G2/active3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.625    G2/active3_carry__0_i_2_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.989 r  G2/active3_carry__0/CO[0]
                         net (fo=1, routed)           0.947     6.936    G2/active3
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.367     7.303 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     7.973    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     8.097 r  G2/active_i_1/O
                         net (fo=15, routed)          0.855     8.952    G2/active_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.447    41.447    G2/clk_25
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[1]/C
                         clock pessimism              0.097    41.544    
                         clock uncertainty           -0.098    41.447    
    SLICE_X9Y11          FDRE (Setup_fdre_C_CE)      -0.205    41.242    G2/hpos_reg[1]
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 32.290    

Slack (MET) :             32.290ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/hpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 2.201ns (29.802%)  route 5.184ns (70.198%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.566     1.566    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  G2/myhSpriteLoc_reg[0]/Q
                         net (fo=15, routed)          1.202     3.287    G2/Q[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I4_O)        0.146     3.433 r  G2/active3_carry_i_9/O
                         net (fo=3, routed)           0.902     4.334    G2/active3_carry_i_9_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     4.688 r  G2/active3_carry__0_i_3/O
                         net (fo=2, routed)           0.609     5.297    G2/active3_carry__0_i_3_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.328     5.625 r  G2/active3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.625    G2/active3_carry__0_i_2_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.989 r  G2/active3_carry__0/CO[0]
                         net (fo=1, routed)           0.947     6.936    G2/active3
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.367     7.303 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     7.973    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     8.097 r  G2/active_i_1/O
                         net (fo=15, routed)          0.855     8.952    G2/active_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.447    41.447    G2/clk_25
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[2]/C
                         clock pessimism              0.097    41.544    
                         clock uncertainty           -0.098    41.447    
    SLICE_X9Y11          FDRE (Setup_fdre_C_CE)      -0.205    41.242    G2/hpos_reg[2]
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 32.290    

Slack (MET) :             32.290ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/hpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 2.201ns (29.802%)  route 5.184ns (70.198%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.566     1.566    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  G2/myhSpriteLoc_reg[0]/Q
                         net (fo=15, routed)          1.202     3.287    G2/Q[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I4_O)        0.146     3.433 r  G2/active3_carry_i_9/O
                         net (fo=3, routed)           0.902     4.334    G2/active3_carry_i_9_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     4.688 r  G2/active3_carry__0_i_3/O
                         net (fo=2, routed)           0.609     5.297    G2/active3_carry__0_i_3_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.328     5.625 r  G2/active3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.625    G2/active3_carry__0_i_2_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.989 r  G2/active3_carry__0/CO[0]
                         net (fo=1, routed)           0.947     6.936    G2/active3
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.367     7.303 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     7.973    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     8.097 r  G2/active_i_1/O
                         net (fo=15, routed)          0.855     8.952    G2/active_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.447    41.447    G2/clk_25
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[3]/C
                         clock pessimism              0.097    41.544    
                         clock uncertainty           -0.098    41.447    
    SLICE_X9Y11          FDRE (Setup_fdre_C_CE)      -0.205    41.242    G2/hpos_reg[3]
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 32.290    

Slack (MET) :             32.426ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/hpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 2.201ns (30.378%)  route 5.044ns (69.622%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.566     1.566    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  G2/myhSpriteLoc_reg[0]/Q
                         net (fo=15, routed)          1.202     3.287    G2/Q[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I4_O)        0.146     3.433 r  G2/active3_carry_i_9/O
                         net (fo=3, routed)           0.902     4.334    G2/active3_carry_i_9_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     4.688 r  G2/active3_carry__0_i_3/O
                         net (fo=2, routed)           0.609     5.297    G2/active3_carry__0_i_3_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.328     5.625 r  G2/active3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.625    G2/active3_carry__0_i_2_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.989 r  G2/active3_carry__0/CO[0]
                         net (fo=1, routed)           0.947     6.936    G2/active3
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.367     7.303 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     7.973    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     8.097 r  G2/active_i_1/O
                         net (fo=15, routed)          0.715     8.812    G2/active_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  G2/hpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    41.446    G2/clk_25
    SLICE_X9Y12          FDRE                                         r  G2/hpos_reg[4]/C
                         clock pessimism              0.094    41.540    
                         clock uncertainty           -0.098    41.443    
    SLICE_X9Y12          FDRE (Setup_fdre_C_CE)      -0.205    41.238    G2/hpos_reg[4]
  -------------------------------------------------------------------
                         required time                         41.238    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                 32.426    

Slack (MET) :             32.426ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/hpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 2.201ns (30.378%)  route 5.044ns (69.622%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.566     1.566    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  G2/myhSpriteLoc_reg[0]/Q
                         net (fo=15, routed)          1.202     3.287    G2/Q[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I4_O)        0.146     3.433 r  G2/active3_carry_i_9/O
                         net (fo=3, routed)           0.902     4.334    G2/active3_carry_i_9_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     4.688 r  G2/active3_carry__0_i_3/O
                         net (fo=2, routed)           0.609     5.297    G2/active3_carry__0_i_3_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.328     5.625 r  G2/active3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.625    G2/active3_carry__0_i_2_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.989 r  G2/active3_carry__0/CO[0]
                         net (fo=1, routed)           0.947     6.936    G2/active3
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.367     7.303 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     7.973    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     8.097 r  G2/active_i_1/O
                         net (fo=15, routed)          0.715     8.812    G2/active_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  G2/hpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    41.446    G2/clk_25
    SLICE_X9Y12          FDRE                                         r  G2/hpos_reg[5]/C
                         clock pessimism              0.094    41.540    
                         clock uncertainty           -0.098    41.443    
    SLICE_X9Y12          FDRE (Setup_fdre_C_CE)      -0.205    41.238    G2/hpos_reg[5]
  -------------------------------------------------------------------
                         required time                         41.238    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                 32.426    

Slack (MET) :             32.426ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/hpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 2.201ns (30.378%)  route 5.044ns (69.622%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.566     1.566    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  G2/myhSpriteLoc_reg[0]/Q
                         net (fo=15, routed)          1.202     3.287    G2/Q[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I4_O)        0.146     3.433 r  G2/active3_carry_i_9/O
                         net (fo=3, routed)           0.902     4.334    G2/active3_carry_i_9_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     4.688 r  G2/active3_carry__0_i_3/O
                         net (fo=2, routed)           0.609     5.297    G2/active3_carry__0_i_3_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.328     5.625 r  G2/active3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.625    G2/active3_carry__0_i_2_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.989 r  G2/active3_carry__0/CO[0]
                         net (fo=1, routed)           0.947     6.936    G2/active3
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.367     7.303 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     7.973    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     8.097 r  G2/active_i_1/O
                         net (fo=15, routed)          0.715     8.812    G2/active_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  G2/hpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    41.446    G2/clk_25
    SLICE_X9Y12          FDRE                                         r  G2/hpos_reg[6]/C
                         clock pessimism              0.094    41.540    
                         clock uncertainty           -0.098    41.443    
    SLICE_X9Y12          FDRE (Setup_fdre_C_CE)      -0.205    41.238    G2/hpos_reg[6]
  -------------------------------------------------------------------
                         required time                         41.238    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                 32.426    

Slack (MET) :             32.543ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 2.201ns (30.099%)  route 5.112ns (69.901%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.566     1.566    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  G2/myhSpriteLoc_reg[0]/Q
                         net (fo=15, routed)          1.202     3.287    G2/Q[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I4_O)        0.146     3.433 r  G2/active3_carry_i_9/O
                         net (fo=3, routed)           0.902     4.334    G2/active3_carry_i_9_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     4.688 r  G2/active3_carry__0_i_3/O
                         net (fo=2, routed)           0.609     5.297    G2/active3_carry__0_i_3_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.328     5.625 r  G2/active3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.625    G2/active3_carry__0_i_2_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.989 r  G2/active3_carry__0/CO[0]
                         net (fo=1, routed)           0.947     6.936    G2/active3
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.367     7.303 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     7.973    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     8.097 r  G2/active_i_1/O
                         net (fo=15, routed)          0.782     8.879    G2/active_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  G2/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.506    41.506    G2/clk_25
    SLICE_X5Y19          FDRE                                         r  G2/active_reg/C
                         clock pessimism              0.080    41.586    
                         clock uncertainty           -0.098    41.489    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)       -0.067    41.422    G2/active_reg
  -------------------------------------------------------------------
                         required time                         41.422    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                 32.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 G2/hpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.564     0.564    G2/clk_25
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  G2/hpos_reg[1]/Q
                         net (fo=3, routed)           0.170     0.875    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.873     0.873    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.619    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.802    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 G2/hpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.428%)  route 0.226ns (61.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.564     0.564    G2/clk_25
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  G2/hpos_reg[2]/Q
                         net (fo=3, routed)           0.226     0.931    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y2          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.873     0.873    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.619    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.802    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 G2/hpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.029%)  route 0.230ns (61.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.564     0.564    G2/clk_25
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  G2/hpos_reg[0]/Q
                         net (fo=3, routed)           0.230     0.934    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y2          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.873     0.873    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.619    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.802    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 G4/vtemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vcountsquare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.591     0.591    G4/clk_25
    SLICE_X3Y14          FDRE                                         r  G4/vtemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  G4/vtemp_reg[0]/Q
                         net (fo=1, routed)           0.112     0.844    G4/vtemp_reg_n_0_[0]
    SLICE_X3Y15          FDRE                                         r  G4/vcountsquare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.860     0.860    G4/clk_25
    SLICE_X3Y15          FDRE                                         r  G4/vcountsquare_reg/C
                         clock pessimism             -0.255     0.605    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.070     0.675    G4/vcountsquare_reg
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 G2/hpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.820%)  route 0.276ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.564     0.564    G2/clk_25
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  G2/hpos_reg[1]/Q
                         net (fo=3, routed)           0.276     0.981    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y3          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.869     0.869    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.615    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.798    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 G4/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/hQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.589%)  route 0.138ns (49.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.590     0.590    G4/clk_25
    SLICE_X4Y12          FDRE                                         r  G4/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  G4/hcount_reg[7]/Q
                         net (fo=10, routed)          0.138     0.868    G4/hcount_reg[7]
    SLICE_X7Y12          FDRE                                         r  G4/hQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.860     0.860    G4/clk_25
    SLICE_X7Y12          FDRE                                         r  G4/hQ_reg[7]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.066     0.671    G4/hQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 G4/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.826%)  route 0.132ns (41.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.591     0.591    G4/clk_25
    SLICE_X0Y14          FDRE                                         r  G4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  G4/vcount_reg[1]/Q
                         net (fo=26, routed)          0.132     0.864    G4/vcount_reg[1]
    SLICE_X1Y14          LUT4 (Prop_lut4_I2_O)        0.048     0.912 r  G4/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.912    G4/vcount[3]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  G4/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.861     0.861    G4/clk_25
    SLICE_X1Y14          FDRE                                         r  G4/vcount_reg[3]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.107     0.711    G4/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.344%)  route 0.117ns (35.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.561     0.561    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y16          FDRE                                         r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=8, routed)           0.117     0.842    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.048     0.890 r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.000     0.890    G3/douta[11]
    SLICE_X9Y16          FDSE                                         r  G3/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.829     0.829    G3/clk_25
    SLICE_X9Y16          FDSE                                         r  G3/RGB_reg[11]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X9Y16          FDSE (Hold_fdse_C_D)         0.107     0.681    G3/RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.213ns (64.258%)  route 0.118ns (35.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.561     0.561    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y16          FDRE                                         r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=8, routed)           0.118     0.843    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.049     0.892 r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.892    G3/douta[5]
    SLICE_X9Y16          FDSE                                         r  G3/RGB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.829     0.829    G3/clk_25
    SLICE_X9Y16          FDSE                                         r  G3/RGB_reg[5]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X9Y16          FDSE (Hold_fdse_C_D)         0.107     0.681    G3/RGB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 G4/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.438%)  route 0.132ns (41.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.591     0.591    G4/clk_25
    SLICE_X0Y14          FDRE                                         r  G4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  G4/vcount_reg[1]/Q
                         net (fo=26, routed)          0.132     0.864    G4/vcount_reg[1]
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     0.909 r  G4/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.909    G4/vcount[2]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  G4/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.861     0.861    G4/clk_25
    SLICE_X1Y14          FDRE                                         r  G4/vcount_reg[2]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.091     0.695    G4/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    G0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y19      G2/active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y11      G2/hpos_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y19      G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y19      G2/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y19      G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y19      G2/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      G2/hpos_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           240 Endpoints
Min Delay           240 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speedSel[2]
                            (input port)
  Destination:            G1/x_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.148ns  (logic 6.570ns (49.969%)  route 6.578ns (50.031%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  speedSel[2] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  speedSel_IBUF[2]_inst/O
                         net (fo=1, routed)           3.786     5.241    G1/A[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841     9.082 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.159    10.241    G1/cnt3_n_102
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.365    G1/cnt2_carry_i_7_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.915    G1/cnt2_carry_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    G1/cnt2_carry__0_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.186 r  G1/cnt2_carry__1/CO[1]
                         net (fo=2, routed)           1.103    12.289    G1/cnt2_carry__1_n_2
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.329    12.618 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.531    13.148    G1/x
    SLICE_X10Y10         FDCE                                         r  G1/x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[2]
                            (input port)
  Destination:            G1/x_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 6.570ns (50.100%)  route 6.544ns (49.900%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  speedSel[2] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  speedSel_IBUF[2]_inst/O
                         net (fo=1, routed)           3.786     5.241    G1/A[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841     9.082 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.159    10.241    G1/cnt3_n_102
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.365    G1/cnt2_carry_i_7_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.915    G1/cnt2_carry_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    G1/cnt2_carry__0_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.186 r  G1/cnt2_carry__1/CO[1]
                         net (fo=2, routed)           1.103    12.289    G1/cnt2_carry__1_n_2
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.329    12.618 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.496    13.114    G1/x
    SLICE_X9Y10          FDCE                                         r  G1/x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[2]
                            (input port)
  Destination:            G1/x_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 6.570ns (50.100%)  route 6.544ns (49.900%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  speedSel[2] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  speedSel_IBUF[2]_inst/O
                         net (fo=1, routed)           3.786     5.241    G1/A[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841     9.082 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.159    10.241    G1/cnt3_n_102
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.365    G1/cnt2_carry_i_7_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.915    G1/cnt2_carry_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    G1/cnt2_carry__0_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.186 r  G1/cnt2_carry__1/CO[1]
                         net (fo=2, routed)           1.103    12.289    G1/cnt2_carry__1_n_2
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.329    12.618 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.496    13.114    G1/x
    SLICE_X9Y10          FDCE                                         r  G1/x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[2]
                            (input port)
  Destination:            G1/x_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 6.570ns (50.100%)  route 6.544ns (49.900%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  speedSel[2] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  speedSel_IBUF[2]_inst/O
                         net (fo=1, routed)           3.786     5.241    G1/A[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841     9.082 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.159    10.241    G1/cnt3_n_102
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.365    G1/cnt2_carry_i_7_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.915    G1/cnt2_carry_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    G1/cnt2_carry__0_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.186 r  G1/cnt2_carry__1/CO[1]
                         net (fo=2, routed)           1.103    12.289    G1/cnt2_carry__1_n_2
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.329    12.618 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.496    13.114    G1/x
    SLICE_X9Y10          FDCE                                         r  G1/x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[2]
                            (input port)
  Destination:            G1/x_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 6.570ns (50.100%)  route 6.544ns (49.900%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  speedSel[2] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  speedSel_IBUF[2]_inst/O
                         net (fo=1, routed)           3.786     5.241    G1/A[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841     9.082 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.159    10.241    G1/cnt3_n_102
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.365    G1/cnt2_carry_i_7_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.915    G1/cnt2_carry_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    G1/cnt2_carry__0_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.186 r  G1/cnt2_carry__1/CO[1]
                         net (fo=2, routed)           1.103    12.289    G1/cnt2_carry__1_n_2
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.329    12.618 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.496    13.114    G1/x
    SLICE_X9Y10          FDCE                                         r  G1/x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[2]
                            (input port)
  Destination:            G1/x_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 6.570ns (50.100%)  route 6.544ns (49.900%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  speedSel[2] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  speedSel_IBUF[2]_inst/O
                         net (fo=1, routed)           3.786     5.241    G1/A[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841     9.082 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.159    10.241    G1/cnt3_n_102
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.365    G1/cnt2_carry_i_7_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.915    G1/cnt2_carry_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    G1/cnt2_carry__0_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.186 r  G1/cnt2_carry__1/CO[1]
                         net (fo=2, routed)           1.103    12.289    G1/cnt2_carry__1_n_2
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.329    12.618 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.496    13.114    G1/x
    SLICE_X8Y10          FDCE                                         r  G1/x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[2]
                            (input port)
  Destination:            G1/x_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 6.570ns (50.100%)  route 6.544ns (49.900%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  speedSel[2] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  speedSel_IBUF[2]_inst/O
                         net (fo=1, routed)           3.786     5.241    G1/A[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841     9.082 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.159    10.241    G1/cnt3_n_102
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.365    G1/cnt2_carry_i_7_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.915    G1/cnt2_carry_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    G1/cnt2_carry__0_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.186 r  G1/cnt2_carry__1/CO[1]
                         net (fo=2, routed)           1.103    12.289    G1/cnt2_carry__1_n_2
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.329    12.618 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.496    13.114    G1/x
    SLICE_X8Y10          FDCE                                         r  G1/x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[2]
                            (input port)
  Destination:            G1/x_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 6.570ns (50.100%)  route 6.544ns (49.900%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  speedSel[2] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  speedSel_IBUF[2]_inst/O
                         net (fo=1, routed)           3.786     5.241    G1/A[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841     9.082 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.159    10.241    G1/cnt3_n_102
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.365    G1/cnt2_carry_i_7_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.915    G1/cnt2_carry_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    G1/cnt2_carry__0_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.186 r  G1/cnt2_carry__1/CO[1]
                         net (fo=2, routed)           1.103    12.289    G1/cnt2_carry__1_n_2
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.329    12.618 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.496    13.114    G1/x
    SLICE_X8Y10          FDPE                                         r  G1/x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[2]
                            (input port)
  Destination:            G1/x_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 6.570ns (50.100%)  route 6.544ns (49.900%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  speedSel[2] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  speedSel_IBUF[2]_inst/O
                         net (fo=1, routed)           3.786     5.241    G1/A[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841     9.082 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.159    10.241    G1/cnt3_n_102
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.365    G1/cnt2_carry_i_7_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.915    G1/cnt2_carry_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    G1/cnt2_carry__0_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.186 r  G1/cnt2_carry__1/CO[1]
                         net (fo=2, routed)           1.103    12.289    G1/cnt2_carry__1_n_2
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.329    12.618 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.496    13.114    G1/x
    SLICE_X8Y10          FDCE                                         r  G1/x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[2]
                            (input port)
  Destination:            G1/x_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 6.570ns (50.100%)  route 6.544ns (49.900%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  speedSel[2] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  speedSel_IBUF[2]_inst/O
                         net (fo=1, routed)           3.786     5.241    G1/A[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841     9.082 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.159    10.241    G1/cnt3_n_102
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.365    G1/cnt2_carry_i_7_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.915    G1/cnt2_carry_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    G1/cnt2_carry__0_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.186 r  G1/cnt2_carry__1/CO[1]
                         net (fo=2, routed)           1.103    12.289    G1/cnt2_carry__1_n_2
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.329    12.618 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.496    13.114    G1/x
    SLICE_X8Y10          FDPE                                         r  G1/x_reg[9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G9U/FSM_onehot_which_byte_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G9U/FSM_onehot_which_byte_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.332%)  route 0.108ns (45.668%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE                         0.000     0.000 r  G9U/FSM_onehot_which_byte_out_reg[4]/C
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  G9U/FSM_onehot_which_byte_out_reg[4]/Q
                         net (fo=7, routed)           0.108     0.236    G9U/FSM_onehot_which_byte_out_reg_n_0_[4]
    SLICE_X28Y56         FDRE                                         r  G9U/FSM_onehot_which_byte_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G9U/temp_byte_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G7U/r_TX_Data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.003%)  route 0.123ns (48.997%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE                         0.000     0.000 r  G9U/temp_byte_out_reg[7]/C
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  G9U/temp_byte_out_reg[7]/Q
                         net (fo=2, routed)           0.123     0.251    G7U/o_Byte_out[7]
    SLICE_X32Y57         FDRE                                         r  G7U/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/x_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G1/x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  G1/x_reg[3]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  G1/x_reg[3]/Q
                         net (fo=5, routed)           0.088     0.229    G1/Q[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.274 r  G1/x[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    G1/p_0_in[5]
    SLICE_X8Y10          FDCE                                         r  G1/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G9U/FSM_onehot_which_byte_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G9U/FSM_onehot_which_byte_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.828%)  route 0.154ns (52.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE                         0.000     0.000 r  G9U/FSM_onehot_which_byte_out_reg[3]/C
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G9U/FSM_onehot_which_byte_out_reg[3]/Q
                         net (fo=8, routed)           0.154     0.295    G9U/FSM_onehot_which_byte_out_reg_n_0_[3]
    SLICE_X28Y56         FDRE                                         r  G9U/FSM_onehot_which_byte_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G9U/temp_byte_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G7U/r_TX_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE                         0.000     0.000 r  G9U/temp_byte_out_reg[6]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G9U/temp_byte_out_reg[6]/Q
                         net (fo=2, routed)           0.156     0.297    G7U/o_Byte_out[6]
    SLICE_X30Y57         FDRE                                         r  G7U/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G9U/temp_byte_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G9U/temp_byte_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE                         0.000     0.000 r  G9U/temp_byte_out_reg[2]/C
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G9U/temp_byte_out_reg[2]/Q
                         net (fo=2, routed)           0.114     0.255    G9U/Q[2]
    SLICE_X31Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.300 r  G9U/temp_byte_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.300    G9U/temp_byte_out[2]
    SLICE_X31Y57         FDRE                                         r  G9U/temp_byte_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G6U/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G8U/Data_Viable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.198%)  route 0.139ns (45.802%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE                         0.000     0.000 r  G6U/r_RX_DV_reg/C
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G6U/r_RX_DV_reg/Q
                         net (fo=5, routed)           0.139     0.303    G8U/Recieved_Data_Valid
    SLICE_X8Y20          FDRE                                         r  G8U/Data_Viable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G9U/temp_byte_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G9U/temp_byte_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE                         0.000     0.000 r  G9U/temp_byte_out_reg[4]/C
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G9U/temp_byte_out_reg[4]/Q
                         net (fo=2, routed)           0.117     0.258    G9U/Q[4]
    SLICE_X29Y57         LUT6 (Prop_lut6_I1_O)        0.045     0.303 r  G9U/temp_byte_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.303    G9U/temp_byte_out[4]
    SLICE_X29Y57         FDRE                                         r  G9U/temp_byte_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G9U/temp_byte_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G7U/r_TX_Data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE                         0.000     0.000 r  G9U/temp_byte_out_reg[3]/C
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G9U/temp_byte_out_reg[3]/Q
                         net (fo=2, routed)           0.164     0.305    G7U/o_Byte_out[3]
    SLICE_X32Y57         FDRE                                         r  G7U/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G9U/temp_byte_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G7U/r_TX_Data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.413%)  route 0.176ns (55.587%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE                         0.000     0.000 r  G9U/temp_byte_out_reg[1]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G9U/temp_byte_out_reg[1]/Q
                         net (fo=2, routed)           0.176     0.317    G7U/o_Byte_out[1]
    SLICE_X32Y57         FDRE                                         r  G7U/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G4/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.731ns  (logic 4.048ns (60.147%)  route 2.683ns (39.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.626     1.626    G4/clk_25
    SLICE_X2Y19          FDRE                                         r  G4/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     2.144 r  G4/green_reg[3]/Q
                         net (fo=1, routed)           2.683     4.827    green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.357 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.357    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.658ns  (logic 4.174ns (62.693%)  route 2.484ns (37.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.626     1.626    G4/clk_25
    SLICE_X2Y19          FDRE                                         r  G4/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.478     2.104 r  G4/red_reg[1]/Q
                         net (fo=1, routed)           2.484     4.588    red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.696     8.285 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.285    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.526ns  (logic 4.042ns (61.929%)  route 2.485ns (38.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.627     1.627    G4/clk_25
    SLICE_X2Y18          FDRE                                         r  G4/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  G4/red_reg[0]/Q
                         net (fo=1, routed)           2.485     4.630    red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     8.154 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.154    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.385ns  (logic 4.047ns (63.388%)  route 2.338ns (36.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.627     1.627    G4/clk_25
    SLICE_X2Y18          FDRE                                         r  G4/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  G4/green_reg[2]/Q
                         net (fo=1, routed)           2.338     4.483    green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     8.012 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.012    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.359ns  (logic 4.039ns (63.516%)  route 2.320ns (36.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.627     1.627    G4/clk_25
    SLICE_X2Y18          FDRE                                         r  G4/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  G4/green_reg[0]/Q
                         net (fo=1, routed)           2.320     4.465    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     7.986 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.986    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 4.023ns (63.415%)  route 2.321ns (36.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.627     1.627    G4/clk_25
    SLICE_X2Y18          FDRE                                         r  G4/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  G4/green_reg[1]/Q
                         net (fo=1, routed)           2.321     4.467    green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     7.972 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.972    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.324ns  (logic 4.174ns (65.999%)  route 2.150ns (34.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.625     1.625    G4/clk_25
    SLICE_X2Y20          FDRE                                         r  G4/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.478     2.103 r  G4/blue_reg[3]/Q
                         net (fo=1, routed)           2.150     4.254    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.696     7.949 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.949    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.302ns  (logic 4.152ns (65.892%)  route 2.149ns (34.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.626     1.626    G4/clk_25
    SLICE_X2Y19          FDRE                                         r  G4/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.478     2.104 r  G4/blue_reg[1]/Q
                         net (fo=1, routed)           2.149     4.254    blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.674     7.928 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.928    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.288ns  (logic 3.980ns (63.295%)  route 2.308ns (36.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.626     1.626    G4/clk_25
    SLICE_X3Y19          FDRE                                         r  G4/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     2.082 r  G4/red_reg[2]/Q
                         net (fo=1, routed)           2.308     4.390    red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     7.914 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.914    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.150ns  (logic 4.013ns (65.253%)  route 2.137ns (34.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.626     1.626    G4/clk_25
    SLICE_X2Y19          FDRE                                         r  G4/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     2.144 r  G4/blue_reg[0]/Q
                         net (fo=1, routed)           2.137     4.281    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     7.777 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.777    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G4/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.345ns (75.598%)  route 0.434ns (24.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.585     0.585    G4/clk_25
    SLICE_X0Y22          FDRE                                         r  G4/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  G4/vsync_reg/Q
                         net (fo=1, routed)           0.434     1.160    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.364 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.364    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.362ns (75.679%)  route 0.438ns (24.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.583     0.583    G4/clk_25
    SLICE_X2Y23          FDRE                                         r  G4/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  G4/hsync_reg/Q
                         net (fo=1, routed)           0.438     1.184    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.382 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.382    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.368ns (74.970%)  route 0.457ns (25.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.586     0.586    G4/clk_25
    SLICE_X2Y20          FDRE                                         r  G4/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     0.750 r  G4/red_reg[3]/Q
                         net (fo=1, routed)           0.457     1.206    red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.410 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.410    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.384ns (72.658%)  route 0.521ns (27.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.586     0.586    G4/clk_25
    SLICE_X2Y20          FDRE                                         r  G4/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     0.750 r  G4/blue_reg[2]/Q
                         net (fo=1, routed)           0.521     1.270    blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.490 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.490    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.361ns (70.985%)  route 0.556ns (29.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.587     0.587    G4/clk_25
    SLICE_X2Y19          FDRE                                         r  G4/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     0.751 r  G4/blue_reg[0]/Q
                         net (fo=1, routed)           0.556     1.307    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.503 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.503    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.406ns (71.384%)  route 0.563ns (28.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.587     0.587    G4/clk_25
    SLICE_X2Y19          FDRE                                         r  G4/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.148     0.735 r  G4/blue_reg[1]/Q
                         net (fo=1, routed)           0.563     1.298    blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.258     2.556 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.556    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.427ns (71.661%)  route 0.564ns (28.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.586     0.586    G4/clk_25
    SLICE_X2Y20          FDRE                                         r  G4/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.148     0.734 r  G4/blue_reg[3]/Q
                         net (fo=1, routed)           0.564     1.298    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.279     2.576 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.576    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.371ns (68.708%)  route 0.624ns (31.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.588     0.588    G4/clk_25
    SLICE_X2Y18          FDRE                                         r  G4/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.752 r  G4/green_reg[1]/Q
                         net (fo=1, routed)           0.624     1.376    green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.582 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.582    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.366ns (68.333%)  route 0.633ns (31.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.587     0.587    G4/clk_25
    SLICE_X3Y19          FDRE                                         r  G4/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  G4/red_reg[2]/Q
                         net (fo=1, routed)           0.633     1.361    red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.585 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.585    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.386ns (68.612%)  route 0.634ns (31.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.588     0.588    G4/clk_25
    SLICE_X2Y18          FDRE                                         r  G4/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.752 r  G4/green_reg[0]/Q
                         net (fo=1, routed)           0.634     1.386    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.607 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.607    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     6.575    G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.000 f  G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G2/hpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 1.701ns (36.947%)  route 2.903ns (63.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sprSel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.378     2.831    G2/sprSel_IBUF[0]
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     2.955 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     3.625    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     3.749 r  G2/active_i_1/O
                         net (fo=15, routed)          0.855     4.603    G2/active_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.447     1.447    G2/clk_25
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G2/hpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 1.701ns (36.947%)  route 2.903ns (63.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sprSel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.378     2.831    G2/sprSel_IBUF[0]
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     2.955 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     3.625    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     3.749 r  G2/active_i_1/O
                         net (fo=15, routed)          0.855     4.603    G2/active_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.447     1.447    G2/clk_25
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G2/hpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 1.701ns (36.947%)  route 2.903ns (63.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sprSel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.378     2.831    G2/sprSel_IBUF[0]
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     2.955 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     3.625    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     3.749 r  G2/active_i_1/O
                         net (fo=15, routed)          0.855     4.603    G2/active_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.447     1.447    G2/clk_25
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G2/hpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 1.701ns (36.947%)  route 2.903ns (63.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sprSel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.378     2.831    G2/sprSel_IBUF[0]
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     2.955 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     3.625    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     3.749 r  G2/active_i_1/O
                         net (fo=15, routed)          0.855     4.603    G2/active_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.447     1.447    G2/clk_25
    SLICE_X9Y11          FDRE                                         r  G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G2/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 1.701ns (37.540%)  route 2.830ns (62.460%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sprSel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.378     2.831    G2/sprSel_IBUF[0]
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     2.955 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     3.625    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     3.749 r  G2/active_i_1/O
                         net (fo=15, routed)          0.782     4.531    G2/active_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  G2/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.506     1.506    G2/clk_25
    SLICE_X5Y19          FDRE                                         r  G2/active_reg/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G2/hpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 1.701ns (38.105%)  route 2.763ns (61.895%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sprSel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.378     2.831    G2/sprSel_IBUF[0]
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     2.955 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     3.625    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     3.749 r  G2/active_i_1/O
                         net (fo=15, routed)          0.715     4.464    G2/active_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  G2/hpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446     1.446    G2/clk_25
    SLICE_X9Y12          FDRE                                         r  G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G2/hpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 1.701ns (38.105%)  route 2.763ns (61.895%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sprSel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.378     2.831    G2/sprSel_IBUF[0]
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     2.955 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     3.625    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     3.749 r  G2/active_i_1/O
                         net (fo=15, routed)          0.715     4.464    G2/active_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  G2/hpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446     1.446    G2/clk_25
    SLICE_X9Y12          FDRE                                         r  G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G2/hpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 1.701ns (38.105%)  route 2.763ns (61.895%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sprSel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.378     2.831    G2/sprSel_IBUF[0]
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     2.955 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     3.625    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     3.749 r  G2/active_i_1/O
                         net (fo=15, routed)          0.715     4.464    G2/active_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  G2/hpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446     1.446    G2/clk_25
    SLICE_X9Y12          FDRE                                         r  G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G2/vpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 1.701ns (38.694%)  route 2.695ns (61.306%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sprSel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.378     2.831    G2/sprSel_IBUF[0]
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     2.955 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     3.625    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     3.749 r  G2/active_i_1/O
                         net (fo=15, routed)          0.647     4.396    G2/active_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  G2/vpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.509     1.509    G2/clk_25
    SLICE_X7Y17          FDRE                                         r  G2/vpos_reg[4]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G2/vpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 1.701ns (38.694%)  route 2.695ns (61.306%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sprSel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.378     2.831    G2/sprSel_IBUF[0]
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     2.955 r  G2/active_i_2/O
                         net (fo=1, routed)           0.670     3.625    G2/active_i_2_n_0
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     3.749 r  G2/active_i_1/O
                         net (fo=15, routed)          0.647     4.396    G2/active_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  G2/vpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.509     1.509    G2/clk_25
    SLICE_X7Y17          FDRE                                         r  G2/vpos_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G1/x_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G2/myhSpriteLoc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.320%)  route 0.148ns (53.680%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  G1/x_reg[4]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  G1/x_reg[4]/Q
                         net (fo=4, routed)           0.148     0.276    G2/D[4]
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834     0.834    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[4]/C

Slack:                    inf
  Source:                 G1/x_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G2/myhSpriteLoc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.914%)  route 0.141ns (50.086%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  G1/x_reg[3]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  G1/x_reg[3]/Q
                         net (fo=5, routed)           0.141     0.282    G2/D[3]
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834     0.834    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[3]/C

Slack:                    inf
  Source:                 G1/x_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G2/myhSpriteLoc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.409%)  route 0.155ns (48.591%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  G1/x_reg[5]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  G1/x_reg[5]/Q
                         net (fo=3, routed)           0.155     0.319    G2/D[5]
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834     0.834    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[5]/C

Slack:                    inf
  Source:                 G1/x_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G2/myhSpriteLoc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.513%)  route 0.192ns (56.487%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  G1/x_reg[8]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  G1/x_reg[8]/Q
                         net (fo=3, routed)           0.192     0.340    G2/D[8]
    SLICE_X10Y12         FDRE                                         r  G2/myhSpriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832     0.832    G2/clk_25
    SLICE_X10Y12         FDRE                                         r  G2/myhSpriteLoc_reg[8]/C

Slack:                    inf
  Source:                 G1/x_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G2/myhSpriteLoc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.095%)  route 0.217ns (62.905%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  G1/x_reg[2]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  G1/x_reg[2]/Q
                         net (fo=6, routed)           0.217     0.345    G2/D[2]
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834     0.834    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[2]/C

Slack:                    inf
  Source:                 G1/x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G2/myhSpriteLoc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.822%)  route 0.204ns (59.178%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  G1/x_reg[1]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  G1/x_reg[1]/Q
                         net (fo=7, routed)           0.204     0.345    G2/D[1]
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834     0.834    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[1]/C

Slack:                    inf
  Source:                 G1/x_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G2/myhSpriteLoc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.579%)  route 0.188ns (53.421%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  G1/x_reg[6]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  G1/x_reg[6]/Q
                         net (fo=5, routed)           0.188     0.352    G2/D[6]
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834     0.834    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[6]/C

Slack:                    inf
  Source:                 G1/x_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            G2/myhSpriteLoc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.592%)  route 0.235ns (61.408%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDPE                         0.000     0.000 r  G1/x_reg[9]/C
    SLICE_X8Y10          FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  G1/x_reg[9]/Q
                         net (fo=2, routed)           0.235     0.383    G2/D[9]
    SLICE_X11Y12         FDRE                                         r  G2/myhSpriteLoc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832     0.832    G2/clk_25
    SLICE_X11Y12         FDRE                                         r  G2/myhSpriteLoc_reg[9]/C

Slack:                    inf
  Source:                 G1/x_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            G2/myhSpriteLoc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.103%)  route 0.255ns (60.897%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDPE                         0.000     0.000 r  G1/x_reg[7]/C
    SLICE_X8Y10          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  G1/x_reg[7]/Q
                         net (fo=4, routed)           0.255     0.419    G2/D[7]
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834     0.834    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[7]/C

Slack:                    inf
  Source:                 G1/x_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G2/myhSpriteLoc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.320%)  route 0.314ns (65.680%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE                         0.000     0.000 r  G1/x_reg[0]/C
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  G1/x_reg[0]/Q
                         net (fo=8, routed)           0.314     0.478    G2/D[0]
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.834     0.834    G2/clk_25
    SLICE_X8Y11          FDRE                                         r  G2/myhSpriteLoc_reg[0]/C





