{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 16:00:54 2024 " "Info: Processing started: Sun Dec 22 16:00:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off module_computer -c module_computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off module_computer -c module_computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ir:inst\|x\[1\] memory lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|ram_block1a0~porta_datain_reg4 50.57 MHz 19.776 ns Internal " "Info: Clock \"clk\" has Internal fmax of 50.57 MHz between source register \"ir:inst\|x\[1\]\" and destination memory \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|ram_block1a0~porta_datain_reg4\" (period= 19.776 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.636 ns + Longest register memory " "Info: + Longest register to memory delay is 9.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|x\[1\] 1 REG LCFF_X22_Y7_N11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 12; REG Node = 'ir:inst\|x\[1\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|x[1] } "NODE_NAME" } } { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.651 ns) 2.547 ns reg_group:inst5\|s\[1\]~37 2 COMB LCCOMB_X21_Y6_N10 5 " "Info: 2: + IC(1.896 ns) + CELL(0.651 ns) = 2.547 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 5; COMB Node = 'reg_group:inst5\|s\[1\]~37'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { ir:inst|x[1] reg_group:inst5|s[1]~37 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 3.857 ns au:inst6\|Add0~7 3 COMB LCCOMB_X21_Y7_N2 2 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 3.857 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'au:inst6\|Add0~7'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { reg_group:inst5|s[1]~37 au:inst6|Add0~7 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.706 ns) 4.930 ns au:inst6\|Add0~14 4 COMB LCCOMB_X21_Y7_N14 2 " "Info: 4: + IC(0.367 ns) + CELL(0.706 ns) = 4.930 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 2; COMB Node = 'au:inst6\|Add0~14'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { au:inst6|Add0~7 au:inst6|Add0~14 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.016 ns au:inst6\|Add0~16 5 COMB LCCOMB_X21_Y7_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.016 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 2; COMB Node = 'au:inst6\|Add0~16'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~14 au:inst6|Add0~16 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.102 ns au:inst6\|Add0~18 6 COMB LCCOMB_X21_Y7_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.102 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 2; COMB Node = 'au:inst6\|Add0~18'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~16 au:inst6|Add0~18 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.608 ns au:inst6\|Add0~19 7 COMB LCCOMB_X21_Y7_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 5.608 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 1; COMB Node = 'au:inst6\|Add0~19'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst6|Add0~18 au:inst6|Add0~19 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.206 ns) 6.848 ns au:inst6\|t\[4\]~19 8 COMB LCCOMB_X24_Y7_N10 1 " "Info: 8: + IC(1.034 ns) + CELL(0.206 ns) = 6.848 ns; Loc. = LCCOMB_X24_Y7_N10; Fanout = 1; COMB Node = 'au:inst6\|t\[4\]~19'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { au:inst6|Add0~19 au:inst6|t[4]~19 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 7.426 ns inst18\[4\]~8 9 COMB LCCOMB_X24_Y7_N6 3 " "Info: 9: + IC(0.372 ns) + CELL(0.206 ns) = 7.426 ns; Loc. = LCCOMB_X24_Y7_N6; Fanout = 3; COMB Node = 'inst18\[4\]~8'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { au:inst6|t[4]~19 inst18[4]~8 } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.206 ns) 8.691 ns inst18\[4\]~21 10 COMB LCCOMB_X22_Y7_N24 2 " "Info: 10: + IC(1.059 ns) + CELL(0.206 ns) = 8.691 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 2; COMB Node = 'inst18\[4\]~21'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { inst18[4]~8 inst18[4]~21 } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.128 ns) 9.636 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|ram_block1a0~porta_datain_reg4 11 MEM M4K_X23_Y7 1 " "Info: 11: + IC(0.817 ns) + CELL(0.128 ns) = 9.636 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { inst18[4]~21 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_7oa1.tdf" "" { Text "E:/electronic circuit design/final/db/altsyncram_7oa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.987 ns ( 31.00 % ) " "Info: Total cell delay = 2.987 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.649 ns ( 69.00 % ) " "Info: Total interconnect delay = 6.649 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.636 ns" { ir:inst|x[1] reg_group:inst5|s[1]~37 au:inst6|Add0~7 au:inst6|Add0~14 au:inst6|Add0~16 au:inst6|Add0~18 au:inst6|Add0~19 au:inst6|t[4]~19 inst18[4]~8 inst18[4]~21 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.636 ns" { ir:inst|x[1] {} reg_group:inst5|s[1]~37 {} au:inst6|Add0~7 {} au:inst6|Add0~14 {} au:inst6|Add0~16 {} au:inst6|Add0~18 {} au:inst6|Add0~19 {} au:inst6|t[4]~19 {} inst18[4]~8 {} inst18[4]~21 {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 1.896ns 1.104ns 0.367ns 0.000ns 0.000ns 0.000ns 1.034ns 0.372ns 1.059ns 0.817ns } { 0.000ns 0.651ns 0.206ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.098 ns - Smallest " "Info: - Smallest clock skew is 0.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.833 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.834 ns) 2.833 ns lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|ram_block1a0~porta_datain_reg4 3 MEM M4K_X23_Y7 1 " "Info: 3: + IC(0.756 ns) + CELL(0.834 ns) = 2.833 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_7oa1.tdf" "" { Text "E:/electronic circuit design/final/db/altsyncram_7oa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.27 % ) " "Info: Total cell delay = 1.934 ns ( 68.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 31.73 % ) " "Info: Total interconnect delay = 0.899 ns ( 31.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clk clk~clkctrl lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.735 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.735 ns ir:inst\|x\[1\] 3 REG LCFF_X22_Y7_N11 12 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.735 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 12; REG Node = 'ir:inst\|x\[1\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.57 % ) " "Info: Total cell delay = 1.766 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 35.43 % ) " "Info: Total interconnect delay = 0.969 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.735 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clk clk~clkctrl lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.735 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_7oa1.tdf" "" { Text "E:/electronic circuit design/final/db/altsyncram_7oa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } } { "db/altsyncram_7oa1.tdf" "" { Text "E:/electronic circuit design/final/db/altsyncram_7oa1.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.636 ns" { ir:inst|x[1] reg_group:inst5|s[1]~37 au:inst6|Add0~7 au:inst6|Add0~14 au:inst6|Add0~16 au:inst6|Add0~18 au:inst6|Add0~19 au:inst6|t[4]~19 inst18[4]~8 inst18[4]~21 lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.636 ns" { ir:inst|x[1] {} reg_group:inst5|s[1]~37 {} au:inst6|Add0~7 {} au:inst6|Add0~14 {} au:inst6|Add0~16 {} au:inst6|Add0~18 {} au:inst6|Add0~19 {} au:inst6|t[4]~19 {} inst18[4]~8 {} inst18[4]~21 {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 1.896ns 1.104ns 0.367ns 0.000ns 0.000ns 0.000ns 1.034ns 0.372ns 1.059ns 0.817ns } { 0.000ns 0.651ns 0.206ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clk clk~clkctrl lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.735 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst5\|r1\[6\] INPUT\[6\] clk 9.526 ns register " "Info: tsu for register \"reg_group:inst5\|r1\[6\]\" (data pin = \"INPUT\[6\]\", clock pin = \"clk\") is 9.526 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.314 ns + Longest pin register " "Info: + Longest pin to register delay is 12.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns INPUT\[6\] 1 PIN PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 1; PIN Node = 'INPUT\[6\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[6] } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 704 568 736 720 "INPUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.041 ns) + CELL(0.624 ns) 7.610 ns inst18\[6\]~3 2 COMB LCCOMB_X24_Y7_N2 1 " "Info: 2: + IC(6.041 ns) + CELL(0.624 ns) = 7.610 ns; Loc. = LCCOMB_X24_Y7_N2; Fanout = 1; COMB Node = 'inst18\[6\]~3'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { INPUT[6] inst18[6]~3 } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.651 ns) 9.335 ns inst18\[6\]~4 3 COMB LCCOMB_X21_Y7_N4 3 " "Info: 3: + IC(1.074 ns) + CELL(0.651 ns) = 9.335 ns; Loc. = LCCOMB_X21_Y7_N4; Fanout = 3; COMB Node = 'inst18\[6\]~4'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { inst18[6]~3 inst18[6]~4 } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.370 ns) 10.783 ns mux2_1:inst13\|y\[6\]~10 4 COMB LCCOMB_X20_Y8_N26 5 " "Info: 4: + IC(1.078 ns) + CELL(0.370 ns) = 10.783 ns; Loc. = LCCOMB_X20_Y8_N26; Fanout = 5; COMB Node = 'mux2_1:inst13\|y\[6\]~10'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { inst18[6]~4 mux2_1:inst13|y[6]~10 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/electronic circuit design/final/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.460 ns) 12.314 ns reg_group:inst5\|r1\[6\] 5 REG LCFF_X21_Y8_N5 2 " "Info: 5: + IC(1.071 ns) + CELL(0.460 ns) = 12.314 ns; Loc. = LCFF_X21_Y8_N5; Fanout = 2; REG Node = 'reg_group:inst5\|r1\[6\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { mux2_1:inst13|y[6]~10 reg_group:inst5|r1[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.050 ns ( 24.77 % ) " "Info: Total cell delay = 3.050 ns ( 24.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.264 ns ( 75.23 % ) " "Info: Total interconnect delay = 9.264 ns ( 75.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.314 ns" { INPUT[6] inst18[6]~3 inst18[6]~4 mux2_1:inst13|y[6]~10 reg_group:inst5|r1[6] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.314 ns" { INPUT[6] {} INPUT[6]~combout {} inst18[6]~3 {} inst18[6]~4 {} mux2_1:inst13|y[6]~10 {} reg_group:inst5|r1[6] {} } { 0.000ns 0.000ns 6.041ns 1.074ns 1.078ns 1.071ns } { 0.000ns 0.945ns 0.624ns 0.651ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.748 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns reg_group:inst5\|r1\[6\] 3 REG LCFF_X21_Y8_N5 2 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X21_Y8_N5; Fanout = 2; REG Node = 'reg_group:inst5\|r1\[6\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl reg_group:inst5|r1[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl reg_group:inst5|r1[6] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst5|r1[6] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.314 ns" { INPUT[6] inst18[6]~3 inst18[6]~4 mux2_1:inst13|y[6]~10 reg_group:inst5|r1[6] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.314 ns" { INPUT[6] {} INPUT[6]~combout {} inst18[6]~3 {} inst18[6]~4 {} mux2_1:inst13|y[6]~10 {} reg_group:inst5|r1[6] {} } { 0.000ns 0.000ns 6.041ns 1.074ns 1.078ns 1.071ns } { 0.000ns 0.945ns 0.624ns 0.651ns 0.370ns 0.460ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl reg_group:inst5|r1[6] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst5|r1[6] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk test_y\[4\] ir:inst\|x\[1\] 18.044 ns register " "Info: tco from clock \"clk\" to destination pin \"test_y\[4\]\" through register \"ir:inst\|x\[1\]\" is 18.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.735 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.735 ns ir:inst\|x\[1\] 3 REG LCFF_X22_Y7_N11 12 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.735 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 12; REG Node = 'ir:inst\|x\[1\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.57 % ) " "Info: Total cell delay = 1.766 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 35.43 % ) " "Info: Total interconnect delay = 0.969 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.735 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.005 ns + Longest register pin " "Info: + Longest register to pin delay is 15.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|x\[1\] 1 REG LCFF_X22_Y7_N11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 12; REG Node = 'ir:inst\|x\[1\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|x[1] } "NODE_NAME" } } { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.651 ns) 2.547 ns reg_group:inst5\|s\[1\]~37 2 COMB LCCOMB_X21_Y6_N10 5 " "Info: 2: + IC(1.896 ns) + CELL(0.651 ns) = 2.547 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 5; COMB Node = 'reg_group:inst5\|s\[1\]~37'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { ir:inst|x[1] reg_group:inst5|s[1]~37 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 3.857 ns au:inst6\|Add0~7 3 COMB LCCOMB_X21_Y7_N2 2 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 3.857 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'au:inst6\|Add0~7'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { reg_group:inst5|s[1]~37 au:inst6|Add0~7 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.706 ns) 4.930 ns au:inst6\|Add0~14 4 COMB LCCOMB_X21_Y7_N14 2 " "Info: 4: + IC(0.367 ns) + CELL(0.706 ns) = 4.930 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 2; COMB Node = 'au:inst6\|Add0~14'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { au:inst6|Add0~7 au:inst6|Add0~14 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.016 ns au:inst6\|Add0~16 5 COMB LCCOMB_X21_Y7_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.016 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 2; COMB Node = 'au:inst6\|Add0~16'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~14 au:inst6|Add0~16 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.102 ns au:inst6\|Add0~18 6 COMB LCCOMB_X21_Y7_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.102 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 2; COMB Node = 'au:inst6\|Add0~18'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~16 au:inst6|Add0~18 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.608 ns au:inst6\|Add0~19 7 COMB LCCOMB_X21_Y7_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 5.608 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 1; COMB Node = 'au:inst6\|Add0~19'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst6|Add0~18 au:inst6|Add0~19 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.206 ns) 6.848 ns au:inst6\|t\[4\]~19 8 COMB LCCOMB_X24_Y7_N10 1 " "Info: 8: + IC(1.034 ns) + CELL(0.206 ns) = 6.848 ns; Loc. = LCCOMB_X24_Y7_N10; Fanout = 1; COMB Node = 'au:inst6\|t\[4\]~19'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { au:inst6|Add0~19 au:inst6|t[4]~19 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 7.426 ns inst18\[4\]~8 9 COMB LCCOMB_X24_Y7_N6 3 " "Info: 9: + IC(0.372 ns) + CELL(0.206 ns) = 7.426 ns; Loc. = LCCOMB_X24_Y7_N6; Fanout = 3; COMB Node = 'inst18\[4\]~8'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { au:inst6|t[4]~19 inst18[4]~8 } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.206 ns) 8.697 ns mux2_1:inst13\|y\[4\]~12 10 COMB LCCOMB_X22_Y7_N0 5 " "Info: 10: + IC(1.065 ns) + CELL(0.206 ns) = 8.697 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 5; COMB Node = 'mux2_1:inst13\|y\[4\]~12'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { inst18[4]~8 mux2_1:inst13|y[4]~12 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/electronic circuit design/final/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.242 ns) + CELL(3.066 ns) 15.005 ns test_y\[4\] 11 PIN PIN_26 0 " "Info: 11: + IC(3.242 ns) + CELL(3.066 ns) = 15.005 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'test_y\[4\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.308 ns" { mux2_1:inst13|y[4]~12 test_y[4] } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 424 224 400 440 "test_y\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.925 ns ( 39.49 % ) " "Info: Total cell delay = 5.925 ns ( 39.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.080 ns ( 60.51 % ) " "Info: Total interconnect delay = 9.080 ns ( 60.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.005 ns" { ir:inst|x[1] reg_group:inst5|s[1]~37 au:inst6|Add0~7 au:inst6|Add0~14 au:inst6|Add0~16 au:inst6|Add0~18 au:inst6|Add0~19 au:inst6|t[4]~19 inst18[4]~8 mux2_1:inst13|y[4]~12 test_y[4] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.005 ns" { ir:inst|x[1] {} reg_group:inst5|s[1]~37 {} au:inst6|Add0~7 {} au:inst6|Add0~14 {} au:inst6|Add0~16 {} au:inst6|Add0~18 {} au:inst6|Add0~19 {} au:inst6|t[4]~19 {} inst18[4]~8 {} mux2_1:inst13|y[4]~12 {} test_y[4] {} } { 0.000ns 1.896ns 1.104ns 0.367ns 0.000ns 0.000ns 0.000ns 1.034ns 0.372ns 1.065ns 3.242ns } { 0.000ns 0.651ns 0.206ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.206ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.735 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.005 ns" { ir:inst|x[1] reg_group:inst5|s[1]~37 au:inst6|Add0~7 au:inst6|Add0~14 au:inst6|Add0~16 au:inst6|Add0~18 au:inst6|Add0~19 au:inst6|t[4]~19 inst18[4]~8 mux2_1:inst13|y[4]~12 test_y[4] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.005 ns" { ir:inst|x[1] {} reg_group:inst5|s[1]~37 {} au:inst6|Add0~7 {} au:inst6|Add0~14 {} au:inst6|Add0~16 {} au:inst6|Add0~18 {} au:inst6|Add0~19 {} au:inst6|t[4]~19 {} inst18[4]~8 {} mux2_1:inst13|y[4]~12 {} test_y[4] {} } { 0.000ns 1.896ns 1.104ns 0.367ns 0.000ns 0.000ns 0.000ns 1.034ns 0.372ns 1.065ns 3.242ns } { 0.000ns 0.651ns 0.206ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.206ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "INPUT\[4\] test_y\[4\] 15.855 ns Longest " "Info: Longest tpd from source pin \"INPUT\[4\]\" to destination pin \"test_y\[4\]\" is 15.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns INPUT\[4\] 1 PIN PIN_100 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 1; PIN Node = 'INPUT\[4\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[4] } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 704 568 736 720 "INPUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.050 ns) + CELL(0.319 ns) 7.314 ns inst18\[4\]~7 2 COMB LCCOMB_X24_Y7_N28 1 " "Info: 2: + IC(6.050 ns) + CELL(0.319 ns) = 7.314 ns; Loc. = LCCOMB_X24_Y7_N28; Fanout = 1; COMB Node = 'inst18\[4\]~7'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.369 ns" { INPUT[4] inst18[4]~7 } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.589 ns) 8.276 ns inst18\[4\]~8 3 COMB LCCOMB_X24_Y7_N6 3 " "Info: 3: + IC(0.373 ns) + CELL(0.589 ns) = 8.276 ns; Loc. = LCCOMB_X24_Y7_N6; Fanout = 3; COMB Node = 'inst18\[4\]~8'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { inst18[4]~7 inst18[4]~8 } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.206 ns) 9.547 ns mux2_1:inst13\|y\[4\]~12 4 COMB LCCOMB_X22_Y7_N0 5 " "Info: 4: + IC(1.065 ns) + CELL(0.206 ns) = 9.547 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 5; COMB Node = 'mux2_1:inst13\|y\[4\]~12'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { inst18[4]~8 mux2_1:inst13|y[4]~12 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/electronic circuit design/final/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.242 ns) + CELL(3.066 ns) 15.855 ns test_y\[4\] 5 PIN PIN_26 0 " "Info: 5: + IC(3.242 ns) + CELL(3.066 ns) = 15.855 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'test_y\[4\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.308 ns" { mux2_1:inst13|y[4]~12 test_y[4] } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 424 224 400 440 "test_y\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.125 ns ( 32.32 % ) " "Info: Total cell delay = 5.125 ns ( 32.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.730 ns ( 67.68 % ) " "Info: Total interconnect delay = 10.730 ns ( 67.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.855 ns" { INPUT[4] inst18[4]~7 inst18[4]~8 mux2_1:inst13|y[4]~12 test_y[4] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.855 ns" { INPUT[4] {} INPUT[4]~combout {} inst18[4]~7 {} inst18[4]~8 {} mux2_1:inst13|y[4]~12 {} test_y[4] {} } { 0.000ns 0.000ns 6.050ns 0.373ns 1.065ns 3.242ns } { 0.000ns 0.945ns 0.319ns 0.589ns 0.206ns 3.066ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst\|x\[3\] INPUT\[3\] clk -3.015 ns register " "Info: th for register \"ir:inst\|x\[3\]\" (data pin = \"INPUT\[3\]\", clock pin = \"clk\") is -3.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.749 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 48 -80 88 64 "clk" "" } { 304 568 640 316 "clk" "" } { 472 384 424 488 "clk" "" } { 424 1032 1072 440 "clk" "" } { 272 960 1000 288 "clk" "" } { 192 104 144 208 "clk" "" } { 128 984 1016 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns ir:inst\|x\[3\] 3 REG LCFF_X22_Y8_N21 16 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X22_Y8_N21; Fanout = 16; REG Node = 'ir:inst\|x\[3\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl ir:inst|x[3] } "NODE_NAME" } } { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl ir:inst|x[3] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[3] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.070 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns INPUT\[3\] 1 PIN PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'INPUT\[3\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[3] } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 704 568 736 720 "INPUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.651 ns) 3.405 ns inst18\[3\]~9 2 COMB LCCOMB_X22_Y8_N30 1 " "Info: 2: + IC(1.664 ns) + CELL(0.651 ns) = 3.405 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'inst18\[3\]~9'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { INPUT[3] inst18[3]~9 } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.589 ns) 4.361 ns inst18\[3\]~10 3 COMB LCCOMB_X22_Y8_N22 3 " "Info: 3: + IC(0.367 ns) + CELL(0.589 ns) = 4.361 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 3; COMB Node = 'inst18\[3\]~10'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { inst18[3]~9 inst18[3]~10 } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 4.929 ns inst18\[3\]~27 4 COMB LCCOMB_X22_Y8_N10 2 " "Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 4.929 ns; Loc. = LCCOMB_X22_Y8_N10; Fanout = 2; COMB Node = 'inst18\[3\]~27'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { inst18[3]~10 inst18[3]~27 } "NODE_NAME" } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.460 ns) 6.070 ns ir:inst\|x\[3\] 5 REG LCFF_X22_Y8_N21 16 " "Info: 5: + IC(0.681 ns) + CELL(0.460 ns) = 6.070 ns; Loc. = LCFF_X22_Y8_N21; Fanout = 16; REG Node = 'ir:inst\|x\[3\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { inst18[3]~27 ir:inst|x[3] } "NODE_NAME" } } { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 49.36 % ) " "Info: Total cell delay = 2.996 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.074 ns ( 50.64 % ) " "Info: Total interconnect delay = 3.074 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.070 ns" { INPUT[3] inst18[3]~9 inst18[3]~10 inst18[3]~27 ir:inst|x[3] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.070 ns" { INPUT[3] {} INPUT[3]~combout {} inst18[3]~9 {} inst18[3]~10 {} inst18[3]~27 {} ir:inst|x[3] {} } { 0.000ns 0.000ns 1.664ns 0.367ns 0.362ns 0.681ns } { 0.000ns 1.090ns 0.651ns 0.589ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl ir:inst|x[3] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[3] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.070 ns" { INPUT[3] inst18[3]~9 inst18[3]~10 inst18[3]~27 ir:inst|x[3] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.070 ns" { INPUT[3] {} INPUT[3]~combout {} inst18[3]~9 {} inst18[3]~10 {} inst18[3]~27 {} ir:inst|x[3] {} } { 0.000ns 0.000ns 1.664ns 0.367ns 0.362ns 0.681ns } { 0.000ns 1.090ns 0.651ns 0.589ns 0.206ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 16:00:59 2024 " "Info: Processing ended: Sun Dec 22 16:00:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
