\hypertarget{struct_e_x_t_i___type_def}{\section{E\-X\-T\-I\-\_\-\-Type\-Def Struct Reference}
\label{struct_e_x_t_i___type_def}\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}}
}


External Interrupt/\-Event Controller.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}{I\-M\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}{E\-M\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}{R\-T\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}{F\-T\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}{S\-W\-I\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}{P\-R}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_a022f7a6ab98b1cf66443e0af882122ef}{R\-E\-S\-E\-R\-V\-E\-D1}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_ae89cc25b732d7992ed136ee137ddd7d4}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_a0d6bf1df9ad8ca71ac21d19a1a9c9375}{I\-M\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_a36eec4d67b3fb7a34fe555be763e2347}{E\-M\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_a9670b69baeb2f676b54403a6fd7482dc}{R\-T\-S\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_a518a0f964908240ac335bf137c2097f3}{F\-T\-S\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_ac537696dafad0997c5ebc4f4d21abd16}{S\-W\-I\-E\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_e_x_t_i___type_def_a70a4f12449826cb6aeceed7ee6253752}{P\-R2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
External Interrupt/\-Event Controller. 

Definition at line 874 of file stm32f10x.\-h.



\subsection{Field Documentation}
\hypertarget{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!E\-M\-R@{E\-M\-R}}
\index{E\-M\-R@{E\-M\-R}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{E\-M\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-E\-M\-R}}\label{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}
E\-X\-T\-I Event mask register, Address offset\-: 0x04 

Definition at line 877 of file stm32f10x.\-h.

\hypertarget{struct_e_x_t_i___type_def_a36eec4d67b3fb7a34fe555be763e2347}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!E\-M\-R2@{E\-M\-R2}}
\index{E\-M\-R2@{E\-M\-R2}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{E\-M\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-E\-M\-R2}}\label{struct_e_x_t_i___type_def_a36eec4d67b3fb7a34fe555be763e2347}
E\-X\-T\-I Event mask register, Address offset\-: 0x24 

Definition at line 517 of file stm32f30x.\-h.

\hypertarget{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!F\-T\-S\-R@{F\-T\-S\-R}}
\index{F\-T\-S\-R@{F\-T\-S\-R}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{F\-T\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-F\-T\-S\-R}}\label{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}
E\-X\-T\-I Falling trigger selection register, Address offset\-: 0x0\-C 

Definition at line 879 of file stm32f10x.\-h.

\hypertarget{struct_e_x_t_i___type_def_a518a0f964908240ac335bf137c2097f3}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!F\-T\-S\-R2@{F\-T\-S\-R2}}
\index{F\-T\-S\-R2@{F\-T\-S\-R2}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{F\-T\-S\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-F\-T\-S\-R2}}\label{struct_e_x_t_i___type_def_a518a0f964908240ac335bf137c2097f3}
E\-X\-T\-I Falling trigger selection register, Address offset\-: 0x2\-C 

Definition at line 519 of file stm32f30x.\-h.

\hypertarget{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!I\-M\-R@{I\-M\-R}}
\index{I\-M\-R@{I\-M\-R}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{I\-M\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-I\-M\-R}}\label{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}
E\-X\-T\-I Interrupt mask register, Address offset\-: 0x00 

Definition at line 876 of file stm32f10x.\-h.

\hypertarget{struct_e_x_t_i___type_def_a0d6bf1df9ad8ca71ac21d19a1a9c9375}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!I\-M\-R2@{I\-M\-R2}}
\index{I\-M\-R2@{I\-M\-R2}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{I\-M\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-I\-M\-R2}}\label{struct_e_x_t_i___type_def_a0d6bf1df9ad8ca71ac21d19a1a9c9375}
E\-X\-T\-I Interrupt mask register, Address offset\-: 0x20 

Definition at line 516 of file stm32f30x.\-h.

\hypertarget{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!P\-R@{P\-R}}
\index{P\-R@{P\-R}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-P\-R}}\label{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}
E\-X\-T\-I Pending register, Address offset\-: 0x14 

Definition at line 881 of file stm32f10x.\-h.

\hypertarget{struct_e_x_t_i___type_def_a70a4f12449826cb6aeceed7ee6253752}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!P\-R2@{P\-R2}}
\index{P\-R2@{P\-R2}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{P\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-P\-R2}}\label{struct_e_x_t_i___type_def_a70a4f12449826cb6aeceed7ee6253752}
E\-X\-T\-I Pending register, Address offset\-: 0x34 

Definition at line 521 of file stm32f30x.\-h.

\hypertarget{struct_e_x_t_i___type_def_a022f7a6ab98b1cf66443e0af882122ef}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_e_x_t_i___type_def_a022f7a6ab98b1cf66443e0af882122ef}
Reserved, 0x18 

Definition at line 514 of file stm32f30x.\-h.

\hypertarget{struct_e_x_t_i___type_def_ae89cc25b732d7992ed136ee137ddd7d4}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_e_x_t_i___type_def_ae89cc25b732d7992ed136ee137ddd7d4}
Reserved, 0x1\-C 

Definition at line 515 of file stm32f30x.\-h.

\hypertarget{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!R\-T\-S\-R@{R\-T\-S\-R}}
\index{R\-T\-S\-R@{R\-T\-S\-R}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-T\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-R\-T\-S\-R}}\label{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}
E\-X\-T\-I Rising trigger selection register, Address offset\-: 0x08 

Definition at line 878 of file stm32f10x.\-h.

\hypertarget{struct_e_x_t_i___type_def_a9670b69baeb2f676b54403a6fd7482dc}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!R\-T\-S\-R2@{R\-T\-S\-R2}}
\index{R\-T\-S\-R2@{R\-T\-S\-R2}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-T\-S\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-R\-T\-S\-R2}}\label{struct_e_x_t_i___type_def_a9670b69baeb2f676b54403a6fd7482dc}
E\-X\-T\-I Rising trigger selection register, Address offset\-: 0x28 

Definition at line 518 of file stm32f30x.\-h.

\hypertarget{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!S\-W\-I\-E\-R@{S\-W\-I\-E\-R}}
\index{S\-W\-I\-E\-R@{S\-W\-I\-E\-R}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{S\-W\-I\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-S\-W\-I\-E\-R}}\label{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}
E\-X\-T\-I Software interrupt event register, Address offset\-: 0x10 

Definition at line 880 of file stm32f10x.\-h.

\hypertarget{struct_e_x_t_i___type_def_ac537696dafad0997c5ebc4f4d21abd16}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!S\-W\-I\-E\-R2@{S\-W\-I\-E\-R2}}
\index{S\-W\-I\-E\-R2@{S\-W\-I\-E\-R2}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{S\-W\-I\-E\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} E\-X\-T\-I\-\_\-\-Type\-Def\-::\-S\-W\-I\-E\-R2}}\label{struct_e_x_t_i___type_def_ac537696dafad0997c5ebc4f4d21abd16}
E\-X\-T\-I Software interrupt event register, Address offset\-: 0x30 

Definition at line 520 of file stm32f30x.\-h.



The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F10x/\-Libraries/\-C\-M\-S\-I\-S/\-Core/\-C\-M3/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F30x/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F30x/\-Include/\hyperlink{stm32f30x_8h}{stm32f30x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F4xx/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F4xx/\-Include/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
