// Seed: 3250666731
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output tri0 id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_13 = -1'd0;
endmodule
module module_0 #(
    parameter id_1  = 32'd40,
    parameter id_13 = 32'd26,
    parameter id_17 = 32'd2,
    parameter id_4  = 32'd86,
    parameter id_6  = 32'd85,
    parameter id_9  = 32'd6
) (
    _id_1,
    id_2,
    id_3,
    module_1,
    id_5,
    _id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19
);
  input wire id_19;
  output wire id_18;
  inout wire _id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire _id_13;
  output wand id_12;
  inout wire id_11;
  module_0 modCall_1 (
      id_5,
      id_14,
      id_11,
      id_2,
      id_11,
      id_8,
      id_5,
      id_8,
      id_8,
      id_8,
      id_11,
      id_10,
      id_3,
      id_5,
      id_2,
      id_5,
      id_5,
      id_8,
      id_5,
      id_5,
      id_8
  );
  input wire id_10;
  inout wire _id_9;
  inout wire id_8;
  input wire id_7;
  input wire _id_6;
  inout wire id_5;
  output wire _id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_1 = id_19;
  logic [id_4 : (  id_1  ==  id_6  <  1  )] id_20;
  ;
  wire id_21 = id_8;
  wire [id_9  ==  -1 : id_9] id_22 = id_20;
  wire id_23;
  tri1 id_24 = id_1 * -1;
  assign id_12 = -1;
  wor [id_13 : id_17] id_25 = -1;
  tri1 id_26 = id_16, id_27 = -1 ? 1 : id_9 == id_5#(
      .id_25(1'b0),
      .id_8 (1),
      .id_10(1),
      .id_22(1 * 1),
      .id_17(1),
      .id_19(1'b0)
  ), id_28 = id_22 | 1;
endmodule
