// Seed: 3741518691
module module_0 (
    input tri1 id_0,
    inout wand id_1
);
  assign id_1 = 1'h0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    input wire id_4,
    output logic id_5,
    input wire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri id_9
);
  assign id_9 = 1;
  wire id_11 = id_3;
  module_0(
      id_2, id_11
  );
  always @(posedge 1) id_5 <= 1;
endmodule
