"<body><h5>Experience</h5><hr /><ul>  <li>    2018.12-now, Adjunct Assistant Professor, Tsinghua-Berkeley Shenzhen    Institute  </li>  <li>2019.11-now, Co-Director of RIOS lab at TBSI (www.rioslab.org)</li>  <li>    2020.4-now, board of directors, RISC-V International (www.riscv.org)  </li>  <li>    2018.8-now, Founder and President of RiVAI Technology Co. LTD    (www.rivai.ai)  </li>  <li>    2017.2-2020.3 Founder and CEO of OURS Technology Inc    (www.ours-tech.com)  </li>  <li></li>  <li>2013.9-2017.2 Founding Engineer of Pure Storage (NYSE: PSTG)</li></ul><h5>Selected Honors and Awards</h5><hr /><ul>  <li>    30+ US patents and applications on non-volatile memory systems, hardware    accelerator and silicon photonics applications  </li>  <li>    2017 AIconics Best Innovation award in AI Hardware (AI Summit 2017, San    Francisco) ; customers include Tesla, Mercedes F1 racing team, Riot    Games  </li>  <li>2004 IBM Scholarship for China Outstanding Students</li>  <li>2005,2002 Outstanding Graduate Award of Tsinghua University</li>  <li>2001 First Prize, Nokia National Innovation Contest 2001</li></ul><h5>Selected Publications, Workshop and Tutorials</h5><hr /><ul>  <li>    Zhangxi Tan, Zhenghao Qian, Xi Chen, Krste Asanovic, David Patterson,    DIABLO: A Warehouse-Scale Computer Network Simulator using FPGAs, 20th    International Conference on Architectural Support for Programming    Languages and Operating Systems (ASPLOS-2015), Istanbul, Turkey, March    2015  </li>  <li>    Zhangxi Tan, Andrew Waterman, Henry Cook, Sarah Bird, Krste Asanovic,    David Patterson, A Case for FAME: FPGA Architecture Model Execution,    International Symposium on Computer Architecture (ISCA-2010),    Saint-Malo, France, June 2010  </li>  <li>    Zhangxi Tan, Andrew Waterman, Rimas Avizienis, Yunsup Lee, Henry Cook,    David Patterson, Krste Asanovic, RAMP Gold: An FPGA-based Architecture    Simulator for Multiprocessors, in 47th Design Automation Conference    (DACh510), Anaheim, CA, June 2010  </li>  <li>    Jonathan Ellithorpe, Zhangxi Tan, Randy Katz, Internet-in-a-Box:    emulating data center network architectures using FPGAs, in 46th Design    Automation Conference (DAC'09), Association for Computing Machinery,    Inc., June 2009  </li>  <li>    John Davis, Zhangxi Tan, Fang Yu, and Lintao Zhang, \"A Practical    Reconfigurable Hardware Accelerator for Boolean Satisfiability Solvers\",    in 45th Design Automation Conference (DAC'08), Association for Computing    Machinery, Inc., June 2008  </li>  <li>    John D. Davis, Zhangxi Tan, Fang Yu, and Lintao Zhang, Designing an    Efficient Hardware Implication Accelerator for SAT Solving, in    International Conference on Theory and Applications of Satisfiability    Testing (SAT'08), Springer, Guangzhou, China, May 2008  </li>  <li>    Zhangxi Tan, Krste Asanovic, David Patterson, \"DIABLO: Using FPGAs to    Simulate Novel Datacenter Network Architectures at Scale\", 15th    International Workshop on High Performance Transaction Systems (HPTS),    Pacific Grove, CA, September 2013 (Presentation)  </li>  <li>    Zhangxi Tan, Krste Asanovic, David Patterson, \"Datacenter-Scale Network    Research on FPGAs\", The Exascale Evaluation and Research Techniques    Workshop (EXERT 2011), at the 16th International Conference on    Architectural Support for Programming Languages and Operating Systems    (ASPLOS 2011), Long Beach, CA, March 2011  </li>  <li>    Zhangxi Tan, Andrew Waterman, David Patterson, Krste Asanovic, \"RAMP    Simulator Tutorial: Protoflex, FAST, HAsim, and RAMP-Gold\", at the 2010    IEEE International Symposium on Performance Analysis of Systems and    Software (ISPASS-2010), March 28-30, 2010, White Plains, NY (Tutorial)  </li>  <li>    Zhangxi Tan, Krste Asanovic, David Patterson, \"An FPGA-Based Simulator    for Datacenter Networks\", The Exascale Evaluation and Research    Techniques Workshop (EXERT 2010), at the 15th International Conference    on Architectural Support for Programming Languages and Operating Systems    (ASPLOS 2010), Pittsburgh, PA, March 2010  </li>  <li>    Zhangxi Tan, Andrew Waterman, Rimas Avizienis, Yunsup Lee, David    Patterson, Krste Asanovic, \"RAMP Gold: An FPGA-based Architecture    Simulator for Multiprocessors\", 4th Workshop on Architectural Research    Prototyping (WARP-2009), at 36th International Symposium on Computer    Architecture (ISCA-36), Austin, TX, June 2009  </li>  <li>    Zhangxi Tan, Jonathan Ellithorpe, Randy Katz, David Patterson,    \"Internet-in-a-Box: Emulating Datacenter Network Architectures using    FPGAs\", 1st Workshop for Architectural Concerns in Large Datacenters    (ACLD 2009), at 36th International Symposium on Computer Architecture    (ISCA-36), Austin, TX, June 2009 (poster)  </li>  <li>    Zhangxi Tan, Krste Asanovic, and David A. Patterson, \"An FPGA    Host-Multithreaded Functional Model for SPARC v8\", 3rd Workshop on    Architectural Research Prototyping (WARP-2008), at 35th International    Symposium on Computer Architecture (ISCA-35), Beijing, China, June 2008  </li>  <li>    Wei Xu, Zhangxi Tan, Armando Fox, David Patterson, \"Regulating workload    in J2EE Application Servers\", First International Workshop on Feedback    Control Implementation and Design in Computing Systems and Networks    (FeBID 2006), April 2006, Vancouver, Canada  </li></ul><h5>Research Experience</h5><hr /><ul>  <li>    2005.9-2013.7 Computer Science Division, University of California,    Berkeley PhD thesis research : Using FPGAs to Simulate Novel Datacenter    Network Architectures at Scale  </li>  <li>    2010.5-2010.8 Microsoft Research Silicon Valley, Mountain View CA Summer    Internship: Design and Evaluate a Circuit-Switch Datacenter Network    using FPGAs  </li>  <li>    2005.9-2010.5 Computer Science Division, University of California,    Berkeley Lead developer of RAMP Gold FPGA multicore simulator  </li>  <li>    2007.5-2007.8 Microsoft Research Silicon Valley, Mountain View CA Summer    Internship: Accelerating SAT Solver with Reconfigurable Hardware  </li>  <li>    2002.9-2005.7 Department of Computer Science and Technology, Tsinghua    University, China Graduate Research Assistant in Intel IXA University    Program  </li>  <li>    2003.6-2004.6 Department of Computer Science and Technology, Tsinghua    University, China Graduate Research Assistant in Theoretical Foundation    for Model Driven  </li>  <li>    2003.3-2004.10 Department of Electronic Engineering, Tsinghua    University, China. Chief Developer of the Smart Training Monitor for    China National Kayak and Rowing Team.  </li>  <li>    1999.8-2002.6 Department of Electronic Engineering, Tsinghua University,    China Undergraduate research in Image and Graphics Institute of EE    Department, Tsinghua University  </li></ul></body>"