Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 26 16:34:57 2024
| Host         : Kacena running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_RX_timing_summary_routed.rpt -pb UART_RX_timing_summary_routed.pb -rpx UART_RX_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_RX
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     17          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fsm/n98_q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fsm/n98_q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   51          inf        0.000                      0                   51           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/n144_o_reg/G
                            (positive level-sensitive latch)
  Destination:            DOUT_VLD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.409ns  (logic 3.518ns (54.896%)  route 2.891ns (45.104%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          LDCE                         0.000     0.000 r  fsm/n144_o_reg/G
    SLICE_X39Y5          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  fsm/n144_o_reg/Q
                         net (fo=9, routed)           1.180     1.739    fsm/fsm_validity
    SLICE_X41Y6          LUT5 (Prop_lut5_I0_O)        0.152     1.891 r  fsm/DOUT_VLD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.711     3.602    DOUT_VLD_OBUF
    T17                  OBUF (Prop_obuf_I_O)         2.807     6.409 r  DOUT_VLD_OBUF_inst/O
                         net (fo=0)                   0.000     6.409    DOUT_VLD
    T17                                                               r  DOUT_VLD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/n144_o_reg/G
                            (positive level-sensitive latch)
  Destination:            DOUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.293ns  (logic 3.290ns (52.278%)  route 3.003ns (47.722%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          LDCE                         0.000     0.000 r  fsm/n144_o_reg/G
    SLICE_X39Y5          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  fsm/n144_o_reg/Q
                         net (fo=9, routed)           1.291     1.850    fsm/fsm_validity
    SLICE_X43Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.974 r  fsm/DOUT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.712     3.686    DOUT_OBUF[7]
    R18                  OBUF (Prop_obuf_I_O)         2.607     6.293 r  DOUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.293    DOUT[7]
    R18                                                               r  DOUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n10_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.226ns  (logic 3.314ns (53.222%)  route 2.912ns (46.778%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE                         0.000     0.000 r  n10_q_reg[3]/C
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  n10_q_reg[3]/Q
                         net (fo=13, routed)          1.065     1.484    fsm/Q[3]
    SLICE_X41Y5          LUT6 (Prop_lut6_I0_O)        0.296     1.780 r  fsm/DOUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.848     3.627    DOUT_OBUF[0]
    P15                  OBUF (Prop_obuf_I_O)         2.599     6.226 r  DOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.226    DOUT[0]
    P15                                                               r  DOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n10_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.186ns  (logic 3.339ns (53.976%)  route 2.847ns (46.024%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE                         0.000     0.000 r  n10_q_reg[1]/C
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  n10_q_reg[1]/Q
                         net (fo=15, routed)          1.032     1.451    fsm/Q[1]
    SLICE_X42Y5          LUT6 (Prop_lut6_I2_O)        0.299     1.750 r  fsm/DOUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.815     3.565    DOUT_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         2.621     6.186 r  DOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.186    DOUT[4]
    W18                                                               r  DOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n10_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.113ns  (logic 3.350ns (54.799%)  route 2.763ns (45.201%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE                         0.000     0.000 r  n10_q_reg[3]/C
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  n10_q_reg[3]/Q
                         net (fo=13, routed)          0.953     1.372    fsm/Q[3]
    SLICE_X42Y5          LUT6 (Prop_lut6_I0_O)        0.296     1.668 r  fsm/DOUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.810     3.478    DOUT_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.635     6.113 r  DOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.113    DOUT[1]
    P18                                                               r  DOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n78_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.005ns  (logic 3.266ns (54.385%)  route 2.739ns (45.615%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  n78_q_reg[6]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  n78_q_reg[6]/Q
                         net (fo=1, routed)           0.935     1.453    fsm/DOUT[7][6]
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.577 r  fsm/DOUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.804     3.381    DOUT_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         2.624     6.005 r  DOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.005    DOUT[6]
    V17                                                               r  DOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n10_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.973ns  (logic 3.358ns (56.227%)  route 2.615ns (43.773%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE                         0.000     0.000 r  n10_q_reg[3]/C
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  n10_q_reg[3]/Q
                         net (fo=13, routed)          0.938     1.357    fsm/Q[3]
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.296     1.653 r  fsm/DOUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.676     3.330    DOUT_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         2.643     5.973 r  DOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.973    DOUT[2]
    N17                                                               r  DOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n10_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.896ns  (logic 3.337ns (56.601%)  route 2.559ns (43.399%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE                         0.000     0.000 r  n10_q_reg[1]/C
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  n10_q_reg[1]/Q
                         net (fo=15, routed)          1.034     1.453    fsm/Q[1]
    SLICE_X43Y5          LUT6 (Prop_lut6_I2_O)        0.299     1.752 r  fsm/DOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     3.277    DOUT_OBUF[3]
    W19                  OBUF (Prop_obuf_I_O)         2.619     5.896 r  DOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.896    DOUT[3]
    W19                                                               r  DOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n10_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.740ns  (logic 3.200ns (55.752%)  route 2.540ns (44.248%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE                         0.000     0.000 r  n10_q_reg[2]/C
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  n10_q_reg[2]/Q
                         net (fo=14, routed)          0.868     1.324    fsm/Q[2]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.448 r  fsm/DOUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.672     3.120    DOUT_OBUF[5]
    V18                  OBUF (Prop_obuf_I_O)         2.620     5.740 r  DOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.740    DOUT[5]
    V18                                                               r  DOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/n149_o_reg/G
                            (positive level-sensitive latch)
  Destination:            n78_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.514ns  (logic 0.835ns (23.764%)  route 2.679ns (76.236%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          LDCE                         0.000     0.000 r  fsm/n149_o_reg/G
    SLICE_X40Y4          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  fsm/n149_o_reg/Q
                         net (fo=4, routed)           1.135     1.694    fsm/fsm_data
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.124     1.818 r  fsm/n78_q[7]_i_2/O
                         net (fo=8, routed)           1.216     3.034    fsm/n38_o
    SLICE_X41Y4          LUT4 (Prop_lut4_I0_O)        0.152     3.186 r  fsm/n78_q[3]_i_1/O
                         net (fo=1, routed)           0.328     3.514    fsm_n_8
    SLICE_X43Y4          FDRE                                         r  n78_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/n98_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm/n98_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE                         0.000     0.000 r  fsm/n98_q_reg[0]/C
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fsm/n98_q_reg[0]/Q
                         net (fo=7, routed)           0.185     0.326    fsm/n98_q[0]
    SLICE_X40Y3          LUT4 (Prop_lut4_I1_O)        0.045     0.371 r  fsm/n98_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    fsm/n129_o[1]
    SLICE_X40Y3          FDCE                                         r  fsm/n98_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/n149_o_reg/G
                            (positive level-sensitive latch)
  Destination:            n30_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.203ns (53.636%)  route 0.175ns (46.364%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          LDCE                         0.000     0.000 r  fsm/n149_o_reg/G
    SLICE_X40Y4          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  fsm/n149_o_reg/Q
                         net (fo=4, routed)           0.175     0.333    fsm/fsm_data
    SLICE_X40Y5          LUT4 (Prop_lut4_I3_O)        0.045     0.378 r  fsm/n30_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    fsm_n_1
    SLICE_X40Y5          FDRE                                         r  n30_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/n149_o_reg/G
                            (positive level-sensitive latch)
  Destination:            n30_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.203ns (53.495%)  route 0.176ns (46.505%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          LDCE                         0.000     0.000 r  fsm/n149_o_reg/G
    SLICE_X40Y4          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  fsm/n149_o_reg/Q
                         net (fo=4, routed)           0.176     0.334    fsm/fsm_data
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  fsm/n30_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    fsm_n_2
    SLICE_X40Y5          FDRE                                         r  n30_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/n149_o_reg/G
                            (positive level-sensitive latch)
  Destination:            n30_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.206ns (54.001%)  route 0.175ns (45.999%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          LDCE                         0.000     0.000 r  fsm/n149_o_reg/G
    SLICE_X40Y4          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  fsm/n149_o_reg/Q
                         net (fo=4, routed)           0.175     0.333    fsm/fsm_data
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.048     0.381 r  fsm/n30_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    fsm_n_0
    SLICE_X40Y5          FDRE                                         r  n30_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/n98_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm/n98_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE                         0.000     0.000 r  fsm/n98_q_reg[0]/C
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fsm/n98_q_reg[0]/Q
                         net (fo=7, routed)           0.196     0.337    fsm/n98_q[0]
    SLICE_X40Y3          LUT5 (Prop_lut5_I1_O)        0.045     0.382 r  fsm/n98_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    fsm/n129_o[0]
    SLICE_X40Y3          FDCE                                         r  fsm/n98_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n10_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n10_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.184ns (45.505%)  route 0.220ns (54.495%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE                         0.000     0.000 r  n10_q_reg[0]/C
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n10_q_reg[0]/Q
                         net (fo=16, routed)          0.220     0.361    n10_q_reg[0]
    SLICE_X40Y6          LUT4 (Prop_lut4_I0_O)        0.043     0.404 r  n10_q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.404    n5_o[3]
    SLICE_X40Y6          FDRE                                         r  n10_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n10_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n10_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.773%)  route 0.220ns (54.227%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE                         0.000     0.000 r  n10_q_reg[0]/C
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n10_q_reg[0]/Q
                         net (fo=16, routed)          0.220     0.361    n10_q_reg[0]
    SLICE_X40Y6          LUT3 (Prop_lut3_I1_O)        0.045     0.406 r  n10_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.406    n10_q[2]_i_1_n_0
    SLICE_X40Y6          FDRE                                         r  n10_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n10_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n10_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.183ns (44.174%)  route 0.231ns (55.826%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE                         0.000     0.000 r  n10_q_reg[0]/C
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n10_q_reg[0]/Q
                         net (fo=16, routed)          0.231     0.372    n10_q_reg[0]
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.042     0.414 r  n10_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.414    n5_o[1]
    SLICE_X40Y6          FDRE                                         r  n10_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n10_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n10_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.575%)  route 0.231ns (55.425%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE                         0.000     0.000 r  n10_q_reg[0]/C
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  n10_q_reg[0]/Q
                         net (fo=16, routed)          0.231     0.372    n10_q_reg[0]
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  n10_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    n5_o[0]
    SLICE_X40Y6          FDRE                                         r  n10_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n30_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n78_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.431%)  route 0.242ns (56.569%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE                         0.000     0.000 r  n30_q_reg[1]/C
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  n30_q_reg[1]/Q
                         net (fo=11, routed)          0.131     0.272    fsm/n30_q[1]
    SLICE_X41Y5          LUT4 (Prop_lut4_I3_O)        0.045     0.317 r  fsm/n78_q[1]_i_1/O
                         net (fo=1, routed)           0.111     0.428    fsm_n_10
    SLICE_X41Y4          FDRE                                         r  n78_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------





