b2_blkmem.v,verilog,xil_defaultlib,../../../../mnist_test.srcs/sources_1/ip/b2_blkmem/sim/b2_blkmem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
