#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr  3 21:57:17 2024
# Process ID: 1172
# Current directory: /home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/vivado.log
# Journal file: /home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivadoaccelerator"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
## set bit_width_hls_output 32
## set bit_width_hls_input 32
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1589 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1756.984 ; gain = 217.418 ; free physical = 6203 ; free virtual = 23055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:66]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_U0' of component 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:6935]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:124]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:164]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:205]
INFO: [Synth 8-3491] module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_fu_161' of component 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:295]
INFO: [Synth 8-638] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:126]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:237]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:241]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:243]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:245]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:247]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:249]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:424]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:137]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:140]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:184]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:546]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1014]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_7s_21_2_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:43' bound to instance 'myproject_axi_mul_16s_7s_21_2_1_U33' of component 'myproject_axi_mul_16s_7s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_7s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_7s_21_2_1_MulnS_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:9' bound to instance 'myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U' of component 'myproject_axi_mul_16s_7s_21_2_1_MulnS_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_7s_21_2_1_MulnS_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_7s_21_2_1_MulnS_0' (1#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_7s_21_2_1' (2#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_7s_21_2_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:43' bound to instance 'myproject_axi_mul_16s_7s_21_2_1_U34' of component 'myproject_axi_mul_16s_7s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1059]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_7s_21_2_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:43' bound to instance 'myproject_axi_mul_16s_7s_21_2_1_U35' of component 'myproject_axi_mul_16s_7s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1074]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' (3#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:67]
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:12' bound to instance 'call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:477]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:84]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_2_0_0_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:124]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:12' bound to instance 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core' (4#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' (5#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_2_1_0_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:138]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_2_0_1_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:152]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_2_1_1_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:166]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_2_0_2_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:180]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_2_1_2_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' (6#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' (7#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s' (8#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:84]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:12' bound to instance 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0' of component 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:7005]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:615]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s' (9#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd:123]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:7114]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:241]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:757]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_0_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:807]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:29]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core' (10#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' (11#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_1_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:821]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_2_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:835]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_3_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:849]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_4_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:863]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_5_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:877]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_6_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:891]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_7_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:905]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_8_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:919]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_9_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:933]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_10_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:947]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_11_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:961]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_12_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:975]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_13_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:989]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_14_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1003]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_15_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1017]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U134' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mux_42_16_1_1' (12#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U135' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1049]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U136' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1067]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U137' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1085]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U138' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1103]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U139' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1121]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U140' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1139]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U141' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1157]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U142' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1175]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U143' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1193]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U144' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1211]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U145' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1229]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U146' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1247]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U147' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1265]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U148' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1283]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mux_42_16_1_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_42_16_1_1.vhd:10' bound to instance 'myproject_axi_mux_42_16_1_1_U149' of component 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:1301]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' (13#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:123]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0' of component 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:7223]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:188]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:222]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:263]
INFO: [Synth 8-3491] module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_421' of component 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:366]
INFO: [Synth 8-638] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:256]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:413]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:451]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:453]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:455]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:457]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:459]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:461]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:463]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:465]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:467]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:469]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:471]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:473]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:475]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:477]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:479]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:481]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1098]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:184]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:265]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:268]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:271]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:273]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:275]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:277]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:279]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:284]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:287]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:289]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:296]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:299]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:304]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:2216]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:2246]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:2276]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:6686]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_7s_21_2_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:43' bound to instance 'myproject_axi_mul_16s_7s_21_2_1_U297' of component 'myproject_axi_mul_16s_7s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:6744]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_1.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_1_U298' of component 'myproject_axi_mul_16s_6s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:6759]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_6s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_1_MulnS_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_1.vhd:9' bound to instance 'myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U' of component 'myproject_axi_mul_16s_6s_21_2_1_MulnS_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_6s_21_2_1_MulnS_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_6s_21_2_1_MulnS_1' (14#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_6s_21_2_1' (15#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_1.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_1_U299' of component 'myproject_axi_mul_16s_6s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:6774]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_7s_21_2_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:43' bound to instance 'myproject_axi_mul_16s_7s_21_2_1_U300' of component 'myproject_axi_mul_16s_7s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:6789]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_7s_21_2_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:43' bound to instance 'myproject_axi_mul_16s_7s_21_2_1_U301' of component 'myproject_axi_mul_16s_7s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:6804]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_1.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_1_U302' of component 'myproject_axi_mul_16s_6s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:6819]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_7s_21_2_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_7s_21_2_1.vhd:43' bound to instance 'myproject_axi_mul_16s_7s_21_2_1_U303' of component 'myproject_axi_mul_16s_7s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:6834]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_16s_6s_21_2_1' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_6s_21_2_1.vhd:43' bound to instance 'myproject_axi_mul_16s_6s_21_2_1_U304' of component 'myproject_axi_mul_16s_6s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:6849]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (16#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:184]
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:12' bound to instance 'call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_665' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1268]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:280]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:289]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:292]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:410]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:12' bound to instance 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:90]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core' (17#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' (18#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_0_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:424]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_1_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:438]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_1_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:452]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_2_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:466]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_2_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:480]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_3_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:494]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_3_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:508]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_4_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:522]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_4_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:536]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_5_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:550]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_5_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:564]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_6_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:578]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_6_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:592]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_7_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:606]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_7_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:620]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_8_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:634]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_8_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:648]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_9_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:662]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_9_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:676]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_10_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:690]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_10_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:704]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_11_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:718]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_11_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:732]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_12_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:746]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_12_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:760]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_13_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:774]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_13_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:788]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_14_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:802]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_14_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:816]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_0_15_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:830]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS.vhd:59' bound to instance 'line_buffer_Array_V_1520_15_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:844]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s' (19#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s' (20#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s' (21#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:123]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:12' bound to instance 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0' of component 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:7332]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:615]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s' (22#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd:123]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:7441]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:241]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:757]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2.vhd:59' bound to instance 'line_buffer_Array_V_4_0_0_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:807]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core' declared at '/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2.vhd:90]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2.vhd:29]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core' (23#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2' (24#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s' (25#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd:123]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:180]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:136]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:192]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_5ns_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_5ns_21_2_1_MulnS_2' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_5ns_21_2_1_MulnS_2' (26#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_5ns_21_2_1' (27#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5ns_21_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_5s_21_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_5s_21_2_1_MulnS_3' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_5s_21_2_1_MulnS_3' (28#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_5s_21_2_1' (29#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_5s_21_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (30#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:192]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s.vhd:280]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core' (31#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl' (32#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s' (33#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s' (34#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s' (35#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd:147]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s' (36#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s.vhd:171]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s.vhd:171]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq.vhd:29]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core' (37#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq' (38#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s' (39#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s.vhd:171]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s.vhd:225]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.vhd:161]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s' (40#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s' (41#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s.vhd:225]
INFO: [Synth 8-638] synthesizing module 'normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s.vhd:279]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_13ns_26_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_13ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_13ns_26_2_1_MulnS_4' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_13ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_13ns_26_2_1_MulnS_4' (42#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_13ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_13ns_26_2_1' (43#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_13ns_26_2_1.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s' (44#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s.vhd:279]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s' (45#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s.vhd:279]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s.vhd:345]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (46#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s' (47#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s.vhd:345]
INFO: [Synth 8-638] synthesizing module 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s.vhd:411]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_14ns_26_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_14ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_16s_14ns_26_2_1_MulnS_5' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_14ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_14ns_26_2_1_MulnS_5' (48#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_14ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_16s_14ns_26_2_1' (49#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_16s_14ns_26_2_1.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s' (50#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s.vhd:411]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s' (51#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s.vhd:411]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s.vhd:249]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:97]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_6ns_12s_17_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_12s_17_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_6ns_12s_17_2_1_MulnS_6' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_12s_17_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_6ns_12s_17_2_1_MulnS_6' (52#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_12s_17_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_6ns_12s_17_2_1' (53#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_12s_17_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_6ns_12s_18_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_12s_18_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_6ns_12s_18_2_1_MulnS_7' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_12s_18_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_6ns_12s_18_2_1_MulnS_7' (54#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_12s_18_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_6ns_12s_18_2_1' (55#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_6ns_12s_18_2_1.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s' (56#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s' (57#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s.vhd:249]
INFO: [Synth 8-638] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:84]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:103]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu.vhd:154]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu.vhd:24]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom' (58#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu' (59#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu.vhd:154]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu.vhd:194]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu.vhd:24]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom' (60#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu' (61#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu.vhd:194]
INFO: [Synth 8-638] synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:36]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mux_104_18_1_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_104_18_1_1.vhd:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mux_104_18_1_1' (62#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mux_104_18_1_1.vhd:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' (63#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:36]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_17ns_18s_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_8' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_17ns_18s_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_8' (64#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_17ns_18s_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1' (65#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_17ns_18s_26_2_1.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' (66#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s' (67#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:84]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d900_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d900_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 900 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d900_A' (68#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d900_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d900_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d900_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 900 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d900_A' (69#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d900_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d225_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d225_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 225 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d225_A' (70#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d225_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d169_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d169_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 169 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d169_A' (71#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d169_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d169_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d169_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 169 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 169 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d169_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d169_A.vhd:23]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 169 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d169_A_shiftReg' (72#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d169_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d169_A' (73#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d169_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A_shiftReg' (74#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A' (75#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A_shiftReg' (76#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A' (77#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A_shiftReg' (78#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A' (79#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A_shiftReg' (80#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A' (81#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (82#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (83#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A_shiftReg' (84#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A' (85#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_shiftReg' (86#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0' (87#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg' (88#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0' (89#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu_shiftReg' (90#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu' (91#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_shiftReg' (92#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0' (93#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_shiftReg' (94#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0' (95#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu_shiftReg' (96#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu' (97#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv_shiftReg' (98#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv' (99#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_shiftReg' (100#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0' (101#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_shiftReg' (102#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0' (103#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ_shiftReg' (104#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ' (105#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv_shiftReg' (106#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv' (107#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_shiftReg' (108#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0' (109#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv_shiftReg' (110#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv' (111#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv_shiftReg' (112#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv' (113#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0_shiftReg' (114#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0' (115#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0_shiftReg' (116#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0' (117#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'myproject' (118#1) [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:66]
WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w6_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design myproject_axi_mul_17ns_18s_26_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s has unconnected port x_V_offset[4]
WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu has unconnected port reset
WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_6ns_12s_18_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_6ns_12s_17_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_14ns_26_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_13ns_26_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_5s_21_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_5ns_21_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq has unconnected port ce0
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl has unconnected port ce0
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_6s_21_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_7s_21_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2 has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2 has unconnected port ce0
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS has unconnected port ce0
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi has unconnected port ce0
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb has unconnected port ce0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 2464.695 ; gain = 925.129 ; free physical = 5636 ; free virtual = 22503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 2464.695 ; gain = 925.129 ; free physical = 5811 ; free virtual = 22678
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 2484.621 ; gain = 945.055 ; free physical = 5811 ; free virtual = 22678
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1116_366_cast_reg_4233_reg' and it is trimmed from '21' to '16' bits. [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1396]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1116_355_cast_reg_4767_reg' and it is trimmed from '21' to '16' bits. [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1284]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1116_357_cast_reg_4814_reg' and it is trimmed from '21' to '16' bits. [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1285]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1116_358_cast_reg_4841_reg' and it is trimmed from '21' to '16' bits. [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1286]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'sext_ln1116_366_cast_reg_4233_reg[15:0]' into 'data_15_V_read_4_reg_4213_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1396]
INFO: [Synth 8-4471] merging register 'sext_ln1116_364_cast_reg_4226_reg[15:0]' into 'data_13_V_read22_reg_4220_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1395]
INFO: [Synth 8-4471] merging register 'sext_ln1116_367_cast_reg_4239_reg[15:0]' into 'data_16_V_read_4_reg_4205_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1397]
INFO: [Synth 8-4471] merging register 'sext_ln1116_368_cast8_reg_4277_reg[15:0]' into 'data_17_V_read_4_reg_4264_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1410]
INFO: [Synth 8-4471] merging register 'sext_ln1116_369_cast_reg_4283_reg[15:0]' into 'data_18_V_read_4_reg_4257_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1411]
INFO: [Synth 8-4471] merging register 'sext_ln1116_372_cast_reg_4289_reg[15:0]' into 'data_21_V_read_4_reg_4250_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1412]
INFO: [Synth 8-4471] merging register 'sext_ln1116_374_cast_reg_4346_reg[15:0]' into 'data_23_V_read32_reg_4301_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd:1431]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_12_ret_reg_890_reg[15:0]' into 'kernel_data_V_2_12_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:444]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_13_ret_reg_895_reg[15:0]' into 'kernel_data_V_2_13_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:445]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_14_ret_reg_900_reg[15:0]' into 'kernel_data_V_2_14_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:446]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_15_ret_reg_905_reg[15:0]' into 'kernel_data_V_2_15_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:447]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_16_ret_reg_910_reg[15:0]' into 'kernel_data_V_2_16_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:448]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_17_ret_reg_915_reg[15:0]' into 'kernel_data_V_2_17_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:449]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_21_ret_reg_920_reg[15:0]' into 'kernel_data_V_2_21_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:453]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_22_ret_reg_925_reg[15:0]' into 'kernel_data_V_2_22_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:454]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_23_ret_reg_930_reg[15:0]' into 'kernel_data_V_2_23_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:455]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_24_ret_reg_935_reg[15:0]' into 'kernel_data_V_2_24_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:456]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_25_ret_reg_940_reg[15:0]' into 'kernel_data_V_2_25_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:457]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_26_ret_reg_945_reg[15:0]' into 'kernel_data_V_2_26_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:458]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_3_ret_reg_860_reg[15:0]' into 'kernel_data_V_2_3_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:435]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_4_ret_reg_865_reg[15:0]' into 'kernel_data_V_2_4_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:436]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_5_ret_reg_870_reg[15:0]' into 'kernel_data_V_2_5_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:437]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_6_ret_reg_875_reg[15:0]' into 'kernel_data_V_2_6_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:438]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_7_ret_reg_880_reg[15:0]' into 'kernel_data_V_2_7_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:439]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_8_ret_reg_885_reg[15:0]' into 'kernel_data_V_2_8_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd:440]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1116_315_cast108_reg_31508_reg' and it is trimmed from '21' to '16' bits. [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:8113]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1116_327_cast75_reg_36065_reg' and it is trimmed from '21' to '16' bits. [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7349]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1116_341_cast_reg_31863_reg' and it is trimmed from '21' to '16' bits. [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7906]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1116_349_cast6_reg_31894_reg' and it is trimmed from '21' to '16' bits. [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7907]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1116_296_cast_reg_31306_reg' and it is trimmed from '21' to '16' bits. [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:8031]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'sext_ln1116_341_cast_reg_31863_reg[15:0]' into 'data_133_V_read_2_reg_31607_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7906]
INFO: [Synth 8-4471] merging register 'sext_ln1116_349_cast6_reg_31894_reg[15:0]' into 'data_141_V_read_2_reg_31580_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:7907]
INFO: [Synth 8-4471] merging register 'sext_ln1116_296_cast_reg_31306_reg[15:0]' into 'data_88_V_read_2_reg_31199_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:8031]
INFO: [Synth 8-4471] merging register 'sext_ln1116_315_cast108_reg_31508_reg[15:0]' into 'data_107_V_read_2_reg_31380_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:8113]
INFO: [Synth 8-4471] merging register 'sext_ln1116_274_cast_reg_31254_reg[15:0]' into 'data_66_V_read_3_reg_31235_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:8029]
INFO: [Synth 8-4471] merging register 'sext_ln1116_280_cast_reg_31272_reg[15:0]' into 'data_72_V_read_3_reg_31225_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:8030]
INFO: [Synth 8-4471] merging register 'sext_ln1116_299_cast156_reg_31317_reg[15:0]' into 'data_91_V_read_3_reg_31188_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:8032]
INFO: [Synth 8-4471] merging register 'sext_ln1116_312_cast119_reg_31481_reg[15:0]' into 'data_104_V_read_2_reg_31396_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:8112]
INFO: [Synth 8-4471] merging register 'sext_ln1116_317_cast_reg_31524_reg[15:0]' into 'data_109_V_read_2_reg_31370_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:8114]
INFO: [Synth 8-4471] merging register 'sext_ln1116_331_cast_reg_31542_reg[15:0]' into 'data_123_V_read_2_reg_31353_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:8115]
INFO: [Synth 8-4471] merging register 'sext_ln1116_231_cast368_reg_30863_reg[15:0]' into 'data_23_V_read204_reg_30828_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:8322]
INFO: [Synth 8-4471] merging register 'kernel_data_V_112_ret_reg_3288_reg[15:0]' into 'kernel_data_V_112_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1218]
INFO: [Synth 8-4471] merging register 'kernel_data_V_113_ret_reg_3293_reg[15:0]' into 'kernel_data_V_113_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1219]
INFO: [Synth 8-4471] merging register 'kernel_data_V_114_ret_reg_3298_reg[15:0]' into 'kernel_data_V_114_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1220]
INFO: [Synth 8-4471] merging register 'kernel_data_V_115_ret_reg_3303_reg[15:0]' into 'kernel_data_V_115_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1221]
INFO: [Synth 8-4471] merging register 'kernel_data_V_116_ret_reg_3308_reg[15:0]' into 'kernel_data_V_116_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1222]
INFO: [Synth 8-4471] merging register 'kernel_data_V_117_ret_reg_3313_reg[15:0]' into 'kernel_data_V_117_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1223]
INFO: [Synth 8-4471] merging register 'kernel_data_V_118_ret_reg_3318_reg[15:0]' into 'kernel_data_V_118_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1224]
INFO: [Synth 8-4471] merging register 'kernel_data_V_119_ret_reg_3323_reg[15:0]' into 'kernel_data_V_119_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1225]
INFO: [Synth 8-4471] merging register 'kernel_data_V_120_ret_reg_3328_reg[15:0]' into 'kernel_data_V_120_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1226]
INFO: [Synth 8-4471] merging register 'kernel_data_V_121_ret_reg_3333_reg[15:0]' into 'kernel_data_V_121_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1227]
INFO: [Synth 8-4471] merging register 'kernel_data_V_122_ret_reg_3338_reg[15:0]' into 'kernel_data_V_122_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1228]
INFO: [Synth 8-4471] merging register 'kernel_data_V_123_ret_reg_3343_reg[15:0]' into 'kernel_data_V_123_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1229]
INFO: [Synth 8-4471] merging register 'kernel_data_V_124_ret_reg_3348_reg[15:0]' into 'kernel_data_V_124_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1230]
INFO: [Synth 8-4471] merging register 'kernel_data_V_125_ret_reg_3353_reg[15:0]' into 'kernel_data_V_125_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1231]
INFO: [Synth 8-4471] merging register 'kernel_data_V_126_ret_reg_3358_reg[15:0]' into 'kernel_data_V_126_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1232]
INFO: [Synth 8-4471] merging register 'kernel_data_V_127_ret_reg_3363_reg[15:0]' into 'kernel_data_V_127_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1233]
INFO: [Synth 8-4471] merging register 'kernel_data_V_128_ret_reg_3368_reg[15:0]' into 'kernel_data_V_128_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1234]
INFO: [Synth 8-4471] merging register 'kernel_data_V_129_ret_reg_3373_reg[15:0]' into 'kernel_data_V_129_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1235]
INFO: [Synth 8-4471] merging register 'kernel_data_V_130_ret_reg_3378_reg[15:0]' into 'kernel_data_V_130_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1236]
INFO: [Synth 8-4471] merging register 'kernel_data_V_131_ret_reg_3383_reg[15:0]' into 'kernel_data_V_131_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1237]
INFO: [Synth 8-4471] merging register 'kernel_data_V_132_ret_reg_3388_reg[15:0]' into 'kernel_data_V_132_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1238]
INFO: [Synth 8-4471] merging register 'kernel_data_V_133_ret_reg_3393_reg[15:0]' into 'kernel_data_V_133_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1239]
INFO: [Synth 8-4471] merging register 'kernel_data_V_134_ret_reg_3398_reg[15:0]' into 'kernel_data_V_134_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1240]
INFO: [Synth 8-4471] merging register 'kernel_data_V_135_ret_reg_3403_reg[15:0]' into 'kernel_data_V_135_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1241]
INFO: [Synth 8-4471] merging register 'kernel_data_V_136_ret_reg_3408_reg[15:0]' into 'kernel_data_V_136_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1242]
INFO: [Synth 8-4471] merging register 'kernel_data_V_137_ret_reg_3413_reg[15:0]' into 'kernel_data_V_137_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1243]
INFO: [Synth 8-4471] merging register 'kernel_data_V_138_ret_reg_3418_reg[15:0]' into 'kernel_data_V_138_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1244]
INFO: [Synth 8-4471] merging register 'kernel_data_V_139_ret_reg_3423_reg[15:0]' into 'kernel_data_V_139_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1245]
INFO: [Synth 8-4471] merging register 'kernel_data_V_140_ret_reg_3428_reg[15:0]' into 'kernel_data_V_140_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1246]
INFO: [Synth 8-4471] merging register 'kernel_data_V_141_ret_reg_3433_reg[15:0]' into 'kernel_data_V_141_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1247]
INFO: [Synth 8-4471] merging register 'kernel_data_V_142_ret_reg_3438_reg[15:0]' into 'kernel_data_V_142_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1248]
INFO: [Synth 8-4471] merging register 'kernel_data_V_143_ret_reg_3443_reg[15:0]' into 'kernel_data_V_143_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1249]
INFO: [Synth 8-4471] merging register 'kernel_data_V_16_ret_reg_2968_reg[15:0]' into 'kernel_data_V_16_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1122]
INFO: [Synth 8-4471] merging register 'kernel_data_V_17_ret_reg_2973_reg[15:0]' into 'kernel_data_V_17_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1123]
INFO: [Synth 8-4471] merging register 'kernel_data_V_18_ret_reg_2978_reg[15:0]' into 'kernel_data_V_18_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1124]
INFO: [Synth 8-4471] merging register 'kernel_data_V_19_ret_reg_2983_reg[15:0]' into 'kernel_data_V_19_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1125]
INFO: [Synth 8-4471] merging register 'kernel_data_V_20_ret_reg_2988_reg[15:0]' into 'kernel_data_V_20_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1126]
INFO: [Synth 8-4471] merging register 'kernel_data_V_21_ret_reg_2993_reg[15:0]' into 'kernel_data_V_21_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1127]
INFO: [Synth 8-4471] merging register 'kernel_data_V_22_ret_reg_2998_reg[15:0]' into 'kernel_data_V_22_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1128]
INFO: [Synth 8-4471] merging register 'kernel_data_V_23_ret_reg_3003_reg[15:0]' into 'kernel_data_V_23_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1129]
INFO: [Synth 8-4471] merging register 'kernel_data_V_24_ret_reg_3008_reg[15:0]' into 'kernel_data_V_24_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1130]
INFO: [Synth 8-4471] merging register 'kernel_data_V_25_ret_reg_3013_reg[15:0]' into 'kernel_data_V_25_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1131]
INFO: [Synth 8-4471] merging register 'kernel_data_V_26_ret_reg_3018_reg[15:0]' into 'kernel_data_V_26_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1132]
INFO: [Synth 8-4471] merging register 'kernel_data_V_27_ret_reg_3023_reg[15:0]' into 'kernel_data_V_27_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1133]
INFO: [Synth 8-4471] merging register 'kernel_data_V_28_ret_reg_3028_reg[15:0]' into 'kernel_data_V_28_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1134]
INFO: [Synth 8-4471] merging register 'kernel_data_V_29_ret_reg_3033_reg[15:0]' into 'kernel_data_V_29_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1135]
INFO: [Synth 8-4471] merging register 'kernel_data_V_30_ret_reg_3038_reg[15:0]' into 'kernel_data_V_30_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1136]
INFO: [Synth 8-4471] merging register 'kernel_data_V_31_ret_reg_3043_reg[15:0]' into 'kernel_data_V_31_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1137]
INFO: [Synth 8-4471] merging register 'kernel_data_V_32_ret_reg_3048_reg[15:0]' into 'kernel_data_V_32_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1138]
INFO: [Synth 8-4471] merging register 'kernel_data_V_33_ret_reg_3053_reg[15:0]' into 'kernel_data_V_33_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1139]
INFO: [Synth 8-4471] merging register 'kernel_data_V_34_ret_reg_3058_reg[15:0]' into 'kernel_data_V_34_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1140]
INFO: [Synth 8-4471] merging register 'kernel_data_V_35_ret_reg_3063_reg[15:0]' into 'kernel_data_V_35_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1141]
INFO: [Synth 8-4471] merging register 'kernel_data_V_36_ret_reg_3068_reg[15:0]' into 'kernel_data_V_36_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1142]
INFO: [Synth 8-4471] merging register 'kernel_data_V_37_ret_reg_3073_reg[15:0]' into 'kernel_data_V_37_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1143]
INFO: [Synth 8-4471] merging register 'kernel_data_V_38_ret_reg_3078_reg[15:0]' into 'kernel_data_V_38_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1144]
INFO: [Synth 8-4471] merging register 'kernel_data_V_39_ret_reg_3083_reg[15:0]' into 'kernel_data_V_39_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1145]
INFO: [Synth 8-4471] merging register 'kernel_data_V_40_ret_reg_3088_reg[15:0]' into 'kernel_data_V_40_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1146]
INFO: [Synth 8-4471] merging register 'kernel_data_V_41_ret_reg_3093_reg[15:0]' into 'kernel_data_V_41_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1147]
INFO: [Synth 8-4471] merging register 'kernel_data_V_42_ret_reg_3098_reg[15:0]' into 'kernel_data_V_42_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1148]
INFO: [Synth 8-4471] merging register 'kernel_data_V_43_ret_reg_3103_reg[15:0]' into 'kernel_data_V_43_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1149]
INFO: [Synth 8-4471] merging register 'kernel_data_V_44_ret_reg_3108_reg[15:0]' into 'kernel_data_V_44_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1150]
INFO: [Synth 8-4471] merging register 'kernel_data_V_45_ret_reg_3113_reg[15:0]' into 'kernel_data_V_45_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1151]
INFO: [Synth 8-4471] merging register 'kernel_data_V_46_ret_reg_3118_reg[15:0]' into 'kernel_data_V_46_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1152]
INFO: [Synth 8-4471] merging register 'kernel_data_V_47_ret_reg_3123_reg[15:0]' into 'kernel_data_V_47_reg[15:0]' [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd:1153]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1116_491_cast_reg_38878_reg' and it is trimmed from '21' to '16' bits. [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:10183]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln241_reg_2144_reg' and it is trimmed from '26' to '18' bits. [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd:832]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d900_A.vhd:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d900_A.vhd:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d225_A.vhd:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d169_A.vhd:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d169_A.vhd:102]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:102]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:102]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:102]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:06 ; elapsed = 00:03:11 . Memory (MB): peak = 2614.020 ; gain = 1074.453 ; free physical = 2446 ; free virtual = 19355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                |Replication |Instances |
+------+-----------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0                       |           1|     20685|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1                       |           1|      5250|
|3     |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0  |           1|      2086|
|4     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0    |           1|       142|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0                         |           1|     23423|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1                         |           1|      5102|
|7     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2                         |           1|      8337|
|8     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3                         |           1|      9926|
|9     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4                         |           1|     11662|
|10    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5                         |           1|     13826|
|11    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6                         |           1|     17450|
|12    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7                         |           1|     22712|
|13    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                         |           1|     22618|
|14    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9                         |           1|      5484|
|15    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0  |           1|      5601|
|16    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0   |           1|       150|
|17    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0         |           1|     18567|
|18    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1         |           1|      7384|
|19    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2         |           1|     17946|
|20    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3         |           1|      4674|
|21    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4         |           1|     12466|
|22    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5         |           1|     15922|
|23    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6         |           1|     20943|
|24    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7         |           1|     18327|
|25    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8         |           1|      7977|
|26    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9         |           1|     20171|
|27    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB10        |           1|      4804|
|28    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB11        |           1|      8263|
|29    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0 |           1|      5530|
|30    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0  |           1|       145|
|31    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB0        |           1|     18282|
|32    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB1        |           1|      7010|
|33    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB2        |           1|     10136|
|34    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB3        |           1|      8496|
|35    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB4        |           1|     13553|
|36    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB5        |           1|     13852|
|37    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB6        |           1|     18439|
|38    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB7        |           1|     20994|
|39    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB8        |           1|     21700|
|40    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB9        |           1|      5322|
|41    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB10       |           1|     18776|
|42    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB11       |           1|      6210|
|43    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB12       |           1|      8672|
|44    |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s__GC0       |           1|      2510|
|45    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB0        |           1|     20127|
|46    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB1        |           1|      5029|
|47    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB2        |           1|      6628|
|48    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB3        |           1|      7906|
|49    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB4        |           1|     10206|
|50    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB5        |           1|     12282|
|51    |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s__GC0      |           1|      1423|
|52    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0        |           1|     22612|
|53    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB1        |           1|      5403|
|54    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB2        |           1|     11026|
|55    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB3        |           1|     21415|
|56    |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s__GC0      |           1|       875|
|57    |myproject__GCB0                                                              |           1|     18078|
|58    |myproject__GCB1                                                              |           1|     17980|
|59    |myproject__GCB2                                                              |           1|     11840|
|60    |myproject__GCB3                                                              |           1|     32795|
|61    |myproject__GCB4                                                              |           1|     31139|
|62    |myproject__GCB5                                                              |           1|     15490|
+------+-----------------------------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   2 Input     26 Bit       Adders := 105   
	   3 Input     21 Bit       Adders := 185   
	   2 Input     21 Bit       Adders := 15    
	   2 Input     20 Bit       Adders := 83    
	   3 Input     20 Bit       Adders := 515   
	   3 Input     19 Bit       Adders := 540   
	   2 Input     19 Bit       Adders := 133   
	   2 Input     18 Bit       Adders := 6     
	   3 Input     17 Bit       Adders := 14    
	   2 Input     17 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 924   
	   2 Input     16 Bit       Adders := 627   
	   2 Input     15 Bit       Adders := 784   
	   3 Input     15 Bit       Adders := 36    
	   2 Input     14 Bit       Adders := 545   
	   3 Input     14 Bit       Adders := 80    
	   2 Input     13 Bit       Adders := 532   
	   3 Input     13 Bit       Adders := 83    
	   2 Input     12 Bit       Adders := 337   
	   3 Input     12 Bit       Adders := 64    
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 202   
	   3 Input     11 Bit       Adders := 57    
	   2 Input     10 Bit       Adders := 338   
	   3 Input     10 Bit       Adders := 163   
	   2 Input      9 Bit       Adders := 203   
	   3 Input      9 Bit       Adders := 100   
	   2 Input      8 Bit       Adders := 194   
	   3 Input      8 Bit       Adders := 13    
	   3 Input      7 Bit       Adders := 12    
	   2 Input      7 Bit       Adders := 86    
	   2 Input      6 Bit       Adders := 174   
	   2 Input      5 Bit       Adders := 50    
	   2 Input      3 Bit       Adders := 28    
	   2 Input      2 Bit       Adders := 344   
+---XORs : 
	   2 Input      1 Bit         XORs := 207   
+---Registers : 
	              116 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 30    
	               26 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 8     
	               20 Bit    Registers := 19    
	               19 Bit    Registers := 8     
	               18 Bit    Registers := 15    
	               17 Bit    Registers := 50    
	               16 Bit    Registers := 3744  
	               15 Bit    Registers := 1148  
	               14 Bit    Registers := 868   
	               13 Bit    Registers := 721   
	               12 Bit    Registers := 356   
	               11 Bit    Registers := 281   
	               10 Bit    Registers := 596   
	                9 Bit    Registers := 316   
	                8 Bit    Registers := 286   
	                7 Bit    Registers := 162   
	                6 Bit    Registers := 878   
	                5 Bit    Registers := 89    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 31    
	                2 Bit    Registers := 345   
	                1 Bit    Registers := 1963  
+---RAMs : 
	              14K Bit         RAMs := 16    
	               5K Bit         RAMs := 16    
	               3K Bit         RAMs := 16    
	               2K Bit         RAMs := 16    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input    116 Bit        Muxes := 1     
	 117 Input    116 Bit        Muxes := 1     
	 115 Input    114 Bit        Muxes := 1     
	  65 Input     64 Bit        Muxes := 1     
	  43 Input     42 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	  40 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 1     
	  23 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 41    
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 305   
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 5     
	  14 Input     13 Bit        Muxes := 1     
	  62 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	  33 Input     12 Bit        Muxes := 2     
	  31 Input     12 Bit        Muxes := 1     
	  30 Input     12 Bit        Muxes := 2     
	  42 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	  66 Input     11 Bit        Muxes := 1     
	  59 Input     11 Bit        Muxes := 1     
	  65 Input     11 Bit        Muxes := 2     
	  62 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 186   
	  11 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 154   
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 77    
	   3 Input      6 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 60    
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 114   
	   3 Input      2 Bit        Muxes := 56    
	   2 Input      1 Bit        Muxes := 2383  
	   3 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myproject 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 43    
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 10    
	   3 Input     19 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 80    
	   2 Input     16 Bit       Adders := 44    
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 238   
	               15 Bit    Registers := 15    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 43    
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 107   
	   2 Input     21 Bit       Adders := 11    
	   3 Input     20 Bit       Adders := 185   
	   2 Input     20 Bit       Adders := 40    
	   2 Input     19 Bit       Adders := 26    
	   3 Input     19 Bit       Adders := 115   
	   2 Input     16 Bit       Adders := 192   
	   3 Input     16 Bit       Adders := 261   
	   2 Input     15 Bit       Adders := 124   
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 76    
	   2 Input     13 Bit       Adders := 67    
	   2 Input     12 Bit       Adders := 29    
+---Registers : 
	               21 Bit    Registers := 8     
	               20 Bit    Registers := 7     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 787   
	               15 Bit    Registers := 292   
	               14 Bit    Registers := 136   
	               13 Bit    Registers := 71    
	               12 Bit    Registers := 33    
	               11 Bit    Registers := 14    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 160   
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  23 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 28    
	   2 Input     21 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 147   
	   2 Input     20 Bit       Adders := 17    
	   3 Input     19 Bit       Adders := 214   
	   2 Input     19 Bit       Adders := 52    
	   3 Input     16 Bit       Adders := 257   
	   2 Input     16 Bit       Adders := 178   
	   2 Input     15 Bit       Adders := 288   
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 204   
	   2 Input     13 Bit       Adders := 185   
	   2 Input     12 Bit       Adders := 82    
+---Registers : 
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 632   
	               15 Bit    Registers := 369   
	               14 Bit    Registers := 281   
	               13 Bit    Registers := 224   
	               12 Bit    Registers := 55    
	               11 Bit    Registers := 23    
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 168   
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 7     
	   3 Input     20 Bit       Adders := 173   
	   2 Input     20 Bit       Adders := 23    
	   3 Input     19 Bit       Adders := 209   
	   2 Input     19 Bit       Adders := 50    
	   2 Input     16 Bit       Adders := 208   
	   3 Input     16 Bit       Adders := 304   
	   2 Input     15 Bit       Adders := 355   
	   3 Input     15 Bit       Adders := 12    
	   2 Input     14 Bit       Adders := 215   
	   3 Input     14 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 195   
	   2 Input     12 Bit       Adders := 69    
+---Registers : 
	               20 Bit    Registers := 8     
	               19 Bit    Registers := 5     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 628   
	               15 Bit    Registers := 411   
	               14 Bit    Registers := 362   
	               13 Bit    Registers := 272   
	               12 Bit    Registers := 75    
	               11 Bit    Registers := 26    
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 138   
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 46    
	   2 Input     14 Bit       Adders := 26    
	   3 Input     13 Bit       Adders := 65    
	   2 Input     13 Bit       Adders := 34    
	   3 Input     12 Bit       Adders := 40    
	   2 Input     12 Bit       Adders := 68    
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 98    
	   3 Input     11 Bit       Adders := 37    
	   2 Input     10 Bit       Adders := 165   
	   3 Input     10 Bit       Adders := 148   
	   2 Input      9 Bit       Adders := 151   
	   3 Input      9 Bit       Adders := 96    
	   2 Input      8 Bit       Adders := 85    
	   3 Input      8 Bit       Adders := 13    
	   3 Input      7 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 62    
	   2 Input      6 Bit       Adders := 11    
+---Registers : 
	               14 Bit    Registers := 42    
	               13 Bit    Registers := 90    
	               12 Bit    Registers := 100   
	               11 Bit    Registers := 91    
	               10 Bit    Registers := 177   
	                9 Bit    Registers := 234   
	                8 Bit    Registers := 185   
	                7 Bit    Registers := 118   
	                6 Bit    Registers := 99    
	                5 Bit    Registers := 35    
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 64    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 42    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 22    
	   2 Input     16 Bit       Adders := 5     
	   3 Input     15 Bit       Adders := 21    
	   2 Input     15 Bit       Adders := 14    
	   3 Input     14 Bit       Adders := 29    
	   2 Input     14 Bit       Adders := 22    
	   2 Input     13 Bit       Adders := 50    
	   3 Input     13 Bit       Adders := 18    
	   2 Input     12 Bit       Adders := 87    
	   3 Input     12 Bit       Adders := 24    
	   3 Input     11 Bit       Adders := 20    
	   2 Input     11 Bit       Adders := 103   
	   2 Input     10 Bit       Adders := 75    
	   3 Input     10 Bit       Adders := 15    
	   2 Input      9 Bit       Adders := 36    
	   3 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 10    
	   2 Input      7 Bit       Adders := 8     
+---Registers : 
	               17 Bit    Registers := 20    
	               16 Bit    Registers := 55    
	               15 Bit    Registers := 60    
	               14 Bit    Registers := 46    
	               13 Bit    Registers := 59    
	               12 Bit    Registers := 89    
	               11 Bit    Registers := 124   
	               10 Bit    Registers := 114   
	                9 Bit    Registers := 66    
	                8 Bit    Registers := 30    
	                7 Bit    Registers := 19    
	                6 Bit    Registers := 131   
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	 115 Input    114 Bit        Muxes := 1     
	  33 Input     12 Bit        Muxes := 2     
	  31 Input     12 Bit        Muxes := 1     
	  30 Input     12 Bit        Muxes := 2     
	  66 Input     11 Bit        Muxes := 1     
	  59 Input     11 Bit        Muxes := 1     
	  65 Input     11 Bit        Muxes := 2     
	  62 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s 
Detailed RTL Component Info : 
+---Registers : 
	              116 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                6 Bit    Registers := 64    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    116 Bit        Muxes := 1     
	 117 Input    116 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d16_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 24    
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               16 Bit    Registers := 24    
	                6 Bit    Registers := 24    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 81    
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module fifo_w6_d16_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 42    
+---Registers : 
	               42 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 84    
	                1 Bit    Registers := 4     
+---Muxes : 
	  43 Input     42 Bit        Muxes := 1     
	  42 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_w6_d16_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d16_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 42    
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               16 Bit    Registers := 42    
	                6 Bit    Registers := 42    
	                1 Bit    Registers := 131   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 171   
Module myproject_axi_mux_42_16_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 24    
	               10 Bit    Registers := 96    
	                6 Bit    Registers := 96    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 82    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 48    
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w16_d1_A_shiftReg__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d36_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module myproject_axi_mux_42_16_1_1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 16    
	               10 Bit    Registers := 64    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 64    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w16_d1_A_shiftReg__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 64    
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               16 Bit    Registers := 64    
	                6 Bit    Registers := 64    
	                1 Bit    Registers := 197   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 259   
Module normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 63    
+---Registers : 
	               64 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 128   
	                1 Bit    Registers := 4     
+---Muxes : 
	  65 Input     64 Bit        Muxes := 1     
	  62 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 16    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 57    
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module myproject_axi_mux_42_16_1_1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_mux_42_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 16    
	               10 Bit    Registers := 66    
	                6 Bit    Registers := 64    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 34    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 7     
Module relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 57    
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 71    
Module fifo_w16_d900_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d169_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d225_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w16_d900_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d900_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w6_d169_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module myproject_axi_mux_104_18_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
Module myproject_axi_mux_104_18_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
Module myproject_axi_mux_104_18_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
Module myproject_axi_mux_104_18_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
Module reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               18 Bit    Registers := 6     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 10    
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
+---Registers : 
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 27    
	               16 Bit    Registers := 24    
	               10 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	  40 Input     39 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w6_d169_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d169_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_1_U304/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_1_U304/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_1_U304/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_1_U304/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_1_U304/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U1074/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U1074/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1074/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U1074/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1074/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U1079/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U1079/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1079/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U1079/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1079/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/mult_404_V_reg_4633_reg[0]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3575_reg_4689_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/mult_404_V_reg_4633_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3575_reg_4689_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/mult_404_V_reg_4633_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3575_reg_4689_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/mult_404_V_reg_4633_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3575_reg_4689_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/mult_404_V_reg_4633_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3575_reg_4689_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/mult_404_V_reg_4633_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3575_reg_4689_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/mult_404_V_reg_4633_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3575_reg_4689_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/mult_404_V_reg_4633_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3575_reg_4689_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/mult_404_V_reg_4633_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3575_reg_4689_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3430_reg_4649_reg[0]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/data_19_V_read_4_reg_4392_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3430_reg_4649_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/data_19_V_read_4_reg_4392_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3430_reg_4649_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/data_19_V_read_4_reg_4392_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3430_reg_4649_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/data_19_V_read_4_reg_4392_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3430_reg_4649_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/data_19_V_read_4_reg_4392_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/add_ln703_3430_reg_4649_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203i_1_7/data_19_V_read_4_reg_4392_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1874_reg_30758_reg[0]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1875_reg_30763_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1874_reg_30758_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1875_reg_30763_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1874_reg_30758_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1875_reg_30763_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1874_reg_30758_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1875_reg_30763_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1874_reg_30758_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1875_reg_30763_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1874_reg_30758_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1875_reg_30763_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1874_reg_30758_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1875_reg_30763_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1874_reg_30758_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1875_reg_30763_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1874_reg_30758_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1875_reg_30763_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1874_reg_30758_reg[9]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1875_reg_30763_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1874_reg_30758_reg[10]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_11/trunc_ln708_1875_reg_30763_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_12/sext_ln203_1393_reg_32504_reg[12]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_12/sext_ln203_1393_reg_32504_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_12/sext_ln203_1393_reg_32504_reg[13]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_12/sext_ln203_1393_reg_32504_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/mult_1200_V_reg_34652_reg[14]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/mult_1200_V_reg_34652_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[0]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[9]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[10]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[11]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[12]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[13]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2608_reg_34823_reg[14]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_128_V_read_2_reg_34601_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[0]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[9]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[10]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[11]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[12]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[13]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2444_reg_31488_reg[14]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_104_V_read_2_reg_31396_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/sext_ln203_1650_reg_31874_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/add_ln703_3483_reg_31927_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/sext_ln203_1650_reg_31874_reg[0]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/add_ln703_3483_reg_31927_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/sext_ln203_1650_reg_31874_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/add_ln703_3483_reg_31927_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/sext_ln203_1650_reg_31874_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/add_ln703_3483_reg_31927_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/sext_ln203_1650_reg_31874_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/add_ln703_3483_reg_31927_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/sext_ln203_1650_reg_31874_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/add_ln703_3483_reg_31927_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/sext_ln203_1650_reg_31874_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/add_ln703_3483_reg_31927_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/sext_ln203_1650_reg_31874_reg[10]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/sext_ln203_1650_reg_31874_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[9]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[10]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[11]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[12]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[13]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[14]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/data_135_V_read_2_reg_31979_reg[15]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_13/trunc_ln708_2648_reg_33474_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[0]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[5]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[6]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[7]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[8]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[9]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[10]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[11]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[12]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/trunc_ln708_2016_reg_30996_reg[13]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517i_1_19/data_33_V_read_5_reg_30929_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_665/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_23/sext_ln203_2035_reg_40590_reg[12]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_23/sext_ln203_2035_reg_40590_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_23/trunc_ln708_2016_reg_38019_reg[1]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_23/trunc_ln708_2014_reg_38014_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_23/trunc_ln708_2016_reg_38019_reg[2]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_23/trunc_ln708_2014_reg_38014_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_23/trunc_ln708_2016_reg_38019_reg[3]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_23/trunc_ln708_2014_reg_38014_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_23/trunc_ln708_2016_reg_38019_reg[4]' (FDE) to 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557i_1_23/trunc_ln708_2014_reg_38014_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_705/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_752_reg_24000_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_777_reg_25160_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_779_reg_25176_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_701_reg_23864_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_634_reg_23542_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_507_reg_22318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_454_reg_21873_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_440_reg_21488_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln703_440_reg_21488_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
DSP Report: Generating DSP myproject_axi_mul_16s_7s_21_2_1_U33/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_7s_21_2_1_U33/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U33/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_7s_21_2_1_U33/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U33/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_7s_21_2_1_U35/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_7s_21_2_1_U35/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U35/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_7s_21_2_1_U35/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U35/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_7s_21_2_1_U34/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_7s_21_2_1_U34/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U34/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_7s_21_2_1_U34/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U34/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_7s_21_2_1_U300/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_7s_21_2_1_U300/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U300/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_7s_21_2_1_U300/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U300/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_1_U298/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_1_U298/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_1_U298/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_1_U298/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_1_U298/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_1_U299/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_1_U299/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_1_U299/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_1_U299/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_1_U299/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_7s_21_2_1_U301/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_7s_21_2_1_U301/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U301/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_7s_21_2_1_U301/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U301/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_1_U302/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_1_U302/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_1_U302/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_1_U302/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_1_U302/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_7s_21_2_1_U303/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_7s_21_2_1_U303/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U303/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_7s_21_2_1_U303/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U303/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP myproject_axi_mul_16s_7s_21_2_1_U297/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_7s_21_2_1_U297/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U297/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_7s_21_2_1_U297/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U297/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_7s_21_2_1_U712/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_7s_21_2_1_U712/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U712/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_7s_21_2_1_U712/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_7s_21_2_1_U712/myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U717/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U717/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U717/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U717/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U717/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U718/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U718/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U718/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U718/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U718/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U713/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U713/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U713/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U713/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U713/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U719/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U719/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U719/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U719/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U719/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_1_U715/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_1_U715/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_1_U715/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_1_U715/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_1_U715/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U709/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U709/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U709/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U709/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U709/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_6s_21_2_1_U708/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_16s_6s_21_2_1_U708/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_6s_21_2_1_U708/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_6s_21_2_1_U708/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_6s_21_2_1_U708/myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U1073/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U1073/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1073/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U1073/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1073/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U1068/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U1068/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1068/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U1068/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1068/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U1077/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U1077/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1077/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U1077/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1077/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U1070/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U1070/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1070/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U1070/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1070/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U1067/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U1067/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1067/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U1067/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1067/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U1075/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U1075/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1075/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U1075/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1075/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP myproject_axi_mul_16s_5ns_21_2_1_U1078/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register myproject_axi_mul_16s_5ns_21_2_1_U1078/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1078/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_16s_5ns_21_2_1_U1078/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_16s_5ns_21_2_1_U1078/myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U/p_tmp_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_769_reg_25133_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_844_reg_25529_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_844_reg_25529_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_755_reg_26716_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_799_reg_25274_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_837_reg_25479_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_764_reg_24036_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_720_reg_24963_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_720_reg_24963_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_817_reg_25395_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_519_reg_22394_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_571_reg_23255_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_807_reg_25326_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_567_reg_22675_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_689_reg_23796_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_729_reg_25006_reg[0] )
DSP Report: Generating DSP myproject_axi_mul_6ns_12s_17_2_1_U1822/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_6ns_12s_17_2_1_U1822/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_17_2_1_U1822/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_12s_17_2_1_U1822/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_12s_17_2_1_U1822/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln703_4_reg_19678_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_185_reg_22366_reg[1] )
DSP Report: Generating DSP grp_fu_1582_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_1582_p2 is absorbed into DSP grp_fu_1582_p2.
DSP Report: Generating DSP grp_fu_1580_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_1580_p2 is absorbed into DSP grp_fu_1580_p2.
DSP Report: Generating DSP grp_fu_1579_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_1579_p2 is absorbed into DSP grp_fu_1579_p2.
DSP Report: Generating DSP grp_fu_2807_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_2807_p2 is absorbed into DSP grp_fu_2807_p2.
DSP Report: Generating DSP grp_fu_1578_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_1578_p2 is absorbed into DSP grp_fu_1578_p2.
DSP Report: Generating DSP myproject_axi_mul_6ns_12s_17_2_1_U1820/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_6ns_12s_17_2_1_U1820/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_17_2_1_U1820/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_12s_17_2_1_U1820/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_12s_17_2_1_U1820/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_409_reg_22010_reg[2] )
DSP Report: Generating DSP myproject_axi_mul_6ns_12s_18_2_1_U1823/myproject_axi_mul_6ns_12s_18_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_6ns_12s_18_2_1_U1823/myproject_axi_mul_6ns_12s_18_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U1823/myproject_axi_mul_6ns_12s_18_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_12s_18_2_1_U1823/myproject_axi_mul_6ns_12s_18_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_12s_18_2_1_U1823/myproject_axi_mul_6ns_12s_18_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_12s_17_2_1_U1821/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_6ns_12s_17_2_1_U1821/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_17_2_1_U1821/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_12s_17_2_1_U1821/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_12s_17_2_1_U1821/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_6ns_12s_17_2_1_U1819/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_6ns_12s_17_2_1_U1819/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_6ns_12s_17_2_1_U1819/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_6ns_12s_17_2_1_U1819/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/tmp_product is absorbed into DSP myproject_axi_mul_6ns_12s_17_2_1_U1819/myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U/p_tmp_reg.
DSP Report: Generating DSP reg_814_reg, operation Mode is: (A*B)'.
DSP Report: register reg_814_reg is absorbed into DSP reg_814_reg.
DSP Report: register myproject_axi_mul_16s_13ns_26_2_1_U1243/myproject_axi_mul_16s_13ns_26_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP reg_814_reg.
DSP Report: operator myproject_axi_mul_16s_13ns_26_2_1_U1243/myproject_axi_mul_16s_13ns_26_2_1_MulnS_4_U/tmp_product is absorbed into DSP reg_814_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0/\tmp_data_0_V_reg_5164_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0/\tmp_data_15_V_reg_3615_reg[15] )
DSP Report: Generating DSP reg_1200_reg, operation Mode is: (A*B)'.
DSP Report: register reg_1200_reg is absorbed into DSP reg_1200_reg.
DSP Report: register myproject_axi_mul_16s_14ns_26_2_1_U1561/myproject_axi_mul_16s_14ns_26_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP reg_1200_reg.
DSP Report: operator myproject_axi_mul_16s_14ns_26_2_1_U1561/myproject_axi_mul_16s_14ns_26_2_1_MulnS_5_U/tmp_product is absorbed into DSP reg_1200_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0/\ap_CS_fsm_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0/\tmp_data_15_V_reg_3615_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0/ap_done_reg_reg)
DSP Report: Generating DSP myproject_axi_mul_17ns_18s_26_2_1_U1980/myproject_axi_mul_17ns_18s_26_2_1_MulnS_8_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U1980/myproject_axi_mul_17ns_18s_26_2_1_MulnS_8_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U1980/myproject_axi_mul_17ns_18s_26_2_1_MulnS_8_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_17ns_18s_26_2_1_U1980/myproject_axi_mul_17ns_18s_26_2_1_MulnS_8_U/tmp_product is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U1980/myproject_axi_mul_17ns_18s_26_2_1_MulnS_8_U/p_tmp_reg.
WARNING: [Synth 8-3331] design reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s has unconnected port x_V_offset[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:35 ; elapsed = 00:05:53 . Memory (MB): peak = 2649.969 ; gain = 1110.402 ; free physical = 1813 ; free virtual = 18916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|layer2_out_V_data_0_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_4_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_5_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_6_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_7_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_8_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_9_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_10_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_11_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_15_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_14_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_13_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_12_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_11_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_10_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_9_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_8_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_7_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_6_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_5_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_4_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_3_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_2_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_1_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_0_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_15_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_14_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_13_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_12_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_11_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_10_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_9_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_8_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_7_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_6_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_5_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_4_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_3_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_2_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_1_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_0_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_15_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_14_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_12_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_13_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_14_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_15_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_9_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_8_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_7_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_6_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_5_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_4_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_3_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_2_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_1_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_0_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_10_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_11_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_12_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_13_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                           | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_axi_mul_16s_6s_21_2_1_MulnS_1                               | (A*B)'       | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_7s_21_2_1_MulnS_0                               | (A*B)'       | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_7s_21_2_1_MulnS_0                               | (A*B)'       | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_7s_21_2_1_MulnS_0                               | (A*B)'       | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_7s_21_2_1_MulnS_0                               | (A*B)'       | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_1_MulnS_1                               | (A*B)'       | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_1_MulnS_1                               | (A*B)'       | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_7s_21_2_1_MulnS_0                               | (A*B)'       | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_1_MulnS_1                               | (A*B)'       | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_7s_21_2_1_MulnS_0                               | (A*B)'       | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_7s_21_2_1_MulnS_0                               | (A*B)'       | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_7s_21_2_1_MulnS_0                               | (A*B)'       | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xd))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_1_MulnS_1                               | (A*B)'       | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*B)'       | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_6s_21_2_1_MulnS_1                               | (A*B)'       | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xd))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xd))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                              | (A*(B:0xd))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_12s_17_2_1_MulnS_6                              | (A*B)'       | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s      | A*B          | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s      | A*B          | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s      | A*B          | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s      | A*B          | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s      | A*B          | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_axi_mul_6ns_12s_17_2_1_MulnS_6                              | (A*B)'       | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_12s_18_2_1_MulnS_7                              | (A*B)'       | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_12s_17_2_1_MulnS_6                              | (A*B)'       | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_axi_mul_6ns_12s_17_2_1_MulnS_6                              | (A*B)'       | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s | (A*B)'       | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s | (A*B)'       | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_17ns_18s_26_2_1_MulnS_8                             | (A*B)'       | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+----------------------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                |Replication |Instances |
+------+-----------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0                       |           1|     15552|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1                       |           1|      4156|
|3     |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0  |           1|      1444|
|4     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0    |           1|       120|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0                         |           1|     12677|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1                         |           1|      2981|
|7     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2                         |           1|      5311|
|8     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3                         |           1|      7295|
|9     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4                         |           1|      8576|
|10    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5                         |           1|      9022|
|11    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6                         |           1|     11072|
|12    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7                         |           1|     16095|
|13    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                         |           1|     15741|
|14    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9                         |           1|      3535|
|15    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0  |           1|      5093|
|16    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0   |           1|       122|
|17    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0         |           1|      9555|
|18    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1         |           1|      4803|
|19    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2         |           1|      9756|
|20    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3         |           1|      3315|
|21    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4         |           1|      8169|
|22    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5         |           1|     10000|
|23    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6         |           1|     14353|
|24    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7         |           1|     12147|
|25    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8         |           1|      5650|
|26    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9         |           1|     13725|
|27    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB10        |           1|      2938|
|28    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB11        |           1|      5512|
|29    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0 |           1|      5026|
|30    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0  |           1|       112|
|31    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB0        |           1|     11476|
|32    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB1        |           1|      4596|
|33    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB2        |           1|      7271|
|34    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB3        |           1|      5241|
|35    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB4        |           1|     10172|
|36    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB5        |           1|      9032|
|37    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB6        |           1|     12508|
|38    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB7        |           1|     13093|
|39    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB8        |           1|     13210|
|40    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB9        |           1|      3464|
|41    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB10       |           1|     10965|
|42    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB11       |           1|      4745|
|43    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB12       |           1|      6058|
|44    |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s__GC0       |           1|      2367|
|45    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB0        |           1|     13439|
|46    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB1        |           1|      3622|
|47    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB2        |           1|      4965|
|48    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB3        |           1|      5795|
|49    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB4        |           1|      7131|
|50    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB5        |           1|      8402|
|51    |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s__GC0      |           1|      1274|
|52    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0        |           1|     16195|
|53    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB1        |           1|      3443|
|54    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB2        |           1|      5831|
|55    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB3        |           1|      9641|
|56    |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s__GC0      |           1|       863|
|57    |myproject__GCB0                                                              |           1|     13638|
|58    |myproject__GCB1                                                              |           1|     11962|
|59    |myproject__GCB2                                                              |           1|      8566|
|60    |myproject__GCB3                                                              |           1|     24097|
|61    |myproject__GCB4                                                              |           1|     20487|
|62    |myproject__GCB5                                                              |           1|      9125|
+------+-----------------------------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_143_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_143_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_143_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_143_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_143_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_143_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_143_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_143_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_143_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_143_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_142_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_142_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_142_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_142_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_142_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_142_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_142_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_142_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_142_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_142_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_141_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_141_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_141_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_141_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_141_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_141_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_141_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_141_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_141_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_141_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_140_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_140_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_140_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_140_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_140_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_140_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_140_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_140_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_140_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_140_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_139_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_139_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_139_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_139_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_139_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_139_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_139_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_data_V_1_139_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:23 ; elapsed = 00:06:43 . Memory (MB): peak = 2649.969 ; gain = 1110.402 ; free physical = 1606 ; free virtual = 18863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|layer2_out_V_data_0_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_4_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_5_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_6_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_7_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_8_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_9_V_U  | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_10_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_11_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_15_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_14_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_13_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_12_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_11_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_10_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_9_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_8_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_7_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_6_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_5_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_4_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_3_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_2_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_1_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer6_out_V_data_0_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_15_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_14_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_13_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_12_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_11_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_10_V_U | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_9_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_8_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_7_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_6_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_5_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_4_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_3_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_2_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_1_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer5_out_V_data_0_V_U  | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_15_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_14_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_12_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_13_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_14_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_15_V_U | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_9_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_8_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_7_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_6_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_5_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_4_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_3_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_2_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_1_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_0_V_U  | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_10_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_11_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_12_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer4_out_V_data_13_V_U | mem_reg    | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                |Replication |Instances |
+------+-----------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0                       |           1|     15551|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1                       |           1|      4156|
|3     |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0  |           1|      1444|
|4     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0    |           1|       120|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0                         |           1|     12677|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1                         |           1|      2981|
|7     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2                         |           1|      5311|
|8     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3                         |           1|      7295|
|9     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4                         |           1|      8576|
|10    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5                         |           1|      9020|
|11    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6                         |           1|     11072|
|12    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7                         |           1|     16095|
|13    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                         |           1|     15741|
|14    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9                         |           1|      3535|
|15    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0  |           1|      5093|
|16    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0   |           1|       122|
|17    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0         |           1|      8944|
|18    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1         |           1|      4505|
|19    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2         |           1|      9080|
|20    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3         |           1|      3203|
|21    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4         |           1|      7544|
|22    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5         |           1|      9143|
|23    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6         |           1|     13082|
|24    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7         |           1|     11583|
|25    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8         |           1|      5618|
|26    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9         |           1|     13449|
|27    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB10        |           1|      2833|
|28    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB11        |           1|      4979|
|29    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0 |           1|      4546|
|30    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0  |           1|       112|
|31    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB0        |           1|     11314|
|32    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB1        |           1|      4437|
|33    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB2        |           1|      6987|
|34    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB3        |           1|      5093|
|35    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB4        |           1|     10003|
|36    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB5        |           1|      8844|
|37    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB6        |           1|     12120|
|38    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB7        |           1|     12620|
|39    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB8        |           1|     12696|
|40    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB9        |           1|      3439|
|41    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB10       |           1|     10590|
|42    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB11       |           1|      4494|
|43    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB12       |           1|      6033|
|44    |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s__GC0       |           1|      2207|
|45    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB0        |           1|     13421|
|46    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB1        |           1|      3613|
|47    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB2        |           1|      4959|
|48    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB3        |           1|      5795|
|49    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB4        |           1|      7126|
|50    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB5        |           1|      8394|
|51    |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s__GC0      |           1|      1274|
|52    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0        |           1|     16189|
|53    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB1        |           1|      3437|
|54    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB2        |           1|      5831|
|55    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB3        |           1|      9638|
|56    |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s__GC0      |           1|       863|
|57    |myproject__GCB0                                                              |           1|     13638|
|58    |myproject__GCB1                                                              |           1|     11962|
|59    |myproject__GCB2                                                              |           1|      8566|
|60    |myproject__GCB3                                                              |           1|     23088|
|61    |myproject__GCB4                                                              |           1|     20487|
|62    |myproject__GCB5                                                              |           1|      9125|
+------+-----------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/layer4_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_5/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58/exp_table5_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer6_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer4_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer4_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1_4/layer2_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:13 ; elapsed = 00:07:37 . Memory (MB): peak = 2685.629 ; gain = 1146.062 ; free physical = 1509 ; free virtual = 18792
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                                |Replication |Instances |
+------+-----------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0                       |           1|      6777|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1                       |           1|      2295|
|3     |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0  |           1|      1242|
|4     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GC0    |           1|        75|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0                         |           1|      7439|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1                         |           1|      1930|
|7     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2                         |           1|      3178|
|8     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3                         |           1|      3646|
|9     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4                         |           1|      4209|
|10    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5                         |           1|      5401|
|11    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6                         |           1|      6625|
|12    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7                         |           1|      8753|
|13    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8                         |           1|      8722|
|14    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9                         |           1|      3035|
|15    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0  |           1|      4050|
|16    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s__GC0   |           1|        73|
|17    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB0         |           1|      7539|
|18    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB1         |           1|      2804|
|19    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB2         |           1|      6667|
|20    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3         |           1|      1850|
|21    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4         |           1|      4684|
|22    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB5         |           1|      5741|
|23    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB6         |           1|      7215|
|24    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB7         |           1|      6960|
|25    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB8         |           1|      3167|
|26    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB9         |           1|      7790|
|27    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB10        |           1|      2212|
|28    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB11        |           1|      3156|
|29    |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0 |           1|      3696|
|30    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s__GC0  |           1|        60|
|31    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB0        |           1|      6781|
|32    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB1        |           1|      2636|
|33    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB2        |           1|      3754|
|34    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB3        |           1|      3227|
|35    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB4        |           1|      5192|
|36    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB5        |           1|      5375|
|37    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB6        |           1|      6757|
|38    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB7        |           1|      8735|
|39    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB8        |           1|      8502|
|40    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB9        |           1|      2413|
|41    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB10       |           1|      8211|
|42    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB11       |           1|      2471|
|43    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s__GB12       |           1|      3221|
|44    |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s__GC0       |           1|      2120|
|45    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB0        |           1|      7713|
|46    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB1        |           1|      2050|
|47    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB2        |           1|      2623|
|48    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB3        |           1|      3058|
|49    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB4        |           1|      4215|
|50    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s__GB5        |           1|      5129|
|51    |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s__GC0      |           1|      1177|
|52    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB0        |           1|      9583|
|53    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB1        |           1|      2166|
|54    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB2        |           1|      3335|
|55    |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s__GB3        |           1|      3432|
|56    |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s__GC0      |           1|       718|
|57    |myproject__GCB0                                                              |           1|      6175|
|58    |myproject__GCB1                                                              |           1|      6823|
|59    |myproject__GCB2                                                              |           1|      4916|
|60    |myproject__GCB3                                                              |           1|     12158|
|61    |myproject__GCB4                                                              |           1|     10526|
|62    |myproject__GCB5                                                              |           1|      5886|
+------+-----------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer6_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance layer5_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5365] Flop dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0/grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s_fu_338/sub_ln1118_37_reg_20586_reg[15] is being inverted and renamed to dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0/grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s_fu_338/sub_ln1118_37_reg_20586_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:17 ; elapsed = 00:08:43 . Memory (MB): peak = 2885.598 ; gain = 1346.031 ; free physical = 1346 ; free virtual = 18776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:18 ; elapsed = 00:08:45 . Memory (MB): peak = 2885.598 ; gain = 1346.031 ; free physical = 1346 ; free virtual = 18776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:06 ; elapsed = 00:09:33 . Memory (MB): peak = 2885.598 ; gain = 1346.031 ; free physical = 1308 ; free virtual = 18738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:07 ; elapsed = 00:09:34 . Memory (MB): peak = 2885.598 ; gain = 1346.031 ; free physical = 1309 ; free virtual = 18739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:11 ; elapsed = 00:09:39 . Memory (MB): peak = 2885.598 ; gain = 1346.031 ; free physical = 1298 ; free virtual = 18729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:13 ; elapsed = 00:09:41 . Memory (MB): peak = 2885.598 ; gain = 1346.031 ; free physical = 1309 ; free virtual = 18740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_U0/ap_CS_fsm_reg[13]   | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/ap_CS_fsm_reg[19]  | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/ap_CS_fsm_reg[10] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[31] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[29] | 6      | 6          | 0      | 6       | 0      | 0      | 0      | 
|dsrl__2     | ShiftRegMem_reg[14] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | ShiftRegMem_reg[12] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__4     | ShiftRegMem_reg[5]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__5     | ShiftRegMem_reg[3]  | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[168]    | 6      | 6          | 0      | 36      | 18     | 12     | 0      | 
|dsrl__7     | SRL_SIG_reg[35]     | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[15]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[15]     | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__10    | SRL_SIG_reg[3]      | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+-------+
|      |Cell     |Count  |
+------+---------+-------+
|1     |BUFG     |      1|
|2     |CARRY4   |  30821|
|3     |DSP48E1  |     41|
|4     |LUT1     |  16482|
|5     |LUT2     |  68994|
|6     |LUT3     |  22169|
|7     |LUT4     |  26975|
|8     |LUT5     |   5481|
|9     |LUT6     |  10131|
|10    |MUXF7    |    404|
|11    |MUXF8    |     96|
|12    |RAMB18E1 |     66|
|13    |SRL16E   |   2139|
|14    |SRLC32E  |    960|
|15    |FDRE     | 117110|
|16    |FDSE     |   2491|
|17    |IBUF     |     66|
|18    |OBUF     |    178|
+------+---------+-------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                                          |Module                                                                                    |Cells  |
+------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+
|1     |top                                                                                               |                                                                                          | 304605|
|2     |  conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0                          |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s                     |  60194|
|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_421             |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s                    |  60135|
|4     |      call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_665                  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s                                 |   1026|
|5     |        line_buffer_Array_V_0_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS          |     32|
|6     |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__1  |     32|
|7     |        line_buffer_Array_V_0_10_U                                                                |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1094     |     32|
|8     |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__21 |     32|
|9     |        line_buffer_Array_V_0_11_U                                                                |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1095     |     32|
|10    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__23 |     32|
|11    |        line_buffer_Array_V_0_12_U                                                                |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1096     |     32|
|12    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__25 |     32|
|13    |        line_buffer_Array_V_0_13_U                                                                |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1097     |     32|
|14    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__27 |     32|
|15    |        line_buffer_Array_V_0_14_U                                                                |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1098     |     32|
|16    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__29 |     32|
|17    |        line_buffer_Array_V_0_15_U                                                                |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1099     |     32|
|18    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__31 |     32|
|19    |        line_buffer_Array_V_0_1_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1100     |     32|
|20    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__3  |     32|
|21    |        line_buffer_Array_V_0_2_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1101     |     32|
|22    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__5  |     32|
|23    |        line_buffer_Array_V_0_3_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1102     |     32|
|24    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__7  |     32|
|25    |        line_buffer_Array_V_0_4_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1103     |     32|
|26    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__9  |     32|
|27    |        line_buffer_Array_V_0_5_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1104     |     32|
|28    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__11 |     32|
|29    |        line_buffer_Array_V_0_6_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1105     |     32|
|30    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__13 |     32|
|31    |        line_buffer_Array_V_0_7_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1106     |     32|
|32    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__15 |     32|
|33    |        line_buffer_Array_V_0_8_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1107     |     32|
|34    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__17 |     32|
|35    |        line_buffer_Array_V_0_9_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1108     |     32|
|36    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__19 |     32|
|37    |        line_buffer_Array_V_1520_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1109     |     32|
|38    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__2  |     32|
|39    |        line_buffer_Array_V_1520_10_U                                                             |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1110     |     32|
|40    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__22 |     32|
|41    |        line_buffer_Array_V_1520_11_U                                                             |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1111     |     32|
|42    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__24 |     32|
|43    |        line_buffer_Array_V_1520_12_U                                                             |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1112     |     32|
|44    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__26 |     32|
|45    |        line_buffer_Array_V_1520_13_U                                                             |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1113     |     32|
|46    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__28 |     32|
|47    |        line_buffer_Array_V_1520_14_U                                                             |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1114     |     32|
|48    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__30 |     32|
|49    |        line_buffer_Array_V_1520_15_U                                                             |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1115     |     34|
|50    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core     |     32|
|51    |        line_buffer_Array_V_1520_1_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1116     |     32|
|52    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__4  |     32|
|53    |        line_buffer_Array_V_1520_2_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1117     |     32|
|54    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__6  |     32|
|55    |        line_buffer_Array_V_1520_3_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1118     |     32|
|56    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__8  |     32|
|57    |        line_buffer_Array_V_1520_4_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1119     |     32|
|58    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__10 |     32|
|59    |        line_buffer_Array_V_1520_5_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1120     |     32|
|60    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__12 |     32|
|61    |        line_buffer_Array_V_1520_6_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1121     |     32|
|62    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__14 |     32|
|63    |        line_buffer_Array_V_1520_7_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1122     |     32|
|64    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__16 |     32|
|65    |        line_buffer_Array_V_1520_8_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1123     |     32|
|66    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__18 |     32|
|67    |        line_buffer_Array_V_1520_9_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_1124     |     32|
|68    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_VxdS_core__20 |     32|
|69    |      grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_517                                  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                                           |  56094|
|70    |        myproject_axi_mul_16s_6s_21_2_1_U298                                                      |myproject_axi_mul_16s_6s_21_2_1_1078                                                      |    118|
|71    |          myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_1_MulnS_1_1093                                              |    118|
|72    |        myproject_axi_mul_16s_6s_21_2_1_U299                                                      |myproject_axi_mul_16s_6s_21_2_1_1079                                                      |     86|
|73    |          myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_1_MulnS_1_1092                                              |     86|
|74    |        myproject_axi_mul_16s_6s_21_2_1_U302                                                      |myproject_axi_mul_16s_6s_21_2_1_1080                                                      |    102|
|75    |          myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_1_MulnS_1_1091                                              |    102|
|76    |        myproject_axi_mul_16s_6s_21_2_1_U304                                                      |myproject_axi_mul_16s_6s_21_2_1_1081                                                      |    118|
|77    |          myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_1_MulnS_1_1090                                              |    118|
|78    |        myproject_axi_mul_16s_7s_21_2_1_U297                                                      |myproject_axi_mul_16s_7s_21_2_1_1082                                                      |     89|
|79    |          myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U                                               |myproject_axi_mul_16s_7s_21_2_1_MulnS_0_1089                                              |     89|
|80    |        myproject_axi_mul_16s_7s_21_2_1_U300                                                      |myproject_axi_mul_16s_7s_21_2_1_1083                                                      |    109|
|81    |          myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U                                               |myproject_axi_mul_16s_7s_21_2_1_MulnS_0_1088                                              |    109|
|82    |        myproject_axi_mul_16s_7s_21_2_1_U301                                                      |myproject_axi_mul_16s_7s_21_2_1_1084                                                      |    100|
|83    |          myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U                                               |myproject_axi_mul_16s_7s_21_2_1_MulnS_0_1087                                              |    100|
|84    |        myproject_axi_mul_16s_7s_21_2_1_U303                                                      |myproject_axi_mul_16s_7s_21_2_1_1085                                                      |    121|
|85    |          myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U                                               |myproject_axi_mul_16s_7s_21_2_1_MulnS_0_1086                                              |    121|
|86    |  conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0                         |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s                    |  66500|
|87    |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_437            |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s                   |  66446|
|88    |      call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_705                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s                                |   1025|
|89    |        line_buffer_Array_V_1_0_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl          |     32|
|90    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__1  |     32|
|91    |        line_buffer_Array_V_1_0_10_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1047     |     32|
|92    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__21 |     32|
|93    |        line_buffer_Array_V_1_0_11_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1048     |     32|
|94    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__23 |     32|
|95    |        line_buffer_Array_V_1_0_12_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1049     |     32|
|96    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__25 |     32|
|97    |        line_buffer_Array_V_1_0_13_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1050     |     32|
|98    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__27 |     32|
|99    |        line_buffer_Array_V_1_0_14_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1051     |     32|
|100   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__29 |     32|
|101   |        line_buffer_Array_V_1_0_15_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1052     |     32|
|102   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__31 |     32|
|103   |        line_buffer_Array_V_1_0_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1053     |     32|
|104   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__3  |     32|
|105   |        line_buffer_Array_V_1_0_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1054     |     32|
|106   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__5  |     32|
|107   |        line_buffer_Array_V_1_0_3_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1055     |     32|
|108   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__7  |     32|
|109   |        line_buffer_Array_V_1_0_4_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1056     |     32|
|110   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__9  |     32|
|111   |        line_buffer_Array_V_1_0_5_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1057     |     32|
|112   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__11 |     32|
|113   |        line_buffer_Array_V_1_0_6_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1058     |     32|
|114   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__13 |     32|
|115   |        line_buffer_Array_V_1_0_7_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1059     |     32|
|116   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__15 |     32|
|117   |        line_buffer_Array_V_1_0_8_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1060     |     32|
|118   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__17 |     32|
|119   |        line_buffer_Array_V_1_0_9_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1061     |     32|
|120   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__19 |     32|
|121   |        line_buffer_Array_V_1_1_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1062     |     32|
|122   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__2  |     32|
|123   |        line_buffer_Array_V_1_1_10_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1063     |     32|
|124   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__22 |     32|
|125   |        line_buffer_Array_V_1_1_11_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1064     |     32|
|126   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__24 |     32|
|127   |        line_buffer_Array_V_1_1_12_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1065     |     32|
|128   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__26 |     32|
|129   |        line_buffer_Array_V_1_1_13_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1066     |     32|
|130   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__28 |     32|
|131   |        line_buffer_Array_V_1_1_14_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1067     |     32|
|132   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__30 |     32|
|133   |        line_buffer_Array_V_1_1_15_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1068     |     33|
|134   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core     |     32|
|135   |        line_buffer_Array_V_1_1_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1069     |     32|
|136   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__4  |     32|
|137   |        line_buffer_Array_V_1_1_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1070     |     32|
|138   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__6  |     32|
|139   |        line_buffer_Array_V_1_1_3_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1071     |     32|
|140   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__8  |     32|
|141   |        line_buffer_Array_V_1_1_4_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1072     |     32|
|142   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__10 |     32|
|143   |        line_buffer_Array_V_1_1_5_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1073     |     32|
|144   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__12 |     32|
|145   |        line_buffer_Array_V_1_1_6_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1074     |     32|
|146   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__14 |     32|
|147   |        line_buffer_Array_V_1_1_7_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1075     |     32|
|148   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__16 |     32|
|149   |        line_buffer_Array_V_1_1_8_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1076     |     32|
|150   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__18 |     32|
|151   |        line_buffer_Array_V_1_1_9_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_1077     |     32|
|152   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_line_buffer_Array_bjl_core__20 |     32|
|153   |      grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_557                  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                           |  62771|
|154   |        myproject_axi_mul_16s_5ns_21_2_1_U709                                                     |myproject_axi_mul_16s_5ns_21_2_1_1025                                                     |     57|
|155   |          myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                              |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1046                                             |     57|
|156   |        myproject_axi_mul_16s_5ns_21_2_1_U713                                                     |myproject_axi_mul_16s_5ns_21_2_1_1026                                                     |     17|
|157   |          myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                              |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1045                                             |     17|
|158   |        myproject_axi_mul_16s_5ns_21_2_1_U717                                                     |myproject_axi_mul_16s_5ns_21_2_1_1027                                                     |     59|
|159   |          myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                              |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1044                                             |     59|
|160   |        myproject_axi_mul_16s_5ns_21_2_1_U718                                                     |myproject_axi_mul_16s_5ns_21_2_1_1028                                                     |     17|
|161   |          myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                              |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1043                                             |     17|
|162   |        myproject_axi_mul_16s_5ns_21_2_1_U719                                                     |myproject_axi_mul_16s_5ns_21_2_1_1029                                                     |     85|
|163   |          myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                              |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1042                                             |     85|
|164   |        myproject_axi_mul_16s_5s_21_2_1_U710                                                      |myproject_axi_mul_16s_5s_21_2_1_1030                                                      |     83|
|165   |          myproject_axi_mul_16s_5s_21_2_1_MulnS_3_U                                               |myproject_axi_mul_16s_5s_21_2_1_MulnS_3_1041                                              |     83|
|166   |        myproject_axi_mul_16s_5s_21_2_1_U711                                                      |myproject_axi_mul_16s_5s_21_2_1_1031                                                      |    101|
|167   |          myproject_axi_mul_16s_5s_21_2_1_MulnS_3_U                                               |myproject_axi_mul_16s_5s_21_2_1_MulnS_3_1040                                              |    101|
|168   |        myproject_axi_mul_16s_5s_21_2_1_U714                                                      |myproject_axi_mul_16s_5s_21_2_1_1032                                                      |    100|
|169   |          myproject_axi_mul_16s_5s_21_2_1_MulnS_3_U                                               |myproject_axi_mul_16s_5s_21_2_1_MulnS_3_1039                                              |    100|
|170   |        myproject_axi_mul_16s_5s_21_2_1_U716                                                      |myproject_axi_mul_16s_5s_21_2_1_1033                                                      |     93|
|171   |          myproject_axi_mul_16s_5s_21_2_1_MulnS_3_U                                               |myproject_axi_mul_16s_5s_21_2_1_MulnS_3_1038                                              |     93|
|172   |        myproject_axi_mul_16s_6s_21_2_1_U708                                                      |myproject_axi_mul_16s_6s_21_2_1                                                           |     62|
|173   |          myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_1_MulnS_1_1037                                              |     62|
|174   |        myproject_axi_mul_16s_6s_21_2_1_U715                                                      |myproject_axi_mul_16s_6s_21_2_1_1034                                                      |     58|
|175   |          myproject_axi_mul_16s_6s_21_2_1_MulnS_1_U                                               |myproject_axi_mul_16s_6s_21_2_1_MulnS_1                                                   |     58|
|176   |        myproject_axi_mul_16s_7s_21_2_1_U712                                                      |myproject_axi_mul_16s_7s_21_2_1_1035                                                      |     21|
|177   |          myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U                                               |myproject_axi_mul_16s_7s_21_2_1_MulnS_0_1036                                              |     21|
|178   |  conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_U0                           |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s                      |  11427|
|179   |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_fu_161             |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s                    |  11369|
|180   |      call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234                   |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s                                  |     99|
|181   |        line_buffer_Array_V_2_0_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb          |     16|
|182   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core__1  |     16|
|183   |        line_buffer_Array_V_2_0_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_1020     |     16|
|184   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core__3  |     16|
|185   |        line_buffer_Array_V_2_0_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_1021     |     16|
|186   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core__5  |     16|
|187   |        line_buffer_Array_V_2_1_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_1022     |     16|
|188   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core__2  |     16|
|189   |        line_buffer_Array_V_2_1_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_1023     |     16|
|190   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core__4  |     16|
|191   |        line_buffer_Array_V_2_1_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_1024     |     19|
|192   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core     |     16|
|193   |      grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203                                |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1                                         |  10114|
|194   |        myproject_axi_mul_16s_7s_21_2_1_U33                                                       |myproject_axi_mul_16s_7s_21_2_1                                                           |     55|
|195   |          myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U                                               |myproject_axi_mul_16s_7s_21_2_1_MulnS_0_1019                                              |     55|
|196   |        myproject_axi_mul_16s_7s_21_2_1_U34                                                       |myproject_axi_mul_16s_7s_21_2_1_1016                                                      |     54|
|197   |          myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U                                               |myproject_axi_mul_16s_7s_21_2_1_MulnS_0_1018                                              |     54|
|198   |        myproject_axi_mul_16s_7s_21_2_1_U35                                                       |myproject_axi_mul_16s_7s_21_2_1_1017                                                      |     59|
|199   |          myproject_axi_mul_16s_7s_21_2_1_MulnS_0_U                                               |myproject_axi_mul_16s_7s_21_2_1_MulnS_0                                                   |     59|
|200   |  dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0                              |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s                         |  72803|
|201   |    grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_811                   |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s                          |  70554|
|202   |      myproject_axi_mul_16s_5ns_21_2_1_U1067                                                      |myproject_axi_mul_16s_5ns_21_2_1                                                          |     21|
|203   |        myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                                |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1015                                             |     21|
|204   |      myproject_axi_mul_16s_5ns_21_2_1_U1068                                                      |myproject_axi_mul_16s_5ns_21_2_1_992                                                      |     21|
|205   |        myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                                |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1014                                             |     21|
|206   |      myproject_axi_mul_16s_5ns_21_2_1_U1070                                                      |myproject_axi_mul_16s_5ns_21_2_1_993                                                      |     21|
|207   |        myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                                |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1013                                             |     21|
|208   |      myproject_axi_mul_16s_5ns_21_2_1_U1073                                                      |myproject_axi_mul_16s_5ns_21_2_1_994                                                      |     21|
|209   |        myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                                |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1012                                             |     21|
|210   |      myproject_axi_mul_16s_5ns_21_2_1_U1074                                                      |myproject_axi_mul_16s_5ns_21_2_1_995                                                      |     22|
|211   |        myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                                |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1011                                             |     22|
|212   |      myproject_axi_mul_16s_5ns_21_2_1_U1075                                                      |myproject_axi_mul_16s_5ns_21_2_1_996                                                      |     24|
|213   |        myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                                |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1010                                             |     24|
|214   |      myproject_axi_mul_16s_5ns_21_2_1_U1077                                                      |myproject_axi_mul_16s_5ns_21_2_1_997                                                      |      1|
|215   |        myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                                |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1009                                             |      1|
|216   |      myproject_axi_mul_16s_5ns_21_2_1_U1078                                                      |myproject_axi_mul_16s_5ns_21_2_1_998                                                      |     23|
|217   |        myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                                |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_1008                                             |     23|
|218   |      myproject_axi_mul_16s_5ns_21_2_1_U1079                                                      |myproject_axi_mul_16s_5ns_21_2_1_999                                                      |     23|
|219   |        myproject_axi_mul_16s_5ns_21_2_1_MulnS_2_U                                                |myproject_axi_mul_16s_5ns_21_2_1_MulnS_2                                                  |     23|
|220   |      myproject_axi_mul_16s_5s_21_2_1_U1069                                                       |myproject_axi_mul_16s_5s_21_2_1                                                           |     17|
|221   |        myproject_axi_mul_16s_5s_21_2_1_MulnS_3_U                                                 |myproject_axi_mul_16s_5s_21_2_1_MulnS_3_1007                                              |     17|
|222   |      myproject_axi_mul_16s_5s_21_2_1_U1071                                                       |myproject_axi_mul_16s_5s_21_2_1_1000                                                      |     17|
|223   |        myproject_axi_mul_16s_5s_21_2_1_MulnS_3_U                                                 |myproject_axi_mul_16s_5s_21_2_1_MulnS_3_1006                                              |     17|
|224   |      myproject_axi_mul_16s_5s_21_2_1_U1072                                                       |myproject_axi_mul_16s_5s_21_2_1_1001                                                      |     17|
|225   |        myproject_axi_mul_16s_5s_21_2_1_MulnS_3_U                                                 |myproject_axi_mul_16s_5s_21_2_1_MulnS_3_1005                                              |     17|
|226   |      myproject_axi_mul_16s_5s_21_2_1_U1076                                                       |myproject_axi_mul_16s_5s_21_2_1_1002                                                      |     17|
|227   |        myproject_axi_mul_16s_5s_21_2_1_MulnS_3_U                                                 |myproject_axi_mul_16s_5s_21_2_1_MulnS_3_1004                                              |     17|
|228   |      myproject_axi_mul_16s_5s_21_2_1_U1080                                                       |myproject_axi_mul_16s_5s_21_2_1_1003                                                      |     17|
|229   |        myproject_axi_mul_16s_5s_21_2_1_MulnS_3_U                                                 |myproject_axi_mul_16s_5s_21_2_1_MulnS_3                                                   |     17|
|230   |  dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0                             |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s                        |  26783|
|231   |    grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_520                   |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s                          |  25615|
|232   |  dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0                             |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s                        |  20024|
|233   |    grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s_fu_338                   |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s                          |  19333|
|234   |      myproject_axi_mul_6ns_12s_17_2_1_U1819                                                      |myproject_axi_mul_6ns_12s_17_2_1                                                          |    203|
|235   |        myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U                                                |myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_991                                              |    203|
|236   |      myproject_axi_mul_6ns_12s_17_2_1_U1820                                                      |myproject_axi_mul_6ns_12s_17_2_1_986                                                      |    207|
|237   |        myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U                                                |myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_990                                              |    207|
|238   |      myproject_axi_mul_6ns_12s_17_2_1_U1821                                                      |myproject_axi_mul_6ns_12s_17_2_1_987                                                      |    190|
|239   |        myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U                                                |myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_989                                              |    190|
|240   |      myproject_axi_mul_6ns_12s_17_2_1_U1822                                                      |myproject_axi_mul_6ns_12s_17_2_1_988                                                      |    221|
|241   |        myproject_axi_mul_6ns_12s_17_2_1_MulnS_6_U                                                |myproject_axi_mul_6ns_12s_17_2_1_MulnS_6                                                  |    221|
|242   |      myproject_axi_mul_6ns_12s_18_2_1_U1823                                                      |myproject_axi_mul_6ns_12s_18_2_1                                                          |    195|
|243   |        myproject_axi_mul_6ns_12s_18_2_1_MulnS_7_U                                                |myproject_axi_mul_6ns_12s_18_2_1_MulnS_7                                                  |    195|
|244   |  layer10_out_V_data_0_V_U                                                                        |fifo_w16_d16_A                                                                            |     41|
|245   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_985                                                               |     24|
|246   |  layer10_out_V_data_10_V_U                                                                       |fifo_w16_d16_A_0                                                                          |     42|
|247   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_984                                                               |     24|
|248   |  layer10_out_V_data_11_V_U                                                                       |fifo_w16_d16_A_1                                                                          |     41|
|249   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_983                                                               |     24|
|250   |  layer10_out_V_data_12_V_U                                                                       |fifo_w16_d16_A_2                                                                          |     41|
|251   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_982                                                               |     24|
|252   |  layer10_out_V_data_13_V_U                                                                       |fifo_w16_d16_A_3                                                                          |     41|
|253   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_981                                                               |     24|
|254   |  layer10_out_V_data_14_V_U                                                                       |fifo_w16_d16_A_4                                                                          |     41|
|255   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_980                                                               |     24|
|256   |  layer10_out_V_data_15_V_U                                                                       |fifo_w16_d16_A_5                                                                          |     41|
|257   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_979                                                               |     24|
|258   |  layer10_out_V_data_16_V_U                                                                       |fifo_w16_d16_A_6                                                                          |     41|
|259   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_978                                                               |     24|
|260   |  layer10_out_V_data_17_V_U                                                                       |fifo_w16_d16_A_7                                                                          |     41|
|261   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_977                                                               |     24|
|262   |  layer10_out_V_data_18_V_U                                                                       |fifo_w16_d16_A_8                                                                          |     43|
|263   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_976                                                               |     24|
|264   |  layer10_out_V_data_19_V_U                                                                       |fifo_w16_d16_A_9                                                                          |     43|
|265   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_975                                                               |     24|
|266   |  layer10_out_V_data_1_V_U                                                                        |fifo_w16_d16_A_10                                                                         |     43|
|267   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_974                                                               |     24|
|268   |  layer10_out_V_data_20_V_U                                                                       |fifo_w16_d16_A_11                                                                         |     41|
|269   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_973                                                               |     24|
|270   |  layer10_out_V_data_21_V_U                                                                       |fifo_w16_d16_A_12                                                                         |     41|
|271   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_972                                                               |     24|
|272   |  layer10_out_V_data_22_V_U                                                                       |fifo_w16_d16_A_13                                                                         |     41|
|273   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_971                                                               |     24|
|274   |  layer10_out_V_data_23_V_U                                                                       |fifo_w16_d16_A_14                                                                         |     42|
|275   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_970                                                               |     24|
|276   |  layer10_out_V_data_2_V_U                                                                        |fifo_w16_d16_A_15                                                                         |     42|
|277   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_969                                                               |     24|
|278   |  layer10_out_V_data_3_V_U                                                                        |fifo_w16_d16_A_16                                                                         |     41|
|279   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_968                                                               |     24|
|280   |  layer10_out_V_data_4_V_U                                                                        |fifo_w16_d16_A_17                                                                         |     41|
|281   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_967                                                               |     24|
|282   |  layer10_out_V_data_5_V_U                                                                        |fifo_w16_d16_A_18                                                                         |     42|
|283   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_966                                                               |     24|
|284   |  layer10_out_V_data_6_V_U                                                                        |fifo_w16_d16_A_19                                                                         |     42|
|285   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_965                                                               |     24|
|286   |  layer10_out_V_data_7_V_U                                                                        |fifo_w16_d16_A_20                                                                         |     41|
|287   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_964                                                               |     24|
|288   |  layer10_out_V_data_8_V_U                                                                        |fifo_w16_d16_A_21                                                                         |     42|
|289   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_963                                                               |     24|
|290   |  layer10_out_V_data_9_V_U                                                                        |fifo_w16_d16_A_22                                                                         |     41|
|291   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg                                                                   |     24|
|292   |  layer12_out_V_data_0_V_U                                                                        |fifo_w6_d16_A                                                                             |     28|
|293   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_962                                                                |     10|
|294   |  layer12_out_V_data_10_V_U                                                                       |fifo_w6_d16_A_23                                                                          |     28|
|295   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_961                                                                |     10|
|296   |  layer12_out_V_data_11_V_U                                                                       |fifo_w6_d16_A_24                                                                          |     29|
|297   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_960                                                                |     10|
|298   |  layer12_out_V_data_12_V_U                                                                       |fifo_w6_d16_A_25                                                                          |     29|
|299   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_959                                                                |     10|
|300   |  layer12_out_V_data_13_V_U                                                                       |fifo_w6_d16_A_26                                                                          |     28|
|301   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_958                                                                |     10|
|302   |  layer12_out_V_data_14_V_U                                                                       |fifo_w6_d16_A_27                                                                          |     29|
|303   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_957                                                                |     10|
|304   |  layer12_out_V_data_15_V_U                                                                       |fifo_w6_d16_A_28                                                                          |     29|
|305   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_956                                                                |     10|
|306   |  layer12_out_V_data_16_V_U                                                                       |fifo_w6_d16_A_29                                                                          |     28|
|307   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_955                                                                |     10|
|308   |  layer12_out_V_data_17_V_U                                                                       |fifo_w6_d16_A_30                                                                          |     28|
|309   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_954                                                                |     10|
|310   |  layer12_out_V_data_18_V_U                                                                       |fifo_w6_d16_A_31                                                                          |     29|
|311   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_953                                                                |     10|
|312   |  layer12_out_V_data_19_V_U                                                                       |fifo_w6_d16_A_32                                                                          |     28|
|313   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_952                                                                |     10|
|314   |  layer12_out_V_data_1_V_U                                                                        |fifo_w6_d16_A_33                                                                          |     28|
|315   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_951                                                                |     10|
|316   |  layer12_out_V_data_20_V_U                                                                       |fifo_w6_d16_A_34                                                                          |     28|
|317   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_950                                                                |     10|
|318   |  layer12_out_V_data_21_V_U                                                                       |fifo_w6_d16_A_35                                                                          |     28|
|319   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_949                                                                |     10|
|320   |  layer12_out_V_data_22_V_U                                                                       |fifo_w6_d16_A_36                                                                          |     29|
|321   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_948                                                                |     10|
|322   |  layer12_out_V_data_23_V_U                                                                       |fifo_w6_d16_A_37                                                                          |     28|
|323   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_947                                                                |     10|
|324   |  layer12_out_V_data_2_V_U                                                                        |fifo_w6_d16_A_38                                                                          |     28|
|325   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_946                                                                |     10|
|326   |  layer12_out_V_data_3_V_U                                                                        |fifo_w6_d16_A_39                                                                          |     30|
|327   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_945                                                                |     10|
|328   |  layer12_out_V_data_4_V_U                                                                        |fifo_w6_d16_A_40                                                                          |     28|
|329   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_944                                                                |     10|
|330   |  layer12_out_V_data_5_V_U                                                                        |fifo_w6_d16_A_41                                                                          |     29|
|331   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_943                                                                |     10|
|332   |  layer12_out_V_data_6_V_U                                                                        |fifo_w6_d16_A_42                                                                          |     30|
|333   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_942                                                                |     10|
|334   |  layer12_out_V_data_7_V_U                                                                        |fifo_w6_d16_A_43                                                                          |     29|
|335   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_941                                                                |     10|
|336   |  layer12_out_V_data_8_V_U                                                                        |fifo_w6_d16_A_44                                                                          |     29|
|337   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg_940                                                                |     10|
|338   |  layer12_out_V_data_9_V_U                                                                        |fifo_w6_d16_A_45                                                                          |     28|
|339   |    U_fifo_w6_d16_A_shiftReg                                                                      |fifo_w6_d16_A_shiftReg                                                                    |     10|
|340   |  layer13_out_V_data_0_V_U                                                                        |fifo_w16_d4_A                                                                             |     32|
|341   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_939                                                                |     19|
|342   |  layer13_out_V_data_10_V_U                                                                       |fifo_w16_d4_A_46                                                                          |     33|
|343   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_938                                                                |     19|
|344   |  layer13_out_V_data_11_V_U                                                                       |fifo_w16_d4_A_47                                                                          |     34|
|345   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_937                                                                |     19|
|346   |  layer13_out_V_data_12_V_U                                                                       |fifo_w16_d4_A_48                                                                          |     32|
|347   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_936                                                                |     19|
|348   |  layer13_out_V_data_13_V_U                                                                       |fifo_w16_d4_A_49                                                                          |     32|
|349   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_935                                                                |     19|
|350   |  layer13_out_V_data_14_V_U                                                                       |fifo_w16_d4_A_50                                                                          |     32|
|351   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_934                                                                |     19|
|352   |  layer13_out_V_data_15_V_U                                                                       |fifo_w16_d4_A_51                                                                          |     32|
|353   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_933                                                                |     19|
|354   |  layer13_out_V_data_16_V_U                                                                       |fifo_w16_d4_A_52                                                                          |     32|
|355   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_932                                                                |     19|
|356   |  layer13_out_V_data_17_V_U                                                                       |fifo_w16_d4_A_53                                                                          |     32|
|357   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_931                                                                |     19|
|358   |  layer13_out_V_data_18_V_U                                                                       |fifo_w16_d4_A_54                                                                          |     33|
|359   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_930                                                                |     19|
|360   |  layer13_out_V_data_19_V_U                                                                       |fifo_w16_d4_A_55                                                                          |     33|
|361   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_929                                                                |     19|
|362   |  layer13_out_V_data_1_V_U                                                                        |fifo_w16_d4_A_56                                                                          |     32|
|363   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_928                                                                |     19|
|364   |  layer13_out_V_data_20_V_U                                                                       |fifo_w16_d4_A_57                                                                          |     32|
|365   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_927                                                                |     19|
|366   |  layer13_out_V_data_21_V_U                                                                       |fifo_w16_d4_A_58                                                                          |     33|
|367   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_926                                                                |     19|
|368   |  layer13_out_V_data_22_V_U                                                                       |fifo_w16_d4_A_59                                                                          |     32|
|369   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_925                                                                |     19|
|370   |  layer13_out_V_data_23_V_U                                                                       |fifo_w16_d4_A_60                                                                          |     33|
|371   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_924                                                                |     19|
|372   |  layer13_out_V_data_2_V_U                                                                        |fifo_w16_d4_A_61                                                                          |     21|
|373   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_923                                                                |      8|
|374   |  layer13_out_V_data_3_V_U                                                                        |fifo_w16_d4_A_62                                                                          |     20|
|375   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_922                                                                |      8|
|376   |  layer13_out_V_data_4_V_U                                                                        |fifo_w16_d4_A_63                                                                          |     21|
|377   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_921                                                                |      8|
|378   |  layer13_out_V_data_5_V_U                                                                        |fifo_w16_d4_A_64                                                                          |     22|
|379   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_920                                                                |      8|
|380   |  layer13_out_V_data_6_V_U                                                                        |fifo_w16_d4_A_65                                                                          |     33|
|381   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_919                                                                |     19|
|382   |  layer13_out_V_data_7_V_U                                                                        |fifo_w16_d4_A_66                                                                          |     32|
|383   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_918                                                                |     19|
|384   |  layer13_out_V_data_8_V_U                                                                        |fifo_w16_d4_A_67                                                                          |     32|
|385   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_917                                                                |     19|
|386   |  layer13_out_V_data_9_V_U                                                                        |fifo_w16_d4_A_68                                                                          |     32|
|387   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg                                                                    |     19|
|388   |  layer15_out_V_data_0_V_U                                                                        |fifo_w16_d1_A                                                                             |     25|
|389   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_916                                                                |     17|
|390   |  layer15_out_V_data_10_V_U                                                                       |fifo_w16_d1_A_69                                                                          |     25|
|391   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_915                                                                |     17|
|392   |  layer15_out_V_data_11_V_U                                                                       |fifo_w16_d1_A_70                                                                          |     26|
|393   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_914                                                                |     17|
|394   |  layer15_out_V_data_12_V_U                                                                       |fifo_w16_d1_A_71                                                                          |     26|
|395   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_913                                                                |     17|
|396   |  layer15_out_V_data_13_V_U                                                                       |fifo_w16_d1_A_72                                                                          |     26|
|397   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_912                                                                |     17|
|398   |  layer15_out_V_data_14_V_U                                                                       |fifo_w16_d1_A_73                                                                          |     25|
|399   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_911                                                                |     17|
|400   |  layer15_out_V_data_15_V_U                                                                       |fifo_w16_d1_A_74                                                                          |     25|
|401   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_910                                                                |     17|
|402   |  layer15_out_V_data_16_V_U                                                                       |fifo_w16_d1_A_75                                                                          |     27|
|403   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_909                                                                |     17|
|404   |  layer15_out_V_data_17_V_U                                                                       |fifo_w16_d1_A_76                                                                          |     27|
|405   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_908                                                                |     17|
|406   |  layer15_out_V_data_18_V_U                                                                       |fifo_w16_d1_A_77                                                                          |     25|
|407   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_907                                                                |     17|
|408   |  layer15_out_V_data_19_V_U                                                                       |fifo_w16_d1_A_78                                                                          |     25|
|409   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_906                                                                |     17|
|410   |  layer15_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_79                                                                          |     25|
|411   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_905                                                                |     17|
|412   |  layer15_out_V_data_20_V_U                                                                       |fifo_w16_d1_A_80                                                                          |     26|
|413   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_904                                                                |     17|
|414   |  layer15_out_V_data_21_V_U                                                                       |fifo_w16_d1_A_81                                                                          |     26|
|415   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_903                                                                |     17|
|416   |  layer15_out_V_data_22_V_U                                                                       |fifo_w16_d1_A_82                                                                          |     25|
|417   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_902                                                                |     17|
|418   |  layer15_out_V_data_23_V_U                                                                       |fifo_w16_d1_A_83                                                                          |     29|
|419   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_901                                                                |     17|
|420   |  layer15_out_V_data_24_V_U                                                                       |fifo_w16_d1_A_84                                                                          |     28|
|421   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_900                                                                |     17|
|422   |  layer15_out_V_data_25_V_U                                                                       |fifo_w16_d1_A_85                                                                          |     25|
|423   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_899                                                                |     17|
|424   |  layer15_out_V_data_26_V_U                                                                       |fifo_w16_d1_A_86                                                                          |     26|
|425   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_898                                                                |     17|
|426   |  layer15_out_V_data_27_V_U                                                                       |fifo_w16_d1_A_87                                                                          |     26|
|427   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_897                                                                |     17|
|428   |  layer15_out_V_data_28_V_U                                                                       |fifo_w16_d1_A_88                                                                          |     25|
|429   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_896                                                                |     17|
|430   |  layer15_out_V_data_29_V_U                                                                       |fifo_w16_d1_A_89                                                                          |     25|
|431   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_895                                                                |     17|
|432   |  layer15_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_90                                                                          |     27|
|433   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_894                                                                |     18|
|434   |  layer15_out_V_data_30_V_U                                                                       |fifo_w16_d1_A_91                                                                          |     25|
|435   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_893                                                                |     17|
|436   |  layer15_out_V_data_31_V_U                                                                       |fifo_w16_d1_A_92                                                                          |     25|
|437   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_892                                                                |     17|
|438   |  layer15_out_V_data_32_V_U                                                                       |fifo_w16_d1_A_93                                                                          |     25|
|439   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_891                                                                |     17|
|440   |  layer15_out_V_data_33_V_U                                                                       |fifo_w16_d1_A_94                                                                          |     25|
|441   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_890                                                                |     17|
|442   |  layer15_out_V_data_34_V_U                                                                       |fifo_w16_d1_A_95                                                                          |     26|
|443   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_889                                                                |     17|
|444   |  layer15_out_V_data_35_V_U                                                                       |fifo_w16_d1_A_96                                                                          |     26|
|445   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_888                                                                |     17|
|446   |  layer15_out_V_data_36_V_U                                                                       |fifo_w16_d1_A_97                                                                          |     25|
|447   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_887                                                                |     17|
|448   |  layer15_out_V_data_37_V_U                                                                       |fifo_w16_d1_A_98                                                                          |     25|
|449   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_886                                                                |     17|
|450   |  layer15_out_V_data_38_V_U                                                                       |fifo_w16_d1_A_99                                                                          |     26|
|451   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_885                                                                |     17|
|452   |  layer15_out_V_data_39_V_U                                                                       |fifo_w16_d1_A_100                                                                         |     26|
|453   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_884                                                                |     17|
|454   |  layer15_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_101                                                                         |     25|
|455   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_883                                                                |     17|
|456   |  layer15_out_V_data_40_V_U                                                                       |fifo_w16_d1_A_102                                                                         |     25|
|457   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_882                                                                |     17|
|458   |  layer15_out_V_data_41_V_U                                                                       |fifo_w16_d1_A_103                                                                         |     26|
|459   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_881                                                                |     17|
|460   |  layer15_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_104                                                                         |     25|
|461   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_880                                                                |     17|
|462   |  layer15_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_105                                                                         |     25|
|463   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_879                                                                |     17|
|464   |  layer15_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_106                                                                         |     26|
|465   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_878                                                                |     17|
|466   |  layer15_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_107                                                                         |     27|
|467   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_877                                                                |     17|
|468   |  layer15_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_108                                                                         |     26|
|469   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_876                                                                |     17|
|470   |  layer15_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_109                                                                         |     25|
|471   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_875                                                                |     17|
|472   |  layer17_out_V_data_0_V_U                                                                        |fifo_w16_d1_A_110                                                                         |     28|
|473   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_874                                                                |     20|
|474   |  layer17_out_V_data_10_V_U                                                                       |fifo_w16_d1_A_111                                                                         |     28|
|475   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_873                                                                |     20|
|476   |  layer17_out_V_data_11_V_U                                                                       |fifo_w16_d1_A_112                                                                         |     29|
|477   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_872                                                                |     20|
|478   |  layer17_out_V_data_12_V_U                                                                       |fifo_w16_d1_A_113                                                                         |     28|
|479   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_871                                                                |     20|
|480   |  layer17_out_V_data_13_V_U                                                                       |fifo_w16_d1_A_114                                                                         |     29|
|481   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_870                                                                |     20|
|482   |  layer17_out_V_data_14_V_U                                                                       |fifo_w16_d1_A_115                                                                         |     28|
|483   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_869                                                                |     20|
|484   |  layer17_out_V_data_15_V_U                                                                       |fifo_w16_d1_A_116                                                                         |     31|
|485   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_868                                                                |     20|
|486   |  layer17_out_V_data_16_V_U                                                                       |fifo_w16_d1_A_117                                                                         |     28|
|487   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_867                                                                |     20|
|488   |  layer17_out_V_data_17_V_U                                                                       |fifo_w16_d1_A_118                                                                         |     28|
|489   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_866                                                                |     20|
|490   |  layer17_out_V_data_18_V_U                                                                       |fifo_w16_d1_A_119                                                                         |     28|
|491   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_865                                                                |     20|
|492   |  layer17_out_V_data_19_V_U                                                                       |fifo_w16_d1_A_120                                                                         |     28|
|493   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_864                                                                |     20|
|494   |  layer17_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_121                                                                         |     28|
|495   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_863                                                                |     20|
|496   |  layer17_out_V_data_20_V_U                                                                       |fifo_w16_d1_A_122                                                                         |     28|
|497   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_862                                                                |     20|
|498   |  layer17_out_V_data_21_V_U                                                                       |fifo_w16_d1_A_123                                                                         |     28|
|499   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_861                                                                |     20|
|500   |  layer17_out_V_data_22_V_U                                                                       |fifo_w16_d1_A_124                                                                         |     29|
|501   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_860                                                                |     20|
|502   |  layer17_out_V_data_23_V_U                                                                       |fifo_w16_d1_A_125                                                                         |     28|
|503   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_859                                                                |     20|
|504   |  layer17_out_V_data_24_V_U                                                                       |fifo_w16_d1_A_126                                                                         |     28|
|505   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_858                                                                |     20|
|506   |  layer17_out_V_data_25_V_U                                                                       |fifo_w16_d1_A_127                                                                         |     28|
|507   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_857                                                                |     20|
|508   |  layer17_out_V_data_26_V_U                                                                       |fifo_w16_d1_A_128                                                                         |     28|
|509   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_856                                                                |     20|
|510   |  layer17_out_V_data_27_V_U                                                                       |fifo_w16_d1_A_129                                                                         |     30|
|511   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_855                                                                |     20|
|512   |  layer17_out_V_data_28_V_U                                                                       |fifo_w16_d1_A_130                                                                         |     29|
|513   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_854                                                                |     20|
|514   |  layer17_out_V_data_29_V_U                                                                       |fifo_w16_d1_A_131                                                                         |     29|
|515   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_853                                                                |     20|
|516   |  layer17_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_132                                                                         |     28|
|517   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_852                                                                |     20|
|518   |  layer17_out_V_data_30_V_U                                                                       |fifo_w16_d1_A_133                                                                         |     29|
|519   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_851                                                                |     20|
|520   |  layer17_out_V_data_31_V_U                                                                       |fifo_w16_d1_A_134                                                                         |     28|
|521   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_850                                                                |     20|
|522   |  layer17_out_V_data_32_V_U                                                                       |fifo_w16_d1_A_135                                                                         |     29|
|523   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_849                                                                |     20|
|524   |  layer17_out_V_data_33_V_U                                                                       |fifo_w16_d1_A_136                                                                         |     28|
|525   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_848                                                                |     20|
|526   |  layer17_out_V_data_34_V_U                                                                       |fifo_w16_d1_A_137                                                                         |     29|
|527   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_847                                                                |     20|
|528   |  layer17_out_V_data_35_V_U                                                                       |fifo_w16_d1_A_138                                                                         |     30|
|529   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_846                                                                |     20|
|530   |  layer17_out_V_data_36_V_U                                                                       |fifo_w16_d1_A_139                                                                         |     28|
|531   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_845                                                                |     20|
|532   |  layer17_out_V_data_37_V_U                                                                       |fifo_w16_d1_A_140                                                                         |     29|
|533   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_844                                                                |     20|
|534   |  layer17_out_V_data_38_V_U                                                                       |fifo_w16_d1_A_141                                                                         |     28|
|535   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_843                                                                |     20|
|536   |  layer17_out_V_data_39_V_U                                                                       |fifo_w16_d1_A_142                                                                         |     29|
|537   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_842                                                                |     20|
|538   |  layer17_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_143                                                                         |     28|
|539   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_841                                                                |     20|
|540   |  layer17_out_V_data_40_V_U                                                                       |fifo_w16_d1_A_144                                                                         |     28|
|541   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_840                                                                |     20|
|542   |  layer17_out_V_data_41_V_U                                                                       |fifo_w16_d1_A_145                                                                         |     30|
|543   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_839                                                                |     20|
|544   |  layer17_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_146                                                                         |     29|
|545   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_838                                                                |     20|
|546   |  layer17_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_147                                                                         |     28|
|547   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_837                                                                |     20|
|548   |  layer17_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_148                                                                         |     30|
|549   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_836                                                                |     20|
|550   |  layer17_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_149                                                                         |     29|
|551   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_835                                                                |     20|
|552   |  layer17_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_150                                                                         |     28|
|553   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_834                                                                |     20|
|554   |  layer17_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_151                                                                         |     29|
|555   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_833                                                                |     20|
|556   |  layer18_out_V_data_0_V_U                                                                        |fifo_w6_d1_A                                                                              |     15|
|557   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_832                                                                 |      6|
|558   |  layer18_out_V_data_10_V_U                                                                       |fifo_w6_d1_A_152                                                                          |     19|
|559   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_831                                                                 |      7|
|560   |  layer18_out_V_data_11_V_U                                                                       |fifo_w6_d1_A_153                                                                          |     18|
|561   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_830                                                                 |      7|
|562   |  layer18_out_V_data_12_V_U                                                                       |fifo_w6_d1_A_154                                                                          |     17|
|563   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_829                                                                 |      7|
|564   |  layer18_out_V_data_13_V_U                                                                       |fifo_w6_d1_A_155                                                                          |     17|
|565   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_828                                                                 |      7|
|566   |  layer18_out_V_data_14_V_U                                                                       |fifo_w6_d1_A_156                                                                          |     17|
|567   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_827                                                                 |      7|
|568   |  layer18_out_V_data_15_V_U                                                                       |fifo_w6_d1_A_157                                                                          |     17|
|569   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_826                                                                 |      7|
|570   |  layer18_out_V_data_16_V_U                                                                       |fifo_w6_d1_A_158                                                                          |     17|
|571   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_825                                                                 |      7|
|572   |  layer18_out_V_data_17_V_U                                                                       |fifo_w6_d1_A_159                                                                          |     17|
|573   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_824                                                                 |      7|
|574   |  layer18_out_V_data_18_V_U                                                                       |fifo_w6_d1_A_160                                                                          |     18|
|575   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_823                                                                 |      7|
|576   |  layer18_out_V_data_19_V_U                                                                       |fifo_w6_d1_A_161                                                                          |     17|
|577   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_822                                                                 |      7|
|578   |  layer18_out_V_data_1_V_U                                                                        |fifo_w6_d1_A_162                                                                          |     16|
|579   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_821                                                                 |      6|
|580   |  layer18_out_V_data_20_V_U                                                                       |fifo_w6_d1_A_163                                                                          |     17|
|581   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_820                                                                 |      7|
|582   |  layer18_out_V_data_21_V_U                                                                       |fifo_w6_d1_A_164                                                                          |     17|
|583   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_819                                                                 |      7|
|584   |  layer18_out_V_data_22_V_U                                                                       |fifo_w6_d1_A_165                                                                          |     17|
|585   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_818                                                                 |      7|
|586   |  layer18_out_V_data_23_V_U                                                                       |fifo_w6_d1_A_166                                                                          |     17|
|587   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_817                                                                 |      7|
|588   |  layer18_out_V_data_24_V_U                                                                       |fifo_w6_d1_A_167                                                                          |     20|
|589   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_816                                                                 |      7|
|590   |  layer18_out_V_data_25_V_U                                                                       |fifo_w6_d1_A_168                                                                          |     17|
|591   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_815                                                                 |      7|
|592   |  layer18_out_V_data_26_V_U                                                                       |fifo_w6_d1_A_169                                                                          |     17|
|593   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_814                                                                 |      7|
|594   |  layer18_out_V_data_27_V_U                                                                       |fifo_w6_d1_A_170                                                                          |     17|
|595   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_813                                                                 |      7|
|596   |  layer18_out_V_data_28_V_U                                                                       |fifo_w6_d1_A_171                                                                          |     17|
|597   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_812                                                                 |      7|
|598   |  layer18_out_V_data_29_V_U                                                                       |fifo_w6_d1_A_172                                                                          |     18|
|599   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_811                                                                 |      7|
|600   |  layer18_out_V_data_2_V_U                                                                        |fifo_w6_d1_A_173                                                                          |     15|
|601   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_810                                                                 |      6|
|602   |  layer18_out_V_data_30_V_U                                                                       |fifo_w6_d1_A_174                                                                          |     17|
|603   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_809                                                                 |      7|
|604   |  layer18_out_V_data_31_V_U                                                                       |fifo_w6_d1_A_175                                                                          |     17|
|605   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_808                                                                 |      7|
|606   |  layer18_out_V_data_32_V_U                                                                       |fifo_w6_d1_A_176                                                                          |     18|
|607   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_807                                                                 |      7|
|608   |  layer18_out_V_data_33_V_U                                                                       |fifo_w6_d1_A_177                                                                          |     20|
|609   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_806                                                                 |      7|
|610   |  layer18_out_V_data_34_V_U                                                                       |fifo_w6_d1_A_178                                                                          |     17|
|611   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_805                                                                 |      7|
|612   |  layer18_out_V_data_35_V_U                                                                       |fifo_w6_d1_A_179                                                                          |     17|
|613   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_804                                                                 |      7|
|614   |  layer18_out_V_data_36_V_U                                                                       |fifo_w6_d1_A_180                                                                          |     15|
|615   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_803                                                                 |      6|
|616   |  layer18_out_V_data_37_V_U                                                                       |fifo_w6_d1_A_181                                                                          |     15|
|617   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_802                                                                 |      6|
|618   |  layer18_out_V_data_38_V_U                                                                       |fifo_w6_d1_A_182                                                                          |     15|
|619   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_801                                                                 |      6|
|620   |  layer18_out_V_data_39_V_U                                                                       |fifo_w6_d1_A_183                                                                          |     17|
|621   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_800                                                                 |      6|
|622   |  layer18_out_V_data_3_V_U                                                                        |fifo_w6_d1_A_184                                                                          |     15|
|623   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_799                                                                 |      6|
|624   |  layer18_out_V_data_40_V_U                                                                       |fifo_w6_d1_A_185                                                                          |     15|
|625   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_798                                                                 |      6|
|626   |  layer18_out_V_data_41_V_U                                                                       |fifo_w6_d1_A_186                                                                          |     15|
|627   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_797                                                                 |      6|
|628   |  layer18_out_V_data_4_V_U                                                                        |fifo_w6_d1_A_187                                                                          |     15|
|629   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_796                                                                 |      6|
|630   |  layer18_out_V_data_5_V_U                                                                        |fifo_w6_d1_A_188                                                                          |     18|
|631   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_795                                                                 |      7|
|632   |  layer18_out_V_data_6_V_U                                                                        |fifo_w6_d1_A_189                                                                          |     19|
|633   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_794                                                                 |      7|
|634   |  layer18_out_V_data_7_V_U                                                                        |fifo_w6_d1_A_190                                                                          |     18|
|635   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_793                                                                 |      7|
|636   |  layer18_out_V_data_8_V_U                                                                        |fifo_w6_d1_A_191                                                                          |     18|
|637   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_792                                                                 |      7|
|638   |  layer18_out_V_data_9_V_U                                                                        |fifo_w6_d1_A_192                                                                          |     17|
|639   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_791                                                                 |      7|
|640   |  layer19_out_V_data_0_V_U                                                                        |fifo_w16_d1_A_193                                                                         |     25|
|641   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_790                                                                |     16|
|642   |  layer19_out_V_data_10_V_U                                                                       |fifo_w16_d1_A_194                                                                         |     24|
|643   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_789                                                                |     14|
|644   |  layer19_out_V_data_11_V_U                                                                       |fifo_w16_d1_A_195                                                                         |     24|
|645   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_788                                                                |     15|
|646   |  layer19_out_V_data_12_V_U                                                                       |fifo_w16_d1_A_196                                                                         |     23|
|647   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_787                                                                |     14|
|648   |  layer19_out_V_data_13_V_U                                                                       |fifo_w16_d1_A_197                                                                         |     24|
|649   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_786                                                                |     15|
|650   |  layer19_out_V_data_14_V_U                                                                       |fifo_w16_d1_A_198                                                                         |     25|
|651   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_785                                                                |     14|
|652   |  layer19_out_V_data_15_V_U                                                                       |fifo_w16_d1_A_199                                                                         |     24|
|653   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_784                                                                |     15|
|654   |  layer19_out_V_data_16_V_U                                                                       |fifo_w16_d1_A_200                                                                         |     24|
|655   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_783                                                                |     15|
|656   |  layer19_out_V_data_17_V_U                                                                       |fifo_w16_d1_A_201                                                                         |     93|
|657   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_782                                                                |     19|
|658   |  layer19_out_V_data_18_V_U                                                                       |fifo_w16_d1_A_202                                                                         |     25|
|659   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_781                                                                |     15|
|660   |  layer19_out_V_data_19_V_U                                                                       |fifo_w16_d1_A_203                                                                         |     24|
|661   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_780                                                                |     15|
|662   |  layer19_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_204                                                                         |     23|
|663   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_779                                                                |     14|
|664   |  layer19_out_V_data_20_V_U                                                                       |fifo_w16_d1_A_205                                                                         |     24|
|665   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_778                                                                |     15|
|666   |  layer19_out_V_data_21_V_U                                                                       |fifo_w16_d1_A_206                                                                         |     26|
|667   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_777                                                                |     16|
|668   |  layer19_out_V_data_22_V_U                                                                       |fifo_w16_d1_A_207                                                                         |     24|
|669   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_776                                                                |     15|
|670   |  layer19_out_V_data_23_V_U                                                                       |fifo_w16_d1_A_208                                                                         |     23|
|671   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_775                                                                |     14|
|672   |  layer19_out_V_data_24_V_U                                                                       |fifo_w16_d1_A_209                                                                         |     25|
|673   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_774                                                                |     16|
|674   |  layer19_out_V_data_25_V_U                                                                       |fifo_w16_d1_A_210                                                                         |     25|
|675   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_773                                                                |     15|
|676   |  layer19_out_V_data_26_V_U                                                                       |fifo_w16_d1_A_211                                                                         |     24|
|677   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_772                                                                |     15|
|678   |  layer19_out_V_data_27_V_U                                                                       |fifo_w16_d1_A_212                                                                         |     24|
|679   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_771                                                                |     15|
|680   |  layer19_out_V_data_28_V_U                                                                       |fifo_w16_d1_A_213                                                                         |     24|
|681   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_770                                                                |     15|
|682   |  layer19_out_V_data_29_V_U                                                                       |fifo_w16_d1_A_214                                                                         |     26|
|683   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_769                                                                |     15|
|684   |  layer19_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_215                                                                         |     23|
|685   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_768                                                                |     14|
|686   |  layer19_out_V_data_30_V_U                                                                       |fifo_w16_d1_A_216                                                                         |     24|
|687   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_767                                                                |     15|
|688   |  layer19_out_V_data_31_V_U                                                                       |fifo_w16_d1_A_217                                                                         |     24|
|689   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_766                                                                |     15|
|690   |  layer19_out_V_data_32_V_U                                                                       |fifo_w16_d1_A_218                                                                         |     24|
|691   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_765                                                                |     14|
|692   |  layer19_out_V_data_33_V_U                                                                       |fifo_w16_d1_A_219                                                                         |     24|
|693   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_764                                                                |     15|
|694   |  layer19_out_V_data_34_V_U                                                                       |fifo_w16_d1_A_220                                                                         |     24|
|695   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_763                                                                |     15|
|696   |  layer19_out_V_data_35_V_U                                                                       |fifo_w16_d1_A_221                                                                         |     23|
|697   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_762                                                                |     14|
|698   |  layer19_out_V_data_36_V_U                                                                       |fifo_w16_d1_A_222                                                                         |     27|
|699   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_761                                                                |     17|
|700   |  layer19_out_V_data_37_V_U                                                                       |fifo_w16_d1_A_223                                                                         |     25|
|701   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_760                                                                |     15|
|702   |  layer19_out_V_data_38_V_U                                                                       |fifo_w16_d1_A_224                                                                         |     23|
|703   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_759                                                                |     14|
|704   |  layer19_out_V_data_39_V_U                                                                       |fifo_w16_d1_A_225                                                                         |     24|
|705   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_758                                                                |     15|
|706   |  layer19_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_226                                                                         |     24|
|707   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_757                                                                |     15|
|708   |  layer19_out_V_data_40_V_U                                                                       |fifo_w16_d1_A_227                                                                         |     24|
|709   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_756                                                                |     15|
|710   |  layer19_out_V_data_41_V_U                                                                       |fifo_w16_d1_A_228                                                                         |     24|
|711   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_755                                                                |     15|
|712   |  layer19_out_V_data_42_V_U                                                                       |fifo_w16_d1_A_229                                                                         |     25|
|713   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_754                                                                |     16|
|714   |  layer19_out_V_data_43_V_U                                                                       |fifo_w16_d1_A_230                                                                         |     25|
|715   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_753                                                                |     15|
|716   |  layer19_out_V_data_44_V_U                                                                       |fifo_w16_d1_A_231                                                                         |     24|
|717   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_752                                                                |     15|
|718   |  layer19_out_V_data_45_V_U                                                                       |fifo_w16_d1_A_232                                                                         |     24|
|719   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_751                                                                |     15|
|720   |  layer19_out_V_data_46_V_U                                                                       |fifo_w16_d1_A_233                                                                         |     25|
|721   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_750                                                                |     16|
|722   |  layer19_out_V_data_47_V_U                                                                       |fifo_w16_d1_A_234                                                                         |     25|
|723   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_749                                                                |     14|
|724   |  layer19_out_V_data_48_V_U                                                                       |fifo_w16_d1_A_235                                                                         |     23|
|725   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_748                                                                |     14|
|726   |  layer19_out_V_data_49_V_U                                                                       |fifo_w16_d1_A_236                                                                         |     25|
|727   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_747                                                                |     16|
|728   |  layer19_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_237                                                                         |     23|
|729   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_746                                                                |     14|
|730   |  layer19_out_V_data_50_V_U                                                                       |fifo_w16_d1_A_238                                                                         |     25|
|731   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_745                                                                |     15|
|732   |  layer19_out_V_data_51_V_U                                                                       |fifo_w16_d1_A_239                                                                         |     24|
|733   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_744                                                                |     15|
|734   |  layer19_out_V_data_52_V_U                                                                       |fifo_w16_d1_A_240                                                                         |     23|
|735   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_743                                                                |     14|
|736   |  layer19_out_V_data_53_V_U                                                                       |fifo_w16_d1_A_241                                                                         |     25|
|737   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_742                                                                |     16|
|738   |  layer19_out_V_data_54_V_U                                                                       |fifo_w16_d1_A_242                                                                         |     26|
|739   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_741                                                                |     16|
|740   |  layer19_out_V_data_55_V_U                                                                       |fifo_w16_d1_A_243                                                                         |     24|
|741   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_740                                                                |     15|
|742   |  layer19_out_V_data_56_V_U                                                                       |fifo_w16_d1_A_244                                                                         |     23|
|743   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_739                                                                |     14|
|744   |  layer19_out_V_data_57_V_U                                                                       |fifo_w16_d1_A_245                                                                         |     24|
|745   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_738                                                                |     15|
|746   |  layer19_out_V_data_58_V_U                                                                       |fifo_w16_d1_A_246                                                                         |     25|
|747   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_737                                                                |     15|
|748   |  layer19_out_V_data_59_V_U                                                                       |fifo_w16_d1_A_247                                                                         |     24|
|749   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_736                                                                |     15|
|750   |  layer19_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_248                                                                         |     24|
|751   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_735                                                                |     15|
|752   |  layer19_out_V_data_60_V_U                                                                       |fifo_w16_d1_A_249                                                                         |     24|
|753   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_734                                                                |     15|
|754   |  layer19_out_V_data_61_V_U                                                                       |fifo_w16_d1_A_250                                                                         |     26|
|755   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_733                                                                |     15|
|756   |  layer19_out_V_data_62_V_U                                                                       |fifo_w16_d1_A_251                                                                         |     23|
|757   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_732                                                                |     14|
|758   |  layer19_out_V_data_63_V_U                                                                       |fifo_w16_d1_A_252                                                                         |     25|
|759   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_731                                                                |     16|
|760   |  layer19_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_253                                                                         |     24|
|761   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_730                                                                |     15|
|762   |  layer19_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_254                                                                         |     25|
|763   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_729                                                                |     15|
|764   |  layer19_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_255                                                                         |     24|
|765   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_728                                                                |     15|
|766   |  layer19_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_256                                                                         |     23|
|767   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_727                                                                |     14|
|768   |  layer21_out_V_data_0_V_U                                                                        |fifo_w16_d1_A_257                                                                         |     29|
|769   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_726                                                                |     20|
|770   |  layer21_out_V_data_10_V_U                                                                       |fifo_w16_d1_A_258                                                                         |     29|
|771   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_725                                                                |     20|
|772   |  layer21_out_V_data_11_V_U                                                                       |fifo_w16_d1_A_259                                                                         |     29|
|773   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_724                                                                |     20|
|774   |  layer21_out_V_data_12_V_U                                                                       |fifo_w16_d1_A_260                                                                         |     29|
|775   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_723                                                                |     20|
|776   |  layer21_out_V_data_13_V_U                                                                       |fifo_w16_d1_A_261                                                                         |     29|
|777   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_722                                                                |     20|
|778   |  layer21_out_V_data_14_V_U                                                                       |fifo_w16_d1_A_262                                                                         |     29|
|779   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_721                                                                |     20|
|780   |  layer21_out_V_data_15_V_U                                                                       |fifo_w16_d1_A_263                                                                         |     29|
|781   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_720                                                                |     20|
|782   |  layer21_out_V_data_16_V_U                                                                       |fifo_w16_d1_A_264                                                                         |     29|
|783   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_719                                                                |     20|
|784   |  layer21_out_V_data_17_V_U                                                                       |fifo_w16_d1_A_265                                                                         |     31|
|785   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_718                                                                |     20|
|786   |  layer21_out_V_data_18_V_U                                                                       |fifo_w16_d1_A_266                                                                         |     29|
|787   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_717                                                                |     20|
|788   |  layer21_out_V_data_19_V_U                                                                       |fifo_w16_d1_A_267                                                                         |     29|
|789   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_716                                                                |     20|
|790   |  layer21_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_268                                                                         |     29|
|791   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_715                                                                |     20|
|792   |  layer21_out_V_data_20_V_U                                                                       |fifo_w16_d1_A_269                                                                         |     30|
|793   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_714                                                                |     20|
|794   |  layer21_out_V_data_21_V_U                                                                       |fifo_w16_d1_A_270                                                                         |     29|
|795   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_713                                                                |     20|
|796   |  layer21_out_V_data_22_V_U                                                                       |fifo_w16_d1_A_271                                                                         |     29|
|797   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_712                                                                |     20|
|798   |  layer21_out_V_data_23_V_U                                                                       |fifo_w16_d1_A_272                                                                         |     30|
|799   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_711                                                                |     20|
|800   |  layer21_out_V_data_24_V_U                                                                       |fifo_w16_d1_A_273                                                                         |     32|
|801   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_710                                                                |     20|
|802   |  layer21_out_V_data_25_V_U                                                                       |fifo_w16_d1_A_274                                                                         |     30|
|803   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_709                                                                |     20|
|804   |  layer21_out_V_data_26_V_U                                                                       |fifo_w16_d1_A_275                                                                         |     30|
|805   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_708                                                                |     20|
|806   |  layer21_out_V_data_27_V_U                                                                       |fifo_w16_d1_A_276                                                                         |     30|
|807   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_707                                                                |     20|
|808   |  layer21_out_V_data_28_V_U                                                                       |fifo_w16_d1_A_277                                                                         |     31|
|809   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_706                                                                |     20|
|810   |  layer21_out_V_data_29_V_U                                                                       |fifo_w16_d1_A_278                                                                         |     30|
|811   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_705                                                                |     20|
|812   |  layer21_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_279                                                                         |     31|
|813   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_704                                                                |     20|
|814   |  layer21_out_V_data_30_V_U                                                                       |fifo_w16_d1_A_280                                                                         |     29|
|815   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_703                                                                |     20|
|816   |  layer21_out_V_data_31_V_U                                                                       |fifo_w16_d1_A_281                                                                         |     29|
|817   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_702                                                                |     20|
|818   |  layer21_out_V_data_32_V_U                                                                       |fifo_w16_d1_A_282                                                                         |     30|
|819   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_701                                                                |     20|
|820   |  layer21_out_V_data_33_V_U                                                                       |fifo_w16_d1_A_283                                                                         |     29|
|821   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_700                                                                |     20|
|822   |  layer21_out_V_data_34_V_U                                                                       |fifo_w16_d1_A_284                                                                         |     29|
|823   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_699                                                                |     20|
|824   |  layer21_out_V_data_35_V_U                                                                       |fifo_w16_d1_A_285                                                                         |     31|
|825   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_698                                                                |     20|
|826   |  layer21_out_V_data_36_V_U                                                                       |fifo_w16_d1_A_286                                                                         |     29|
|827   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_697                                                                |     20|
|828   |  layer21_out_V_data_37_V_U                                                                       |fifo_w16_d1_A_287                                                                         |     29|
|829   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_696                                                                |     20|
|830   |  layer21_out_V_data_38_V_U                                                                       |fifo_w16_d1_A_288                                                                         |     29|
|831   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_695                                                                |     20|
|832   |  layer21_out_V_data_39_V_U                                                                       |fifo_w16_d1_A_289                                                                         |     29|
|833   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_694                                                                |     20|
|834   |  layer21_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_290                                                                         |     29|
|835   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_693                                                                |     20|
|836   |  layer21_out_V_data_40_V_U                                                                       |fifo_w16_d1_A_291                                                                         |     30|
|837   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_692                                                                |     20|
|838   |  layer21_out_V_data_41_V_U                                                                       |fifo_w16_d1_A_292                                                                         |     29|
|839   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_691                                                                |     20|
|840   |  layer21_out_V_data_42_V_U                                                                       |fifo_w16_d1_A_293                                                                         |     30|
|841   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_690                                                                |     20|
|842   |  layer21_out_V_data_43_V_U                                                                       |fifo_w16_d1_A_294                                                                         |     29|
|843   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_689                                                                |     20|
|844   |  layer21_out_V_data_44_V_U                                                                       |fifo_w16_d1_A_295                                                                         |     29|
|845   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_688                                                                |     20|
|846   |  layer21_out_V_data_45_V_U                                                                       |fifo_w16_d1_A_296                                                                         |     30|
|847   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_687                                                                |     20|
|848   |  layer21_out_V_data_46_V_U                                                                       |fifo_w16_d1_A_297                                                                         |     30|
|849   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_686                                                                |     20|
|850   |  layer21_out_V_data_47_V_U                                                                       |fifo_w16_d1_A_298                                                                         |     30|
|851   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_685                                                                |     20|
|852   |  layer21_out_V_data_48_V_U                                                                       |fifo_w16_d1_A_299                                                                         |     30|
|853   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_684                                                                |     20|
|854   |  layer21_out_V_data_49_V_U                                                                       |fifo_w16_d1_A_300                                                                         |     30|
|855   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_683                                                                |     20|
|856   |  layer21_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_301                                                                         |     32|
|857   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_682                                                                |     20|
|858   |  layer21_out_V_data_50_V_U                                                                       |fifo_w16_d1_A_302                                                                         |     30|
|859   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_681                                                                |     20|
|860   |  layer21_out_V_data_51_V_U                                                                       |fifo_w16_d1_A_303                                                                         |     30|
|861   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_680                                                                |     20|
|862   |  layer21_out_V_data_52_V_U                                                                       |fifo_w16_d1_A_304                                                                         |     29|
|863   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_679                                                                |     20|
|864   |  layer21_out_V_data_53_V_U                                                                       |fifo_w16_d1_A_305                                                                         |     29|
|865   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_678                                                                |     20|
|866   |  layer21_out_V_data_54_V_U                                                                       |fifo_w16_d1_A_306                                                                         |     29|
|867   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_677                                                                |     20|
|868   |  layer21_out_V_data_55_V_U                                                                       |fifo_w16_d1_A_307                                                                         |     29|
|869   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_676                                                                |     20|
|870   |  layer21_out_V_data_56_V_U                                                                       |fifo_w16_d1_A_308                                                                         |     29|
|871   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_675                                                                |     20|
|872   |  layer21_out_V_data_57_V_U                                                                       |fifo_w16_d1_A_309                                                                         |     30|
|873   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_674                                                                |     20|
|874   |  layer21_out_V_data_58_V_U                                                                       |fifo_w16_d1_A_310                                                                         |     29|
|875   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_673                                                                |     20|
|876   |  layer21_out_V_data_59_V_U                                                                       |fifo_w16_d1_A_311                                                                         |     29|
|877   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_672                                                                |     20|
|878   |  layer21_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_312                                                                         |     29|
|879   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_671                                                                |     20|
|880   |  layer21_out_V_data_60_V_U                                                                       |fifo_w16_d1_A_313                                                                         |     29|
|881   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_670                                                                |     20|
|882   |  layer21_out_V_data_61_V_U                                                                       |fifo_w16_d1_A_314                                                                         |     29|
|883   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_669                                                                |     20|
|884   |  layer21_out_V_data_62_V_U                                                                       |fifo_w16_d1_A_315                                                                         |     29|
|885   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_668                                                                |     20|
|886   |  layer21_out_V_data_63_V_U                                                                       |fifo_w16_d1_A_316                                                                         |     29|
|887   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_667                                                                |     20|
|888   |  layer21_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_317                                                                         |     31|
|889   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_666                                                                |     20|
|890   |  layer21_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_318                                                                         |     29|
|891   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_665                                                                |     20|
|892   |  layer21_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_319                                                                         |     29|
|893   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_664                                                                |     20|
|894   |  layer21_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_320                                                                         |     30|
|895   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_663                                                                |     20|
|896   |  layer22_out_V_data_0_V_U                                                                        |fifo_w6_d1_A_321                                                                          |     18|
|897   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_662                                                                 |      7|
|898   |  layer22_out_V_data_10_V_U                                                                       |fifo_w6_d1_A_322                                                                          |     17|
|899   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_661                                                                 |      7|
|900   |  layer22_out_V_data_11_V_U                                                                       |fifo_w6_d1_A_323                                                                          |     17|
|901   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_660                                                                 |      7|
|902   |  layer22_out_V_data_12_V_U                                                                       |fifo_w6_d1_A_324                                                                          |     17|
|903   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_659                                                                 |      7|
|904   |  layer22_out_V_data_13_V_U                                                                       |fifo_w6_d1_A_325                                                                          |     17|
|905   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_658                                                                 |      7|
|906   |  layer22_out_V_data_14_V_U                                                                       |fifo_w6_d1_A_326                                                                          |     18|
|907   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_657                                                                 |      7|
|908   |  layer22_out_V_data_15_V_U                                                                       |fifo_w6_d1_A_327                                                                          |     17|
|909   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_656                                                                 |      7|
|910   |  layer22_out_V_data_16_V_U                                                                       |fifo_w6_d1_A_328                                                                          |     17|
|911   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_655                                                                 |      7|
|912   |  layer22_out_V_data_17_V_U                                                                       |fifo_w6_d1_A_329                                                                          |     18|
|913   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_654                                                                 |      7|
|914   |  layer22_out_V_data_18_V_U                                                                       |fifo_w6_d1_A_330                                                                          |     17|
|915   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_653                                                                 |      7|
|916   |  layer22_out_V_data_19_V_U                                                                       |fifo_w6_d1_A_331                                                                          |     17|
|917   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_652                                                                 |      7|
|918   |  layer22_out_V_data_1_V_U                                                                        |fifo_w6_d1_A_332                                                                          |     17|
|919   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_651                                                                 |      7|
|920   |  layer22_out_V_data_20_V_U                                                                       |fifo_w6_d1_A_333                                                                          |     18|
|921   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_650                                                                 |      7|
|922   |  layer22_out_V_data_21_V_U                                                                       |fifo_w6_d1_A_334                                                                          |     20|
|923   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_649                                                                 |      7|
|924   |  layer22_out_V_data_22_V_U                                                                       |fifo_w6_d1_A_335                                                                          |     19|
|925   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_648                                                                 |      7|
|926   |  layer22_out_V_data_23_V_U                                                                       |fifo_w6_d1_A_336                                                                          |     17|
|927   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_647                                                                 |      7|
|928   |  layer22_out_V_data_24_V_U                                                                       |fifo_w6_d1_A_337                                                                          |     20|
|929   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_646                                                                 |      7|
|930   |  layer22_out_V_data_25_V_U                                                                       |fifo_w6_d1_A_338                                                                          |     18|
|931   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_645                                                                 |      7|
|932   |  layer22_out_V_data_26_V_U                                                                       |fifo_w6_d1_A_339                                                                          |     18|
|933   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_644                                                                 |      7|
|934   |  layer22_out_V_data_27_V_U                                                                       |fifo_w6_d1_A_340                                                                          |     18|
|935   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_643                                                                 |      7|
|936   |  layer22_out_V_data_28_V_U                                                                       |fifo_w6_d1_A_341                                                                          |     20|
|937   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_642                                                                 |      7|
|938   |  layer22_out_V_data_29_V_U                                                                       |fifo_w6_d1_A_342                                                                          |     19|
|939   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_641                                                                 |      7|
|940   |  layer22_out_V_data_2_V_U                                                                        |fifo_w6_d1_A_343                                                                          |     17|
|941   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_640                                                                 |      7|
|942   |  layer22_out_V_data_30_V_U                                                                       |fifo_w6_d1_A_344                                                                          |     18|
|943   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_639                                                                 |      7|
|944   |  layer22_out_V_data_31_V_U                                                                       |fifo_w6_d1_A_345                                                                          |     18|
|945   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_638                                                                 |      7|
|946   |  layer22_out_V_data_32_V_U                                                                       |fifo_w6_d1_A_346                                                                          |     17|
|947   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_637                                                                 |      7|
|948   |  layer22_out_V_data_33_V_U                                                                       |fifo_w6_d1_A_347                                                                          |     17|
|949   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_636                                                                 |      7|
|950   |  layer22_out_V_data_34_V_U                                                                       |fifo_w6_d1_A_348                                                                          |     17|
|951   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_635                                                                 |      7|
|952   |  layer22_out_V_data_35_V_U                                                                       |fifo_w6_d1_A_349                                                                          |     18|
|953   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_634                                                                 |      7|
|954   |  layer22_out_V_data_36_V_U                                                                       |fifo_w6_d1_A_350                                                                          |     17|
|955   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_633                                                                 |      7|
|956   |  layer22_out_V_data_37_V_U                                                                       |fifo_w6_d1_A_351                                                                          |     17|
|957   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_632                                                                 |      7|
|958   |  layer22_out_V_data_38_V_U                                                                       |fifo_w6_d1_A_352                                                                          |     17|
|959   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_631                                                                 |      7|
|960   |  layer22_out_V_data_39_V_U                                                                       |fifo_w6_d1_A_353                                                                          |     19|
|961   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_630                                                                 |      7|
|962   |  layer22_out_V_data_3_V_U                                                                        |fifo_w6_d1_A_354                                                                          |     17|
|963   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_629                                                                 |      7|
|964   |  layer22_out_V_data_40_V_U                                                                       |fifo_w6_d1_A_355                                                                          |     17|
|965   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_628                                                                 |      7|
|966   |  layer22_out_V_data_41_V_U                                                                       |fifo_w6_d1_A_356                                                                          |     17|
|967   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_627                                                                 |      7|
|968   |  layer22_out_V_data_42_V_U                                                                       |fifo_w6_d1_A_357                                                                          |     18|
|969   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_626                                                                 |      7|
|970   |  layer22_out_V_data_43_V_U                                                                       |fifo_w6_d1_A_358                                                                          |     17|
|971   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_625                                                                 |      7|
|972   |  layer22_out_V_data_44_V_U                                                                       |fifo_w6_d1_A_359                                                                          |     18|
|973   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_624                                                                 |      7|
|974   |  layer22_out_V_data_45_V_U                                                                       |fifo_w6_d1_A_360                                                                          |     17|
|975   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_623                                                                 |      7|
|976   |  layer22_out_V_data_46_V_U                                                                       |fifo_w6_d1_A_361                                                                          |     19|
|977   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_622                                                                 |      7|
|978   |  layer22_out_V_data_47_V_U                                                                       |fifo_w6_d1_A_362                                                                          |     18|
|979   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_621                                                                 |      7|
|980   |  layer22_out_V_data_48_V_U                                                                       |fifo_w6_d1_A_363                                                                          |     18|
|981   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_620                                                                 |      7|
|982   |  layer22_out_V_data_49_V_U                                                                       |fifo_w6_d1_A_364                                                                          |     18|
|983   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_619                                                                 |      7|
|984   |  layer22_out_V_data_4_V_U                                                                        |fifo_w6_d1_A_365                                                                          |     19|
|985   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_618                                                                 |      7|
|986   |  layer22_out_V_data_50_V_U                                                                       |fifo_w6_d1_A_366                                                                          |     18|
|987   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_617                                                                 |      7|
|988   |  layer22_out_V_data_51_V_U                                                                       |fifo_w6_d1_A_367                                                                          |     17|
|989   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_616                                                                 |      7|
|990   |  layer22_out_V_data_52_V_U                                                                       |fifo_w6_d1_A_368                                                                          |     18|
|991   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_615                                                                 |      7|
|992   |  layer22_out_V_data_53_V_U                                                                       |fifo_w6_d1_A_369                                                                          |     19|
|993   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_614                                                                 |      7|
|994   |  layer22_out_V_data_54_V_U                                                                       |fifo_w6_d1_A_370                                                                          |     17|
|995   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_613                                                                 |      7|
|996   |  layer22_out_V_data_55_V_U                                                                       |fifo_w6_d1_A_371                                                                          |     17|
|997   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_612                                                                 |      7|
|998   |  layer22_out_V_data_56_V_U                                                                       |fifo_w6_d1_A_372                                                                          |     17|
|999   |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_611                                                                 |      7|
|1000  |  layer22_out_V_data_57_V_U                                                                       |fifo_w6_d1_A_373                                                                          |     18|
|1001  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_610                                                                 |      7|
|1002  |  layer22_out_V_data_58_V_U                                                                       |fifo_w6_d1_A_374                                                                          |     17|
|1003  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_609                                                                 |      7|
|1004  |  layer22_out_V_data_59_V_U                                                                       |fifo_w6_d1_A_375                                                                          |     17|
|1005  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_608                                                                 |      7|
|1006  |  layer22_out_V_data_5_V_U                                                                        |fifo_w6_d1_A_376                                                                          |     17|
|1007  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_607                                                                 |      7|
|1008  |  layer22_out_V_data_60_V_U                                                                       |fifo_w6_d1_A_377                                                                          |     18|
|1009  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_606                                                                 |      7|
|1010  |  layer22_out_V_data_61_V_U                                                                       |fifo_w6_d1_A_378                                                                          |     17|
|1011  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_605                                                                 |      7|
|1012  |  layer22_out_V_data_62_V_U                                                                       |fifo_w6_d1_A_379                                                                          |     17|
|1013  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_604                                                                 |      7|
|1014  |  layer22_out_V_data_63_V_U                                                                       |fifo_w6_d1_A_380                                                                          |     17|
|1015  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_603                                                                 |      7|
|1016  |  layer22_out_V_data_6_V_U                                                                        |fifo_w6_d1_A_381                                                                          |     17|
|1017  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_602                                                                 |      7|
|1018  |  layer22_out_V_data_7_V_U                                                                        |fifo_w6_d1_A_382                                                                          |     17|
|1019  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_601                                                                 |      7|
|1020  |  layer22_out_V_data_8_V_U                                                                        |fifo_w6_d1_A_383                                                                          |     17|
|1021  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg_600                                                                 |      7|
|1022  |  layer22_out_V_data_9_V_U                                                                        |fifo_w6_d1_A_384                                                                          |     17|
|1023  |    U_fifo_w6_d1_A_shiftReg                                                                       |fifo_w6_d1_A_shiftReg                                                                     |      7|
|1024  |  layer23_out_V_data_0_V_U                                                                        |fifo_w16_d1_A_385                                                                         |     26|
|1025  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_599                                                                |     16|
|1026  |  layer23_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_386                                                                         |     26|
|1027  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_598                                                                |     16|
|1028  |  layer23_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_387                                                                         |     48|
|1029  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_597                                                                |     27|
|1030  |  layer23_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_388                                                                         |     26|
|1031  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_596                                                                |     16|
|1032  |  layer23_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_389                                                                         |     26|
|1033  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_595                                                                |     16|
|1034  |  layer23_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_390                                                                         |     24|
|1035  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_594                                                                |     16|
|1036  |  layer23_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_391                                                                         |     25|
|1037  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_593                                                                |     16|
|1038  |  layer23_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_392                                                                         |     26|
|1039  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_592                                                                |     16|
|1040  |  layer23_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_393                                                                         |     25|
|1041  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_591                                                                |     16|
|1042  |  layer23_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_394                                                                         |     25|
|1043  |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg                                                                    |     16|
|1044  |  layer2_out_V_data_0_V_U                                                                         |fifo_w16_d900_A                                                                           |    146|
|1045  |  layer2_out_V_data_10_V_U                                                                        |fifo_w16_d900_A_395                                                                       |    146|
|1046  |  layer2_out_V_data_11_V_U                                                                        |fifo_w16_d900_A_396                                                                       |    147|
|1047  |  layer2_out_V_data_12_V_U                                                                        |fifo_w16_d900_A_397                                                                       |    148|
|1048  |  layer2_out_V_data_13_V_U                                                                        |fifo_w16_d900_A_398                                                                       |    148|
|1049  |  layer2_out_V_data_14_V_U                                                                        |fifo_w16_d900_A_399                                                                       |    146|
|1050  |  layer2_out_V_data_15_V_U                                                                        |fifo_w16_d900_A_400                                                                       |    146|
|1051  |  layer2_out_V_data_1_V_U                                                                         |fifo_w16_d900_A_401                                                                       |    147|
|1052  |  layer2_out_V_data_2_V_U                                                                         |fifo_w16_d900_A_402                                                                       |    146|
|1053  |  layer2_out_V_data_3_V_U                                                                         |fifo_w16_d900_A_403                                                                       |    146|
|1054  |  layer2_out_V_data_4_V_U                                                                         |fifo_w16_d900_A_404                                                                       |    147|
|1055  |  layer2_out_V_data_5_V_U                                                                         |fifo_w16_d900_A_405                                                                       |    146|
|1056  |  layer2_out_V_data_6_V_U                                                                         |fifo_w16_d900_A_406                                                                       |    146|
|1057  |  layer2_out_V_data_7_V_U                                                                         |fifo_w16_d900_A_407                                                                       |    146|
|1058  |  layer2_out_V_data_8_V_U                                                                         |fifo_w16_d900_A_408                                                                       |    147|
|1059  |  layer2_out_V_data_9_V_U                                                                         |fifo_w16_d900_A_409                                                                       |    146|
|1060  |  layer4_out_V_data_0_V_U                                                                         |fifo_w6_d900_A                                                                            |    113|
|1061  |  layer4_out_V_data_10_V_U                                                                        |fifo_w6_d900_A_410                                                                        |    113|
|1062  |  layer4_out_V_data_11_V_U                                                                        |fifo_w6_d900_A_411                                                                        |    112|
|1063  |  layer4_out_V_data_12_V_U                                                                        |fifo_w6_d900_A_412                                                                        |    113|
|1064  |  layer4_out_V_data_13_V_U                                                                        |fifo_w6_d900_A_413                                                                        |    112|
|1065  |  layer4_out_V_data_14_V_U                                                                        |fifo_w6_d900_A_414                                                                        |    112|
|1066  |  layer4_out_V_data_15_V_U                                                                        |fifo_w6_d900_A_415                                                                        |    113|
|1067  |  layer4_out_V_data_1_V_U                                                                         |fifo_w6_d900_A_416                                                                        |    113|
|1068  |  layer4_out_V_data_2_V_U                                                                         |fifo_w6_d900_A_417                                                                        |    113|
|1069  |  layer4_out_V_data_3_V_U                                                                         |fifo_w6_d900_A_418                                                                        |    112|
|1070  |  layer4_out_V_data_4_V_U                                                                         |fifo_w6_d900_A_419                                                                        |    113|
|1071  |  layer4_out_V_data_5_V_U                                                                         |fifo_w6_d900_A_420                                                                        |    112|
|1072  |  layer4_out_V_data_6_V_U                                                                         |fifo_w6_d900_A_421                                                                        |    112|
|1073  |  layer4_out_V_data_7_V_U                                                                         |fifo_w6_d900_A_422                                                                        |    113|
|1074  |  layer4_out_V_data_8_V_U                                                                         |fifo_w6_d900_A_423                                                                        |    112|
|1075  |  layer4_out_V_data_9_V_U                                                                         |fifo_w6_d900_A_424                                                                        |    112|
|1076  |  layer5_out_V_data_0_V_U                                                                         |fifo_w16_d225_A                                                                           |    114|
|1077  |  layer5_out_V_data_10_V_U                                                                        |fifo_w16_d225_A_425                                                                       |    112|
|1078  |  layer5_out_V_data_11_V_U                                                                        |fifo_w16_d225_A_426                                                                       |    112|
|1079  |  layer5_out_V_data_12_V_U                                                                        |fifo_w16_d225_A_427                                                                       |    112|
|1080  |  layer5_out_V_data_13_V_U                                                                        |fifo_w16_d225_A_428                                                                       |    114|
|1081  |  layer5_out_V_data_14_V_U                                                                        |fifo_w16_d225_A_429                                                                       |    112|
|1082  |  layer5_out_V_data_15_V_U                                                                        |fifo_w16_d225_A_430                                                                       |    114|
|1083  |  layer5_out_V_data_1_V_U                                                                         |fifo_w16_d225_A_431                                                                       |    112|
|1084  |  layer5_out_V_data_2_V_U                                                                         |fifo_w16_d225_A_432                                                                       |    112|
|1085  |  layer5_out_V_data_3_V_U                                                                         |fifo_w16_d225_A_433                                                                       |    112|
|1086  |  layer5_out_V_data_4_V_U                                                                         |fifo_w16_d225_A_434                                                                       |    114|
|1087  |  layer5_out_V_data_5_V_U                                                                         |fifo_w16_d225_A_435                                                                       |    112|
|1088  |  layer5_out_V_data_6_V_U                                                                         |fifo_w16_d225_A_436                                                                       |    112|
|1089  |  layer5_out_V_data_7_V_U                                                                         |fifo_w16_d225_A_437                                                                       |    112|
|1090  |  layer5_out_V_data_8_V_U                                                                         |fifo_w16_d225_A_438                                                                       |    115|
|1091  |  layer5_out_V_data_9_V_U                                                                         |fifo_w16_d225_A_439                                                                       |    113|
|1092  |  layer6_out_V_data_0_V_U                                                                         |fifo_w16_d169_A                                                                           |    125|
|1093  |  layer6_out_V_data_10_V_U                                                                        |fifo_w16_d169_A_440                                                                       |    125|
|1094  |  layer6_out_V_data_11_V_U                                                                        |fifo_w16_d169_A_441                                                                       |    125|
|1095  |  layer6_out_V_data_12_V_U                                                                        |fifo_w16_d169_A_442                                                                       |    127|
|1096  |  layer6_out_V_data_13_V_U                                                                        |fifo_w16_d169_A_443                                                                       |    126|
|1097  |  layer6_out_V_data_14_V_U                                                                        |fifo_w16_d169_A_444                                                                       |    125|
|1098  |  layer6_out_V_data_15_V_U                                                                        |fifo_w16_d169_A_445                                                                       |    126|
|1099  |  layer6_out_V_data_1_V_U                                                                         |fifo_w16_d169_A_446                                                                       |    128|
|1100  |  layer6_out_V_data_2_V_U                                                                         |fifo_w16_d169_A_447                                                                       |    125|
|1101  |  layer6_out_V_data_3_V_U                                                                         |fifo_w16_d169_A_448                                                                       |    125|
|1102  |  layer6_out_V_data_4_V_U                                                                         |fifo_w16_d169_A_449                                                                       |    125|
|1103  |  layer6_out_V_data_5_V_U                                                                         |fifo_w16_d169_A_450                                                                       |    126|
|1104  |  layer6_out_V_data_6_V_U                                                                         |fifo_w16_d169_A_451                                                                       |    125|
|1105  |  layer6_out_V_data_7_V_U                                                                         |fifo_w16_d169_A_452                                                                       |    125|
|1106  |  layer6_out_V_data_8_V_U                                                                         |fifo_w16_d169_A_453                                                                       |    125|
|1107  |  layer6_out_V_data_9_V_U                                                                         |fifo_w16_d169_A_454                                                                       |    125|
|1108  |  layer8_out_V_data_0_V_U                                                                         |fifo_w6_d169_A                                                                            |    108|
|1109  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_590                                                               |     72|
|1110  |  layer8_out_V_data_10_V_U                                                                        |fifo_w6_d169_A_455                                                                        |    106|
|1111  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_589                                                               |     72|
|1112  |  layer8_out_V_data_11_V_U                                                                        |fifo_w6_d169_A_456                                                                        |    106|
|1113  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_588                                                               |     72|
|1114  |  layer8_out_V_data_12_V_U                                                                        |fifo_w6_d169_A_457                                                                        |    107|
|1115  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_587                                                               |     72|
|1116  |  layer8_out_V_data_13_V_U                                                                        |fifo_w6_d169_A_458                                                                        |    107|
|1117  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_586                                                               |     72|
|1118  |  layer8_out_V_data_14_V_U                                                                        |fifo_w6_d169_A_459                                                                        |    107|
|1119  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_585                                                               |     72|
|1120  |  layer8_out_V_data_15_V_U                                                                        |fifo_w6_d169_A_460                                                                        |    106|
|1121  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_584                                                               |     72|
|1122  |  layer8_out_V_data_1_V_U                                                                         |fifo_w6_d169_A_461                                                                        |    108|
|1123  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_583                                                               |     72|
|1124  |  layer8_out_V_data_2_V_U                                                                         |fifo_w6_d169_A_462                                                                        |    106|
|1125  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_582                                                               |     72|
|1126  |  layer8_out_V_data_3_V_U                                                                         |fifo_w6_d169_A_463                                                                        |    106|
|1127  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_581                                                               |     72|
|1128  |  layer8_out_V_data_4_V_U                                                                         |fifo_w6_d169_A_464                                                                        |    106|
|1129  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_580                                                               |     72|
|1130  |  layer8_out_V_data_5_V_U                                                                         |fifo_w6_d169_A_465                                                                        |    106|
|1131  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_579                                                               |     72|
|1132  |  layer8_out_V_data_6_V_U                                                                         |fifo_w6_d169_A_466                                                                        |    107|
|1133  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_578                                                               |     72|
|1134  |  layer8_out_V_data_7_V_U                                                                         |fifo_w6_d169_A_467                                                                        |    108|
|1135  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_577                                                               |     72|
|1136  |  layer8_out_V_data_8_V_U                                                                         |fifo_w6_d169_A_468                                                                        |    106|
|1137  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg_576                                                               |     72|
|1138  |  layer8_out_V_data_9_V_U                                                                         |fifo_w6_d169_A_469                                                                        |    106|
|1139  |    U_fifo_w6_d169_A_shiftReg                                                                     |fifo_w6_d169_A_shiftReg                                                                   |     72|
|1140  |  layer9_out_V_data_0_V_U                                                                         |fifo_w16_d36_A                                                                            |     52|
|1141  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_575                                                               |     23|
|1142  |  layer9_out_V_data_10_V_U                                                                        |fifo_w16_d36_A_470                                                                        |     50|
|1143  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_574                                                               |     23|
|1144  |  layer9_out_V_data_11_V_U                                                                        |fifo_w16_d36_A_471                                                                        |     50|
|1145  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_573                                                               |     23|
|1146  |  layer9_out_V_data_12_V_U                                                                        |fifo_w16_d36_A_472                                                                        |     50|
|1147  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_572                                                               |     23|
|1148  |  layer9_out_V_data_13_V_U                                                                        |fifo_w16_d36_A_473                                                                        |     52|
|1149  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_571                                                               |     23|
|1150  |  layer9_out_V_data_14_V_U                                                                        |fifo_w16_d36_A_474                                                                        |     51|
|1151  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_570                                                               |     23|
|1152  |  layer9_out_V_data_15_V_U                                                                        |fifo_w16_d36_A_475                                                                        |     51|
|1153  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_569                                                               |     24|
|1154  |  layer9_out_V_data_1_V_U                                                                         |fifo_w16_d36_A_476                                                                        |     50|
|1155  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_568                                                               |     23|
|1156  |  layer9_out_V_data_2_V_U                                                                         |fifo_w16_d36_A_477                                                                        |     51|
|1157  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_567                                                               |     23|
|1158  |  layer9_out_V_data_3_V_U                                                                         |fifo_w16_d36_A_478                                                                        |     51|
|1159  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_566                                                               |     23|
|1160  |  layer9_out_V_data_4_V_U                                                                         |fifo_w16_d36_A_479                                                                        |     50|
|1161  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_565                                                               |     23|
|1162  |  layer9_out_V_data_5_V_U                                                                         |fifo_w16_d36_A_480                                                                        |     50|
|1163  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_564                                                               |     23|
|1164  |  layer9_out_V_data_6_V_U                                                                         |fifo_w16_d36_A_481                                                                        |     51|
|1165  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_563                                                               |     23|
|1166  |  layer9_out_V_data_7_V_U                                                                         |fifo_w16_d36_A_482                                                                        |     50|
|1167  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_562                                                               |     23|
|1168  |  layer9_out_V_data_8_V_U                                                                         |fifo_w16_d36_A_483                                                                        |     51|
|1169  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_561                                                               |     23|
|1170  |  layer9_out_V_data_9_V_U                                                                         |fifo_w16_d36_A_484                                                                        |     50|
|1171  |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg                                                                   |     23|
|1172  |  normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0                          |normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s                     |   2462|
|1173  |  normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0                          |normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s                     |   3719|
|1174  |  pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0                                     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s                                |   2295|
|1175  |    line_buffer_Array_V_3_0_0_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi          |     12|
|1176  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__1  |     12|
|1177  |    line_buffer_Array_V_3_0_10_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_546      |     12|
|1178  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__11 |     12|
|1179  |    line_buffer_Array_V_3_0_11_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_547      |     12|
|1180  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__12 |     12|
|1181  |    line_buffer_Array_V_3_0_12_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_548      |     12|
|1182  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__13 |     12|
|1183  |    line_buffer_Array_V_3_0_13_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_549      |     12|
|1184  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__14 |     12|
|1185  |    line_buffer_Array_V_3_0_14_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_550      |     12|
|1186  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__15 |     12|
|1187  |    line_buffer_Array_V_3_0_15_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_551      |     14|
|1188  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core     |     12|
|1189  |    line_buffer_Array_V_3_0_1_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_552      |     12|
|1190  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__2  |     12|
|1191  |    line_buffer_Array_V_3_0_2_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_553      |     12|
|1192  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__3  |     12|
|1193  |    line_buffer_Array_V_3_0_3_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_554      |     12|
|1194  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__4  |     12|
|1195  |    line_buffer_Array_V_3_0_4_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_555      |     12|
|1196  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__5  |     12|
|1197  |    line_buffer_Array_V_3_0_5_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_556      |     12|
|1198  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__6  |     12|
|1199  |    line_buffer_Array_V_3_0_6_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_557      |     12|
|1200  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__7  |     12|
|1201  |    line_buffer_Array_V_3_0_7_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_558      |     12|
|1202  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__8  |     12|
|1203  |    line_buffer_Array_V_3_0_8_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_559      |     12|
|1204  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__9  |     12|
|1205  |    line_buffer_Array_V_3_0_9_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_560      |     12|
|1206  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi_core__10 |     12|
|1207  |  pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0                                     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s                                |   2352|
|1208  |    line_buffer_Array_V_4_0_0_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2          |     12|
|1209  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__1  |     12|
|1210  |    line_buffer_Array_V_4_0_10_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_531      |     12|
|1211  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__11 |     12|
|1212  |    line_buffer_Array_V_4_0_11_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_532      |     12|
|1213  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__12 |     12|
|1214  |    line_buffer_Array_V_4_0_12_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_533      |     12|
|1215  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__13 |     12|
|1216  |    line_buffer_Array_V_4_0_13_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_534      |     12|
|1217  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__14 |     12|
|1218  |    line_buffer_Array_V_4_0_14_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_535      |     15|
|1219  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__15 |     12|
|1220  |    line_buffer_Array_V_4_0_15_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_536      |     12|
|1221  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core     |     12|
|1222  |    line_buffer_Array_V_4_0_1_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_537      |     12|
|1223  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__2  |     12|
|1224  |    line_buffer_Array_V_4_0_2_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_538      |     12|
|1225  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__3  |     12|
|1226  |    line_buffer_Array_V_4_0_3_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_539      |     12|
|1227  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__4  |     12|
|1228  |    line_buffer_Array_V_4_0_4_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_540      |     12|
|1229  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__5  |     12|
|1230  |    line_buffer_Array_V_4_0_5_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_541      |     12|
|1231  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__6  |     12|
|1232  |    line_buffer_Array_V_4_0_6_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_542      |     12|
|1233  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__7  |     12|
|1234  |    line_buffer_Array_V_4_0_7_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_543      |     12|
|1235  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__8  |     12|
|1236  |    line_buffer_Array_V_4_0_8_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_544      |     12|
|1237  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__9  |     12|
|1238  |    line_buffer_Array_V_4_0_9_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_545      |     12|
|1239  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2_core__10 |     12|
|1240  |  pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0                                    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s                               |   3047|
|1241  |    line_buffer_Array_V_5_0_0_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq          |      6|
|1242  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__1  |      6|
|1243  |    line_buffer_Array_V_5_0_10_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_485      |      6|
|1244  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__11 |      6|
|1245  |    line_buffer_Array_V_5_0_11_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_486      |      6|
|1246  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__12 |      6|
|1247  |    line_buffer_Array_V_5_0_12_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_487      |      6|
|1248  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__13 |      6|
|1249  |    line_buffer_Array_V_5_0_13_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_488      |      6|
|1250  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__14 |      6|
|1251  |    line_buffer_Array_V_5_0_14_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_489      |      6|
|1252  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__15 |      6|
|1253  |    line_buffer_Array_V_5_0_15_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_490      |      6|
|1254  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__16 |      6|
|1255  |    line_buffer_Array_V_5_0_16_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_491      |      6|
|1256  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__17 |      6|
|1257  |    line_buffer_Array_V_5_0_17_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_492      |      6|
|1258  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__18 |      6|
|1259  |    line_buffer_Array_V_5_0_18_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_493      |      6|
|1260  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__19 |      6|
|1261  |    line_buffer_Array_V_5_0_19_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_494      |      6|
|1262  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__20 |      6|
|1263  |    line_buffer_Array_V_5_0_1_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_495      |      6|
|1264  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__2  |      6|
|1265  |    line_buffer_Array_V_5_0_20_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_496      |      6|
|1266  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__21 |      6|
|1267  |    line_buffer_Array_V_5_0_21_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_497      |      6|
|1268  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__22 |      6|
|1269  |    line_buffer_Array_V_5_0_22_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_498      |      9|
|1270  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__23 |      6|
|1271  |    line_buffer_Array_V_5_0_23_U                                                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_499      |      6|
|1272  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core     |      6|
|1273  |    line_buffer_Array_V_5_0_2_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_500      |      6|
|1274  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__3  |      6|
|1275  |    line_buffer_Array_V_5_0_3_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_501      |      6|
|1276  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__4  |      6|
|1277  |    line_buffer_Array_V_5_0_4_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_502      |      6|
|1278  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__5  |      6|
|1279  |    line_buffer_Array_V_5_0_5_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_503      |      6|
|1280  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__6  |      6|
|1281  |    line_buffer_Array_V_5_0_6_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_504      |      6|
|1282  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__7  |      6|
|1283  |    line_buffer_Array_V_5_0_7_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_505      |      6|
|1284  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__8  |      6|
|1285  |    line_buffer_Array_V_5_0_8_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_506      |      6|
|1286  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__9  |      6|
|1287  |    line_buffer_Array_V_5_0_9_U                                                                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_507      |      6|
|1288  |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core_U     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_line_buffer_ArraybPq_core__10 |      6|
|1289  |    myproject_axi_mux_42_16_1_1_U1000                                                             |myproject_axi_mux_42_16_1_1                                                               |      6|
|1290  |    myproject_axi_mux_42_16_1_1_U1001                                                             |myproject_axi_mux_42_16_1_1_508                                                           |      6|
|1291  |    myproject_axi_mux_42_16_1_1_U1002                                                             |myproject_axi_mux_42_16_1_1_509                                                           |      6|
|1292  |    myproject_axi_mux_42_16_1_1_U1003                                                             |myproject_axi_mux_42_16_1_1_510                                                           |      6|
|1293  |    myproject_axi_mux_42_16_1_1_U1004                                                             |myproject_axi_mux_42_16_1_1_511                                                           |      6|
|1294  |    myproject_axi_mux_42_16_1_1_U1005                                                             |myproject_axi_mux_42_16_1_1_512                                                           |      6|
|1295  |    myproject_axi_mux_42_16_1_1_U1006                                                             |myproject_axi_mux_42_16_1_1_513                                                           |      6|
|1296  |    myproject_axi_mux_42_16_1_1_U1007                                                             |myproject_axi_mux_42_16_1_1_514                                                           |      6|
|1297  |    myproject_axi_mux_42_16_1_1_U1008                                                             |myproject_axi_mux_42_16_1_1_515                                                           |      6|
|1298  |    myproject_axi_mux_42_16_1_1_U1009                                                             |myproject_axi_mux_42_16_1_1_516                                                           |      6|
|1299  |    myproject_axi_mux_42_16_1_1_U1010                                                             |myproject_axi_mux_42_16_1_1_517                                                           |      6|
|1300  |    myproject_axi_mux_42_16_1_1_U1011                                                             |myproject_axi_mux_42_16_1_1_518                                                           |      6|
|1301  |    myproject_axi_mux_42_16_1_1_U1012                                                             |myproject_axi_mux_42_16_1_1_519                                                           |      6|
|1302  |    myproject_axi_mux_42_16_1_1_U1013                                                             |myproject_axi_mux_42_16_1_1_520                                                           |      6|
|1303  |    myproject_axi_mux_42_16_1_1_U1014                                                             |myproject_axi_mux_42_16_1_1_521                                                           |      6|
|1304  |    myproject_axi_mux_42_16_1_1_U1015                                                             |myproject_axi_mux_42_16_1_1_522                                                           |      6|
|1305  |    myproject_axi_mux_42_16_1_1_U1016                                                             |myproject_axi_mux_42_16_1_1_523                                                           |      6|
|1306  |    myproject_axi_mux_42_16_1_1_U1017                                                             |myproject_axi_mux_42_16_1_1_524                                                           |      6|
|1307  |    myproject_axi_mux_42_16_1_1_U994                                                              |myproject_axi_mux_42_16_1_1_525                                                           |      6|
|1308  |    myproject_axi_mux_42_16_1_1_U995                                                              |myproject_axi_mux_42_16_1_1_526                                                           |      6|
|1309  |    myproject_axi_mux_42_16_1_1_U996                                                              |myproject_axi_mux_42_16_1_1_527                                                           |      6|
|1310  |    myproject_axi_mux_42_16_1_1_U997                                                              |myproject_axi_mux_42_16_1_1_528                                                           |      6|
|1311  |    myproject_axi_mux_42_16_1_1_U998                                                              |myproject_axi_mux_42_16_1_1_529                                                           |      6|
|1312  |    myproject_axi_mux_42_16_1_1_U999                                                              |myproject_axi_mux_42_16_1_1_530                                                           |      6|
|1313  |  relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0                           |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s                      |    923|
|1314  |  relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0                           |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s                      |    918|
|1315  |  relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0                          |relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s                     |   1389|
|1316  |  relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0                          |relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s                     |   2306|
|1317  |  relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0                          |relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s                     |   3599|
|1318  |  softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0                                 |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s                            |   2406|
|1319  |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_58               |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s                     |   2356|
|1320  |      exp_table5_U                                                                                |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu          |     76|
|1321  |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom_U    |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu_rom      |     76|
|1322  |      grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_362                        |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s                                 |    299|
|1323  |      invert_table6_U                                                                             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu          |     17|
|1324  |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom_U    |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu_rom      |     17|
|1325  |      myproject_axi_mul_17ns_18s_26_2_1_U1980                                                     |myproject_axi_mul_17ns_18s_26_2_1                                                         |    101|
|1326  |        myproject_axi_mul_17ns_18s_26_2_1_MulnS_8_U                                               |myproject_axi_mul_17ns_18s_26_2_1_MulnS_8                                                 |    101|
|1327  |  start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu_U              |start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu          |     11|
|1328  |  start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu_U              |start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu          |     11|
|1329  |  start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_U                  |start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0              |     11|
|1330  |  start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_U                 |start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0             |     12|
|1331  |  start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0_U                 |start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0             |     10|
|1332  |  start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ_U              |start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ          |     11|
|1333  |  start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv_U              |start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv          |     10|
|1334  |  start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_U                         |start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0                     |     11|
|1335  |  start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_U                         |start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0                     |     10|
|1336  |  start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_U                        |start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0                    |     12|
|1337  |  start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_U               |start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0           |     12|
|1338  |  start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_U               |start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0           |     11|
|1339  |  start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv_U              |start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv          |     10|
|1340  |  start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv_U              |start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv          |     57|
|1341  |  start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv_U              |start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv          |     10|
|1342  |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0_U                     |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0                 |      9|
+------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:13 ; elapsed = 00:09:41 . Memory (MB): peak = 2885.598 ; gain = 1346.031 ; free physical = 1343 ; free virtual = 18740
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:17 ; elapsed = 00:09:43 . Memory (MB): peak = 2889.508 ; gain = 1349.941 ; free physical = 4836 ; free virtual = 22274
Synthesis Optimization Complete : Time (s): cpu = 00:09:17 ; elapsed = 00:09:43 . Memory (MB): peak = 2889.508 ; gain = 1349.941 ; free physical = 4873 ; free virtual = 22275
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2914.629 ; gain = 0.000 ; free physical = 4632 ; free virtual = 22034
INFO: [Netlist 29-17] Analyzing 31428 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3063.809 ; gain = 0.000 ; free physical = 4533 ; free virtual = 21951
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
891 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:25 ; elapsed = 00:10:50 . Memory (MB): peak = 3063.809 ; gain = 1548.293 ; free physical = 4842 ; free virtual = 22261
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 22:08:42 2024...
