###############################################################
#  Generated by:      Cadence Innovus 21.12-s106_1
#  OS:                Linux x86_64(Host ID ip-10-16-10-154.rdius.us)
#  Generated on:      Wed May 14 01:32:45 2025
#  Design:            mcs4
#  Command:           report_ccopt_clock_trees -file outputs/reports/clock_trees.rpt
###############################################################

Clock DAG stats:
================

-------------------------------------------------------------
Cell type                     Count    Area       Capacitance
-------------------------------------------------------------
Buffers                        68      161.082       0.027
Inverters                       0        0.000       0.000
Integrated Clock Gates          0        0.000       0.000
Non-Integrated Clock Gates      0        0.000       0.000
Clock Logic                     0        0.000       0.000
All                            68      161.082       0.027
-------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     4356.750
Leaf      2648.965
Total     7005.715
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       4129.820
Leaf         766.735
Total       4896.555
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.027    0.262    0.289
Leaf     0.138    0.193    0.331
Total    0.165    0.455    0.621
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
 657     0.138     0.000       0.000      0.000    0.000
--------------------------------------------------------


Clock DAG net violations:
=========================

--------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
--------------------------------------------------------------------------------------------
Remaining Transition    ns         1       0.001       0.000      0.001    [0.001]
--------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.100      62       0.070       0.020      0.004    0.099    {18 <= 0.060ns, 21 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}                                      -
Leaf        0.100       7       0.093       0.005      0.087    0.101    {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns}       {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

------------------------------------------
Name         Type      Inst     Inst Area 
                       Count    (um^2)
------------------------------------------
CLKBUFX20    buffer      5        41.040
CLKBUFX16    buffer      2        13.680
CLKBUFX3     buffer      6        12.312
CLKBUFX2     buffer     55        94.050
------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
20MHz_CLK     0     68    0      0       7        99    164.67    5599.26     161.082   0.455  0.165  sysclk
---------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
20MHz_CLK        0             0             0            0           0          0        657       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     68    0      0       7      1.09677     99    93.8571  164.670    559.926     161.082   0.455  0.165
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        657       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    3.855    74.065  164.670  34.251
Source-sink manhattan distance (um)   3.020    69.201  136.925  29.122
Source-sink resistance (Ohm)         30.620   118.332  559.926  95.151
-----------------------------------------------------------------------

Transition distribution for half-corner DelayCorner_WC:both.late:
=================================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.100      62       0.070       0.020      0.004    0.099    {18 <= 0.060ns, 21 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}                                      -
Leaf        0.100       7       0.093       0.005      0.087    0.101    {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns}       {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
20MHz_CLK           0                 0               0             0            91
---------------------------------------------------------------------------------------
Total               0                 0               0             0            91
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 91 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------
Half corner               Violation  Slew    Slew      Dont   Ideal  Target    Pin
                          amount     target  achieved  touch  net?   source    
                                                       net?                    
---------------------------------------------------------------------------------------------------------------
DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  ram_0_char_num_reg[0]/CK
DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  ram_0_rfsh_addr_reg[3]/CK
DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  ram_0_char_num_reg[3]/CK
DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  ram_0_char_num_reg[2]/CK
DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  ram_0_reg_num_reg[0]/CK
DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  ram_0_src_ram_sel_reg/CK
DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  i4004_tio_board_poc_reg/CK
DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  rom_0_timing_recovery_a12_reg/CK
DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  i4004_tio_board_L_reg/CK
DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  ram_0_char_num_reg[1]/CK
---------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: 20MHz_CLK:
=================================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  68
# Inverters           :   0
  Total               :  68
Minimum depth         :   9
Maximum depth         :  10
Buffering area (um^2) : 161.082

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0      657       0       0       0         0         0
-----------------------------------------------------------------
Total    0      657       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------------
Timing Corner              Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                           Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
------------------------------------------------------------------------------------------------------------------------------------
DelayCorner_BC:both.early     0.035          0.034         0.021          0.022      ignored          -      ignored          -
DelayCorner_BC:both.late      0.037          0.036         0.021          0.022      ignored          -      ignored          -
DelayCorner_WC:both.early     0.085          0.100         0.084          0.099      ignored          -      ignored          -
DelayCorner_WC:both.late      0.086          0.101         0.084          0.099      explicit     *0.100     explicit      0.100
------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

