// Seed: 461295318
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  parameter id_3 = 1;
  localparam id_4 = -1, id_5 = 1;
  wire id_6;
  id_7 :
  assert property (@(1 or negedge 1) -1)
  else;
endmodule
module module_1 #(
    parameter id_0  = 32'd96,
    parameter id_10 = 32'd25,
    parameter id_11 = 32'd4,
    parameter id_4  = 32'd22,
    parameter id_6  = 32'd92,
    parameter id_9  = 32'd51
) (
    input tri1 _id_0,
    output tri id_1,
    output wand id_2,
    output uwire id_3,
    input wand _id_4,
    output tri1 id_5,
    input wor _id_6,
    output supply0 id_7,
    input wor id_8,
    input wand _id_9,
    input tri _id_10,
    input wire _id_11
);
  wire [id_10 : 1] id_13 = id_0;
  assign id_3 = 1;
  logic [-1  ==  -1 : id_4] id_14;
  logic [7:0][id_6 : id_11  &  id_10  ==  id_4] id_15 = id_14[id_0];
  module_0 modCall_1 (
      id_13,
      id_13
  );
  logic [1 : id_9] id_16;
  wire id_17[-1 : 1];
  ;
  assign id_14 = id_15[1];
  always id_16[1] <= id_14;
  assign id_1 = ~-1'b0;
endmodule
