per_cpu	,	F_16
OMAP5_AUXCOREBOOT0_OFFSET	,	V_49
ENOMEM	,	V_76
sar_writel	,	F_5
OMAP5_SAR_BACKUP_STATUS_OFFSET	,	V_51
hwirq	,	V_22
writel_relaxed	,	F_4
PM_OMAP4_CPU_OSWR_DISABLE	,	V_69
omap_secure_dispatcher	,	F_28
_wakeupgen_restore_masks	,	F_17
OMAP_AMBA_IF_MODE	,	V_89
raw_spin_unlock_irqrestore	,	F_13
omap4_irq_save_context	,	F_20
sar_base	,	V_8
IS_PM44XX_ERRATUM	,	F_35
action	,	V_58
CPU_CLUSTER_PM_EXIT	,	V_68
val	,	V_6
WAKEUPGENENB_OFFSET_CPU0	,	V_31
WAKEUPGENENB_OFFSET_CPU1	,	V_32
omap_smc1	,	F_48
spi_irq	,	V_12
OMAP4_HAL_SAVEGIC_INDEX	,	V_53
AUXCOREBOOT1_OFFSET	,	V_38
omap_wakeupgen_init	,	F_39
soc_is_am43xx	,	F_45
pr_err	,	F_7
WKG_MASK_ALL	,	V_28
cmd	,	V_64
OMAP5_AUXCOREBOOT1_OFFSET	,	V_50
irq_data	,	V_18
irq_mask	,	V_85
EPERM	,	V_73
flags	,	V_20
max_irqs	,	V_78
AM43XX_IRQS	,	V_81
_wakeupgen_set_all	,	F_18
WKG_UNMASK_ALL	,	V_29
soc_is_dra7xx	,	F_46
"GIC and Wakeupgen context save failed\n"	,	L_2
irq_pm_init	,	F_34
__raw_readl	,	F_47
soc_is_omap54xx	,	F_25
wakeupgen_writel	,	F_3
register_hotcpu_notifier	,	F_31
u8	,	T_2
set	,	V_27
d	,	V_19
OMAP_PTMSYNCREQ_MASK	,	V_39
irq_cpu_hotplug_notify	,	F_29
"WakeupGen: Not supported on OMAP4430 ES1.0\n"	,	L_3
OMAP4_NR_IRQS	,	V_79
OMAP_WKUPGEN_BASE	,	V_74
irq	,	V_9
i	,	V_17
wakeupgen_unmask	,	F_14
omap_get_wakeupgen_base	,	F_37
reg_index	,	V_11
PTMSYNCREQ_MASK_OFFSET	,	V_40
wakeupgen_irqmask_all	,	F_19
EINVAL	,	V_14
hcpu	,	V_59
AUXCOREBOOT0_OFFSET	,	V_36
irq_notifier_block	,	V_70
v	,	V_65
omap_rev	,	F_21
__init	,	T_3
self	,	V_57
notifier_block	,	V_56
smp_processor_id	,	F_40
irqmasks	,	V_25
OMAP44XX_IRQ_GIC_START	,	V_13
irq_sar_clear	,	F_26
cpu_pm_register_notifier	,	F_36
IRQCHIP_SKIP_SET_WAKE	,	V_88
FLAG_START_CRITICAL	,	V_54
irq_banks	,	V_24
OMAP_AUX_CORE_BOOT_1	,	V_37
irq_save_secure_context	,	F_27
OMAP_AUX_CORE_BOOT_0	,	V_35
__iomem	,	T_4
OMAP4430_REV_ES1_0	,	V_30
SAR_BACKUP_STATUS_OFFSET	,	V_43
bit_posn	,	V_10
MAX_IRQS	,	V_15
u32	,	T_1
reg	,	V_26
CPU_CLUSTER_PM_ENTER	,	V_66
CPU0_ID	,	V_82
irq_notifier	,	F_32
omap5_irq_save_context	,	F_22
ret	,	V_52
OMAP4_NR_BANKS	,	V_77
offset	,	V_7
cpu	,	V_2
ioremap	,	F_42
WARN	,	F_41
irq_target_cpu	,	V_23
wakeupgen_lock	,	V_21
WAKEUPGENENB_SECURE_OFFSET_CPU0	,	V_33
readl_relaxed	,	F_2
WAKEUPGENENB_SECURE_OFFSET_CPU1	,	V_34
SAR_BACKUP_STATUS_WAKEUPGEN	,	V_44
raw_spin_lock_irqsave	,	F_12
API_HAL_RET_VALUE_OK	,	V_55
cpu_is_omap44xx	,	F_44
_wakeupgen_clear	,	F_8
bit_number	,	V_16
idx	,	V_1
OMAP_WKG_ENB_A_0	,	V_4
irq_save_context	,	F_23
_wakeupgen_set	,	F_10
omap_secure_apis_support	,	F_38
OMAP5_WAKEUPGENENB_SECURE_OFFSET_CPU1	,	V_48
_wakeupgen_get_irq_info	,	F_6
OMAP5_WAKEUPGENENB_SECURE_OFFSET_CPU0	,	V_47
irq_hotplug_notifier	,	V_63
PTMSYNCREQ_EN_OFFSET	,	V_42
AM43XX_NR_REG_BANKS	,	V_80
OMAP5_WAKEUPGENENB_OFFSET_CPU0	,	V_45
SZ_4K	,	V_75
OMAP5_WAKEUPGENENB_OFFSET_CPU1	,	V_46
wakeupgen_base	,	V_3
_wakeupgen_save_masks	,	F_15
OMAP2_DEVICE_TYPE_GP	,	V_67
boot_cpu	,	V_72
OMAP5_MON_AMBA_IF_INDEX	,	V_90
gic_arch_extn	,	V_84
OMAP_PTMSYNCREQ_EN	,	V_41
IRQCHIP_MASK_ON_SUSPEND	,	V_87
"omap wakeupGen: Invalid IRQ%d\n"	,	L_1
CPU_ONLINE	,	V_60
irq_hotplug_init	,	F_30
WARN_ON	,	F_43
irq_unmask	,	V_86
NOTIFY_OK	,	V_62
BIT	,	F_9
wakeupgen_readl	,	F_1
omap4_get_sar_ram_base	,	F_24
wakeupgen_mask	,	F_11
omap_type	,	F_33
CPU_ENA_OFFSET	,	V_5
CPU1_ID	,	V_83
CPU_DEAD	,	V_61
omap_secure_apis	,	V_71
