`timescale 1ns/1ps

module array_divider_tb;
    reg [6:0] a;
    reg [3:0] b;
    reg mode;
    wire [3:0] q;
    wire [3:0] r;
    
    // Instantiate the DUT (Device Under Test)
    array_divider uut (
        .a(a),
        .b(b),
        .mode(mode),
        .q(q),
        .r(r)
    );
    
    initial begin
        
        // Apply test cases
        a = 7'd50; b = 4'd3; mode = 0; #20;
        a = 7'd100; b = 4'd5; mode = 1; #20;
        a = 7'd80; b = 4'd7; mode = 0; #20;
        a = 7'd45; b = 4'd9; mode = 1; #20;
        a = 7'd30; b = 4'd6; mode = 0; #20;
        a = 7'd127; b = 4'd15; mode = 1; #20;
        a = 7'd0; b = 4'd1; mode = 0; #20;
        a = 7'd64; b = 4'd8; mode = 1; #20;
        a = 7'd20; b = 4'd4; mode = 0; #20;
        a = 7'd99; b = 4'd2; mode = 1; #20;
        
        $display("Test completed");
        $finish;
    end
    
endmodule
