ARM GAS  /tmp/ccE6jTsw.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"usart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_LPUART1_UART_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_LPUART1_UART_Init:
  27              	.LFB132:
  28              		.file 1 "Core/Src/usart.c"
   1:Core/Src/usart.c **** /* USER CODE BEGIN Header */
   2:Core/Src/usart.c **** /**
   3:Core/Src/usart.c ****   ******************************************************************************
   4:Core/Src/usart.c ****   * @file    usart.c
   5:Core/Src/usart.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/usart.c ****   *          of the USART instances.
   7:Core/Src/usart.c ****   ******************************************************************************
   8:Core/Src/usart.c ****   * @attention
   9:Core/Src/usart.c ****   *
  10:Core/Src/usart.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/usart.c ****   * All rights reserved.
  12:Core/Src/usart.c ****   *
  13:Core/Src/usart.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/usart.c ****   * in the root directory of this software component.
  15:Core/Src/usart.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/usart.c ****   *
  17:Core/Src/usart.c ****   ******************************************************************************
  18:Core/Src/usart.c ****   */
  19:Core/Src/usart.c **** /* USER CODE END Header */
  20:Core/Src/usart.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/usart.c **** #include "usart.h"
  22:Core/Src/usart.c **** 
  23:Core/Src/usart.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/usart.c **** 
  25:Core/Src/usart.c **** /* USER CODE END 0 */
  26:Core/Src/usart.c **** 
  27:Core/Src/usart.c **** UART_HandleTypeDef hlpuart1;
  28:Core/Src/usart.c **** DMA_HandleTypeDef hdma_lpuart1_rx;
  29:Core/Src/usart.c **** DMA_HandleTypeDef hdma_lpuart1_tx;
  30:Core/Src/usart.c **** 
ARM GAS  /tmp/ccE6jTsw.s 			page 2


  31:Core/Src/usart.c **** /* LPUART1 init function */
  32:Core/Src/usart.c **** 
  33:Core/Src/usart.c **** void MX_LPUART1_UART_Init(void)
  34:Core/Src/usart.c **** {
  29              		.loc 1 34 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  35:Core/Src/usart.c **** 
  36:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
  37:Core/Src/usart.c **** 
  38:Core/Src/usart.c ****   /* USER CODE END LPUART1_Init 0 */
  39:Core/Src/usart.c **** 
  40:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
  41:Core/Src/usart.c **** 
  42:Core/Src/usart.c ****   /* USER CODE END LPUART1_Init 1 */
  43:Core/Src/usart.c ****   hlpuart1.Instance = LPUART1;
  38              		.loc 1 43 3 view .LVU1
  39              		.loc 1 43 21 is_stmt 0 view .LVU2
  40 0002 1748     		ldr	r0, .L11
  41 0004 174B     		ldr	r3, .L11+4
  42 0006 0360     		str	r3, [r0]
  44:Core/Src/usart.c ****   hlpuart1.Init.BaudRate = 115200;
  43              		.loc 1 44 3 is_stmt 1 view .LVU3
  44              		.loc 1 44 26 is_stmt 0 view .LVU4
  45 0008 4FF4E133 		mov	r3, #115200
  46 000c 4360     		str	r3, [r0, #4]
  45:Core/Src/usart.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  47              		.loc 1 45 3 is_stmt 1 view .LVU5
  48              		.loc 1 45 28 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  46:Core/Src/usart.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
  51              		.loc 1 46 3 is_stmt 1 view .LVU7
  52              		.loc 1 46 26 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  47:Core/Src/usart.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
  54              		.loc 1 47 3 is_stmt 1 view .LVU9
  55              		.loc 1 47 24 is_stmt 0 view .LVU10
  56 0014 0361     		str	r3, [r0, #16]
  48:Core/Src/usart.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
  57              		.loc 1 48 3 is_stmt 1 view .LVU11
  58              		.loc 1 48 22 is_stmt 0 view .LVU12
  59 0016 0C22     		movs	r2, #12
  60 0018 4261     		str	r2, [r0, #20]
  49:Core/Src/usart.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  61              		.loc 1 49 3 is_stmt 1 view .LVU13
  62              		.loc 1 49 27 is_stmt 0 view .LVU14
  63 001a 8361     		str	r3, [r0, #24]
  50:Core/Src/usart.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  64              		.loc 1 50 3 is_stmt 1 view .LVU15
  65              		.loc 1 50 32 is_stmt 0 view .LVU16
ARM GAS  /tmp/ccE6jTsw.s 			page 3


  66 001c 0362     		str	r3, [r0, #32]
  51:Core/Src/usart.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  67              		.loc 1 51 3 is_stmt 1 view .LVU17
  68              		.loc 1 51 32 is_stmt 0 view .LVU18
  69 001e 4362     		str	r3, [r0, #36]
  52:Core/Src/usart.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  70              		.loc 1 52 3 is_stmt 1 view .LVU19
  71              		.loc 1 52 40 is_stmt 0 view .LVU20
  72 0020 8362     		str	r3, [r0, #40]
  53:Core/Src/usart.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
  73              		.loc 1 53 3 is_stmt 1 view .LVU21
  74              		.loc 1 53 7 is_stmt 0 view .LVU22
  75 0022 FFF7FEFF 		bl	HAL_UART_Init
  76              	.LVL0:
  77              		.loc 1 53 6 view .LVU23
  78 0026 70B9     		cbnz	r0, .L7
  79              	.L2:
  54:Core/Src/usart.c ****   {
  55:Core/Src/usart.c ****     Error_Handler();
  56:Core/Src/usart.c ****   }
  57:Core/Src/usart.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
  80              		.loc 1 57 3 is_stmt 1 view .LVU24
  81              		.loc 1 57 7 is_stmt 0 view .LVU25
  82 0028 0021     		movs	r1, #0
  83 002a 0D48     		ldr	r0, .L11
  84 002c FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
  85              	.LVL1:
  86              		.loc 1 57 6 view .LVU26
  87 0030 60B9     		cbnz	r0, .L8
  88              	.L3:
  58:Core/Src/usart.c ****   {
  59:Core/Src/usart.c ****     Error_Handler();
  60:Core/Src/usart.c ****   }
  61:Core/Src/usart.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
  89              		.loc 1 61 3 is_stmt 1 view .LVU27
  90              		.loc 1 61 7 is_stmt 0 view .LVU28
  91 0032 0021     		movs	r1, #0
  92 0034 0A48     		ldr	r0, .L11
  93 0036 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
  94              	.LVL2:
  95              		.loc 1 61 6 view .LVU29
  96 003a 50B9     		cbnz	r0, .L9
  97              	.L4:
  62:Core/Src/usart.c ****   {
  63:Core/Src/usart.c ****     Error_Handler();
  64:Core/Src/usart.c ****   }
  65:Core/Src/usart.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
  98              		.loc 1 65 3 is_stmt 1 view .LVU30
  99              		.loc 1 65 7 is_stmt 0 view .LVU31
 100 003c 0848     		ldr	r0, .L11
 101 003e FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 102              	.LVL3:
 103              		.loc 1 65 6 view .LVU32
 104 0042 48B9     		cbnz	r0, .L10
 105              	.L1:
  66:Core/Src/usart.c ****   {
  67:Core/Src/usart.c ****     Error_Handler();
ARM GAS  /tmp/ccE6jTsw.s 			page 4


  68:Core/Src/usart.c ****   }
  69:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
  70:Core/Src/usart.c **** 
  71:Core/Src/usart.c ****   /* USER CODE END LPUART1_Init 2 */
  72:Core/Src/usart.c **** 
  73:Core/Src/usart.c **** }
 106              		.loc 1 73 1 view .LVU33
 107 0044 08BD     		pop	{r3, pc}
 108              	.L7:
  55:Core/Src/usart.c ****   }
 109              		.loc 1 55 5 is_stmt 1 view .LVU34
 110 0046 FFF7FEFF 		bl	Error_Handler
 111              	.LVL4:
 112 004a EDE7     		b	.L2
 113              	.L8:
  59:Core/Src/usart.c ****   }
 114              		.loc 1 59 5 view .LVU35
 115 004c FFF7FEFF 		bl	Error_Handler
 116              	.LVL5:
 117 0050 EFE7     		b	.L3
 118              	.L9:
  63:Core/Src/usart.c ****   }
 119              		.loc 1 63 5 view .LVU36
 120 0052 FFF7FEFF 		bl	Error_Handler
 121              	.LVL6:
 122 0056 F1E7     		b	.L4
 123              	.L10:
  67:Core/Src/usart.c ****   }
 124              		.loc 1 67 5 view .LVU37
 125 0058 FFF7FEFF 		bl	Error_Handler
 126              	.LVL7:
 127              		.loc 1 73 1 is_stmt 0 view .LVU38
 128 005c F2E7     		b	.L1
 129              	.L12:
 130 005e 00BF     		.align	2
 131              	.L11:
 132 0060 00000000 		.word	.LANCHOR0
 133 0064 00800040 		.word	1073774592
 134              		.cfi_endproc
 135              	.LFE132:
 137              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 138              		.align	1
 139              		.global	HAL_UART_MspInit
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu fpv4-sp-d16
 145              	HAL_UART_MspInit:
 146              	.LVL8:
 147              	.LFB133:
  74:Core/Src/usart.c **** 
  75:Core/Src/usart.c **** void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
  76:Core/Src/usart.c **** {
 148              		.loc 1 76 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 96
 151              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccE6jTsw.s 			page 5


 152              		.loc 1 76 1 is_stmt 0 view .LVU40
 153 0000 30B5     		push	{r4, r5, lr}
 154              	.LCFI1:
 155              		.cfi_def_cfa_offset 12
 156              		.cfi_offset 4, -12
 157              		.cfi_offset 5, -8
 158              		.cfi_offset 14, -4
 159 0002 99B0     		sub	sp, sp, #100
 160              	.LCFI2:
 161              		.cfi_def_cfa_offset 112
 162 0004 0446     		mov	r4, r0
  77:Core/Src/usart.c **** 
  78:Core/Src/usart.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 163              		.loc 1 78 3 is_stmt 1 view .LVU41
 164              		.loc 1 78 20 is_stmt 0 view .LVU42
 165 0006 0021     		movs	r1, #0
 166 0008 1391     		str	r1, [sp, #76]
 167 000a 1491     		str	r1, [sp, #80]
 168 000c 1591     		str	r1, [sp, #84]
 169 000e 1691     		str	r1, [sp, #88]
 170 0010 1791     		str	r1, [sp, #92]
  79:Core/Src/usart.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 171              		.loc 1 79 3 is_stmt 1 view .LVU43
 172              		.loc 1 79 28 is_stmt 0 view .LVU44
 173 0012 4422     		movs	r2, #68
 174 0014 02A8     		add	r0, sp, #8
 175              	.LVL9:
 176              		.loc 1 79 28 view .LVU45
 177 0016 FFF7FEFF 		bl	memset
 178              	.LVL10:
  80:Core/Src/usart.c ****   if(uartHandle->Instance==LPUART1)
 179              		.loc 1 80 3 is_stmt 1 view .LVU46
 180              		.loc 1 80 16 is_stmt 0 view .LVU47
 181 001a 2268     		ldr	r2, [r4]
 182              		.loc 1 80 5 view .LVU48
 183 001c 334B     		ldr	r3, .L23
 184 001e 9A42     		cmp	r2, r3
 185 0020 01D0     		beq	.L19
 186              	.L13:
  81:Core/Src/usart.c ****   {
  82:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
  83:Core/Src/usart.c **** 
  84:Core/Src/usart.c ****   /* USER CODE END LPUART1_MspInit 0 */
  85:Core/Src/usart.c **** 
  86:Core/Src/usart.c ****   /** Initializes the peripherals clocks
  87:Core/Src/usart.c ****   */
  88:Core/Src/usart.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
  89:Core/Src/usart.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
  90:Core/Src/usart.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  91:Core/Src/usart.c ****     {
  92:Core/Src/usart.c ****       Error_Handler();
  93:Core/Src/usart.c ****     }
  94:Core/Src/usart.c **** 
  95:Core/Src/usart.c ****     /* LPUART1 clock enable */
  96:Core/Src/usart.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
  97:Core/Src/usart.c **** 
  98:Core/Src/usart.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/ccE6jTsw.s 			page 6


  99:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 100:Core/Src/usart.c ****     PA2     ------> LPUART1_TX
 101:Core/Src/usart.c ****     PA3     ------> LPUART1_RX
 102:Core/Src/usart.c ****     */
 103:Core/Src/usart.c ****     GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 104:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 107:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 108:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/usart.c **** 
 110:Core/Src/usart.c ****     /* LPUART1 DMA Init */
 111:Core/Src/usart.c ****     /* LPUART1_RX Init */
 112:Core/Src/usart.c ****     hdma_lpuart1_rx.Instance = DMA1_Channel1;
 113:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 114:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 115:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 116:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 117:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 118:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 119:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 120:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 121:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 122:Core/Src/usart.c ****     {
 123:Core/Src/usart.c ****       Error_Handler();
 124:Core/Src/usart.c ****     }
 125:Core/Src/usart.c **** 
 126:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 127:Core/Src/usart.c **** 
 128:Core/Src/usart.c ****     /* LPUART1_TX Init */
 129:Core/Src/usart.c ****     hdma_lpuart1_tx.Instance = DMA1_Channel2;
 130:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 131:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 132:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 133:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 134:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 135:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 136:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 137:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 138:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 139:Core/Src/usart.c ****     {
 140:Core/Src/usart.c ****       Error_Handler();
 141:Core/Src/usart.c ****     }
 142:Core/Src/usart.c **** 
 143:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 144:Core/Src/usart.c **** 
 145:Core/Src/usart.c ****     /* LPUART1 interrupt Init */
 146:Core/Src/usart.c ****     HAL_NVIC_SetPriority(LPUART1_IRQn, 1, 0);
 147:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 148:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 149:Core/Src/usart.c **** 
 150:Core/Src/usart.c ****   /* USER CODE END LPUART1_MspInit 1 */
 151:Core/Src/usart.c ****   }
 152:Core/Src/usart.c **** }
 187              		.loc 1 152 1 view .LVU49
 188 0022 19B0     		add	sp, sp, #100
 189              	.LCFI3:
ARM GAS  /tmp/ccE6jTsw.s 			page 7


 190              		.cfi_remember_state
 191              		.cfi_def_cfa_offset 12
 192              		@ sp needed
 193 0024 30BD     		pop	{r4, r5, pc}
 194              	.LVL11:
 195              	.L19:
 196              	.LCFI4:
 197              		.cfi_restore_state
  88:Core/Src/usart.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 198              		.loc 1 88 5 is_stmt 1 view .LVU50
  88:Core/Src/usart.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 199              		.loc 1 88 40 is_stmt 0 view .LVU51
 200 0026 2023     		movs	r3, #32
 201 0028 0293     		str	r3, [sp, #8]
  89:Core/Src/usart.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 202              		.loc 1 89 5 is_stmt 1 view .LVU52
  90:Core/Src/usart.c ****     {
 203              		.loc 1 90 5 view .LVU53
  90:Core/Src/usart.c ****     {
 204              		.loc 1 90 9 is_stmt 0 view .LVU54
 205 002a 02A8     		add	r0, sp, #8
 206 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 207              	.LVL12:
  90:Core/Src/usart.c ****     {
 208              		.loc 1 90 8 view .LVU55
 209 0030 0028     		cmp	r0, #0
 210 0032 51D1     		bne	.L20
 211              	.L15:
  96:Core/Src/usart.c **** 
 212              		.loc 1 96 5 is_stmt 1 view .LVU56
 213              	.LBB2:
  96:Core/Src/usart.c **** 
 214              		.loc 1 96 5 view .LVU57
  96:Core/Src/usart.c **** 
 215              		.loc 1 96 5 view .LVU58
 216 0034 2E4B     		ldr	r3, .L23+4
 217 0036 DA6D     		ldr	r2, [r3, #92]
 218 0038 42F00102 		orr	r2, r2, #1
 219 003c DA65     		str	r2, [r3, #92]
  96:Core/Src/usart.c **** 
 220              		.loc 1 96 5 view .LVU59
 221 003e DA6D     		ldr	r2, [r3, #92]
 222 0040 02F00102 		and	r2, r2, #1
 223 0044 0092     		str	r2, [sp]
  96:Core/Src/usart.c **** 
 224              		.loc 1 96 5 view .LVU60
 225 0046 009A     		ldr	r2, [sp]
 226              	.LBE2:
  96:Core/Src/usart.c **** 
 227              		.loc 1 96 5 view .LVU61
  98:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 228              		.loc 1 98 5 view .LVU62
 229              	.LBB3:
  98:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 230              		.loc 1 98 5 view .LVU63
  98:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 231              		.loc 1 98 5 view .LVU64
ARM GAS  /tmp/ccE6jTsw.s 			page 8


 232 0048 DA6C     		ldr	r2, [r3, #76]
 233 004a 42F00102 		orr	r2, r2, #1
 234 004e DA64     		str	r2, [r3, #76]
  98:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 235              		.loc 1 98 5 view .LVU65
 236 0050 DB6C     		ldr	r3, [r3, #76]
 237 0052 03F00103 		and	r3, r3, #1
 238 0056 0193     		str	r3, [sp, #4]
  98:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 239              		.loc 1 98 5 view .LVU66
 240 0058 019B     		ldr	r3, [sp, #4]
 241              	.LBE3:
  98:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 242              		.loc 1 98 5 view .LVU67
 103:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 243              		.loc 1 103 5 view .LVU68
 103:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 244              		.loc 1 103 25 is_stmt 0 view .LVU69
 245 005a 0C23     		movs	r3, #12
 246 005c 1393     		str	r3, [sp, #76]
 104:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 247              		.loc 1 104 5 is_stmt 1 view .LVU70
 104:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 248              		.loc 1 104 26 is_stmt 0 view .LVU71
 249 005e 0222     		movs	r2, #2
 250 0060 1492     		str	r2, [sp, #80]
 105:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 251              		.loc 1 105 5 is_stmt 1 view .LVU72
 105:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 252              		.loc 1 105 26 is_stmt 0 view .LVU73
 253 0062 0025     		movs	r5, #0
 254 0064 1595     		str	r5, [sp, #84]
 106:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 255              		.loc 1 106 5 is_stmt 1 view .LVU74
 106:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 256              		.loc 1 106 27 is_stmt 0 view .LVU75
 257 0066 1695     		str	r5, [sp, #88]
 107:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 258              		.loc 1 107 5 is_stmt 1 view .LVU76
 107:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 259              		.loc 1 107 31 is_stmt 0 view .LVU77
 260 0068 1793     		str	r3, [sp, #92]
 108:Core/Src/usart.c **** 
 261              		.loc 1 108 5 is_stmt 1 view .LVU78
 262 006a 13A9     		add	r1, sp, #76
 263 006c 4FF09040 		mov	r0, #1207959552
 264 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 265              	.LVL13:
 112:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 266              		.loc 1 112 5 view .LVU79
 112:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 267              		.loc 1 112 30 is_stmt 0 view .LVU80
 268 0074 1F48     		ldr	r0, .L23+8
 269 0076 204B     		ldr	r3, .L23+12
 270 0078 0360     		str	r3, [r0]
 113:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 271              		.loc 1 113 5 is_stmt 1 view .LVU81
ARM GAS  /tmp/ccE6jTsw.s 			page 9


 113:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 272              		.loc 1 113 34 is_stmt 0 view .LVU82
 273 007a 2223     		movs	r3, #34
 274 007c 4360     		str	r3, [r0, #4]
 114:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 275              		.loc 1 114 5 is_stmt 1 view .LVU83
 114:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 276              		.loc 1 114 36 is_stmt 0 view .LVU84
 277 007e 8560     		str	r5, [r0, #8]
 115:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 278              		.loc 1 115 5 is_stmt 1 view .LVU85
 115:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 279              		.loc 1 115 36 is_stmt 0 view .LVU86
 280 0080 C560     		str	r5, [r0, #12]
 116:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 281              		.loc 1 116 5 is_stmt 1 view .LVU87
 116:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 282              		.loc 1 116 33 is_stmt 0 view .LVU88
 283 0082 8023     		movs	r3, #128
 284 0084 0361     		str	r3, [r0, #16]
 117:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 285              		.loc 1 117 5 is_stmt 1 view .LVU89
 117:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 286              		.loc 1 117 46 is_stmt 0 view .LVU90
 287 0086 4561     		str	r5, [r0, #20]
 118:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 288              		.loc 1 118 5 is_stmt 1 view .LVU91
 118:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 289              		.loc 1 118 43 is_stmt 0 view .LVU92
 290 0088 8561     		str	r5, [r0, #24]
 119:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 291              		.loc 1 119 5 is_stmt 1 view .LVU93
 119:Core/Src/usart.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 292              		.loc 1 119 31 is_stmt 0 view .LVU94
 293 008a 2023     		movs	r3, #32
 294 008c C361     		str	r3, [r0, #28]
 120:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 295              		.loc 1 120 5 is_stmt 1 view .LVU95
 120:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 296              		.loc 1 120 35 is_stmt 0 view .LVU96
 297 008e 0562     		str	r5, [r0, #32]
 121:Core/Src/usart.c ****     {
 298              		.loc 1 121 5 is_stmt 1 view .LVU97
 121:Core/Src/usart.c ****     {
 299              		.loc 1 121 9 is_stmt 0 view .LVU98
 300 0090 FFF7FEFF 		bl	HAL_DMA_Init
 301              	.LVL14:
 121:Core/Src/usart.c ****     {
 302              		.loc 1 121 8 view .LVU99
 303 0094 18BB     		cbnz	r0, .L21
 304              	.L16:
 126:Core/Src/usart.c **** 
 305              		.loc 1 126 5 is_stmt 1 view .LVU100
 126:Core/Src/usart.c **** 
 306              		.loc 1 126 5 view .LVU101
 307 0096 174B     		ldr	r3, .L23+8
 308 0098 E367     		str	r3, [r4, #124]
ARM GAS  /tmp/ccE6jTsw.s 			page 10


 126:Core/Src/usart.c **** 
 309              		.loc 1 126 5 view .LVU102
 310 009a 9C62     		str	r4, [r3, #40]
 126:Core/Src/usart.c **** 
 311              		.loc 1 126 5 view .LVU103
 129:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 312              		.loc 1 129 5 view .LVU104
 129:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 313              		.loc 1 129 30 is_stmt 0 view .LVU105
 314 009c 1748     		ldr	r0, .L23+16
 315 009e 184B     		ldr	r3, .L23+20
 316 00a0 0360     		str	r3, [r0]
 130:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 317              		.loc 1 130 5 is_stmt 1 view .LVU106
 130:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 318              		.loc 1 130 34 is_stmt 0 view .LVU107
 319 00a2 2323     		movs	r3, #35
 320 00a4 4360     		str	r3, [r0, #4]
 131:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 321              		.loc 1 131 5 is_stmt 1 view .LVU108
 131:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 322              		.loc 1 131 36 is_stmt 0 view .LVU109
 323 00a6 1023     		movs	r3, #16
 324 00a8 8360     		str	r3, [r0, #8]
 132:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 325              		.loc 1 132 5 is_stmt 1 view .LVU110
 132:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 326              		.loc 1 132 36 is_stmt 0 view .LVU111
 327 00aa 0023     		movs	r3, #0
 328 00ac C360     		str	r3, [r0, #12]
 133:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 329              		.loc 1 133 5 is_stmt 1 view .LVU112
 133:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 330              		.loc 1 133 33 is_stmt 0 view .LVU113
 331 00ae 8022     		movs	r2, #128
 332 00b0 0261     		str	r2, [r0, #16]
 134:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 333              		.loc 1 134 5 is_stmt 1 view .LVU114
 134:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 334              		.loc 1 134 46 is_stmt 0 view .LVU115
 335 00b2 4361     		str	r3, [r0, #20]
 135:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 336              		.loc 1 135 5 is_stmt 1 view .LVU116
 135:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 337              		.loc 1 135 43 is_stmt 0 view .LVU117
 338 00b4 8361     		str	r3, [r0, #24]
 136:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 339              		.loc 1 136 5 is_stmt 1 view .LVU118
 136:Core/Src/usart.c ****     hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 340              		.loc 1 136 31 is_stmt 0 view .LVU119
 341 00b6 C361     		str	r3, [r0, #28]
 137:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 342              		.loc 1 137 5 is_stmt 1 view .LVU120
 137:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 343              		.loc 1 137 35 is_stmt 0 view .LVU121
 344 00b8 0362     		str	r3, [r0, #32]
 138:Core/Src/usart.c ****     {
ARM GAS  /tmp/ccE6jTsw.s 			page 11


 345              		.loc 1 138 5 is_stmt 1 view .LVU122
 138:Core/Src/usart.c ****     {
 346              		.loc 1 138 9 is_stmt 0 view .LVU123
 347 00ba FFF7FEFF 		bl	HAL_DMA_Init
 348              	.LVL15:
 138:Core/Src/usart.c ****     {
 349              		.loc 1 138 8 view .LVU124
 350 00be 88B9     		cbnz	r0, .L22
 351              	.L17:
 143:Core/Src/usart.c **** 
 352              		.loc 1 143 5 is_stmt 1 view .LVU125
 143:Core/Src/usart.c **** 
 353              		.loc 1 143 5 view .LVU126
 354 00c0 0E4B     		ldr	r3, .L23+16
 355 00c2 A367     		str	r3, [r4, #120]
 143:Core/Src/usart.c **** 
 356              		.loc 1 143 5 view .LVU127
 357 00c4 9C62     		str	r4, [r3, #40]
 143:Core/Src/usart.c **** 
 358              		.loc 1 143 5 view .LVU128
 146:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 359              		.loc 1 146 5 view .LVU129
 360 00c6 0022     		movs	r2, #0
 361 00c8 0121     		movs	r1, #1
 362 00ca 5B20     		movs	r0, #91
 363 00cc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 364              	.LVL16:
 147:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 365              		.loc 1 147 5 view .LVU130
 366 00d0 5B20     		movs	r0, #91
 367 00d2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 368              	.LVL17:
 369              		.loc 1 152 1 is_stmt 0 view .LVU131
 370 00d6 A4E7     		b	.L13
 371              	.L20:
  92:Core/Src/usart.c ****     }
 372              		.loc 1 92 7 is_stmt 1 view .LVU132
 373 00d8 FFF7FEFF 		bl	Error_Handler
 374              	.LVL18:
 375 00dc AAE7     		b	.L15
 376              	.L21:
 123:Core/Src/usart.c ****     }
 377              		.loc 1 123 7 view .LVU133
 378 00de FFF7FEFF 		bl	Error_Handler
 379              	.LVL19:
 380 00e2 D8E7     		b	.L16
 381              	.L22:
 140:Core/Src/usart.c ****     }
 382              		.loc 1 140 7 view .LVU134
 383 00e4 FFF7FEFF 		bl	Error_Handler
 384              	.LVL20:
 385 00e8 EAE7     		b	.L17
 386              	.L24:
 387 00ea 00BF     		.align	2
 388              	.L23:
 389 00ec 00800040 		.word	1073774592
 390 00f0 00100240 		.word	1073876992
ARM GAS  /tmp/ccE6jTsw.s 			page 12


 391 00f4 00000000 		.word	.LANCHOR1
 392 00f8 08000240 		.word	1073872904
 393 00fc 00000000 		.word	.LANCHOR2
 394 0100 1C000240 		.word	1073872924
 395              		.cfi_endproc
 396              	.LFE133:
 398              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 399              		.align	1
 400              		.global	HAL_UART_MspDeInit
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 404              		.fpu fpv4-sp-d16
 406              	HAL_UART_MspDeInit:
 407              	.LVL21:
 408              	.LFB134:
 153:Core/Src/usart.c **** 
 154:Core/Src/usart.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
 155:Core/Src/usart.c **** {
 409              		.loc 1 155 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 156:Core/Src/usart.c **** 
 157:Core/Src/usart.c ****   if(uartHandle->Instance==LPUART1)
 413              		.loc 1 157 3 view .LVU136
 414              		.loc 1 157 16 is_stmt 0 view .LVU137
 415 0000 0268     		ldr	r2, [r0]
 416              		.loc 1 157 5 view .LVU138
 417 0002 0D4B     		ldr	r3, .L32
 418 0004 9A42     		cmp	r2, r3
 419 0006 00D0     		beq	.L31
 420 0008 7047     		bx	lr
 421              	.L31:
 155:Core/Src/usart.c **** 
 422              		.loc 1 155 1 view .LVU139
 423 000a 10B5     		push	{r4, lr}
 424              	.LCFI5:
 425              		.cfi_def_cfa_offset 8
 426              		.cfi_offset 4, -8
 427              		.cfi_offset 14, -4
 428 000c 0446     		mov	r4, r0
 158:Core/Src/usart.c ****   {
 159:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 160:Core/Src/usart.c **** 
 161:Core/Src/usart.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 162:Core/Src/usart.c ****     /* Peripheral clock disable */
 163:Core/Src/usart.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 429              		.loc 1 163 5 is_stmt 1 view .LVU140
 430 000e 0B4A     		ldr	r2, .L32+4
 431 0010 D36D     		ldr	r3, [r2, #92]
 432 0012 23F00103 		bic	r3, r3, #1
 433 0016 D365     		str	r3, [r2, #92]
 164:Core/Src/usart.c **** 
 165:Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 166:Core/Src/usart.c ****     PA2     ------> LPUART1_TX
 167:Core/Src/usart.c ****     PA3     ------> LPUART1_RX
ARM GAS  /tmp/ccE6jTsw.s 			page 13


 168:Core/Src/usart.c ****     */
 169:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOA, LPUART1_TX_Pin|LPUART1_RX_Pin);
 434              		.loc 1 169 5 view .LVU141
 435 0018 0C21     		movs	r1, #12
 436 001a 4FF09040 		mov	r0, #1207959552
 437              	.LVL22:
 438              		.loc 1 169 5 is_stmt 0 view .LVU142
 439 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 440              	.LVL23:
 170:Core/Src/usart.c **** 
 171:Core/Src/usart.c ****     /* LPUART1 DMA DeInit */
 172:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 441              		.loc 1 172 5 is_stmt 1 view .LVU143
 442 0022 E06F     		ldr	r0, [r4, #124]
 443 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 444              	.LVL24:
 173:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 445              		.loc 1 173 5 view .LVU144
 446 0028 A06F     		ldr	r0, [r4, #120]
 447 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 448              	.LVL25:
 174:Core/Src/usart.c **** 
 175:Core/Src/usart.c ****     /* LPUART1 interrupt Deinit */
 176:Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 449              		.loc 1 176 5 view .LVU145
 450 002e 5B20     		movs	r0, #91
 451 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 452              	.LVL26:
 177:Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 178:Core/Src/usart.c **** 
 179:Core/Src/usart.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 180:Core/Src/usart.c ****   }
 181:Core/Src/usart.c **** }
 453              		.loc 1 181 1 is_stmt 0 view .LVU146
 454 0034 10BD     		pop	{r4, pc}
 455              	.LVL27:
 456              	.L33:
 457              		.loc 1 181 1 view .LVU147
 458 0036 00BF     		.align	2
 459              	.L32:
 460 0038 00800040 		.word	1073774592
 461 003c 00100240 		.word	1073876992
 462              		.cfi_endproc
 463              	.LFE134:
 465              		.global	hdma_lpuart1_tx
 466              		.global	hdma_lpuart1_rx
 467              		.global	hlpuart1
 468              		.section	.bss.hdma_lpuart1_rx,"aw",%nobits
 469              		.align	2
 470              		.set	.LANCHOR1,. + 0
 473              	hdma_lpuart1_rx:
 474 0000 00000000 		.space	96
 474      00000000 
 474      00000000 
 474      00000000 
 474      00000000 
 475              		.section	.bss.hdma_lpuart1_tx,"aw",%nobits
ARM GAS  /tmp/ccE6jTsw.s 			page 14


 476              		.align	2
 477              		.set	.LANCHOR2,. + 0
 480              	hdma_lpuart1_tx:
 481 0000 00000000 		.space	96
 481      00000000 
 481      00000000 
 481      00000000 
 481      00000000 
 482              		.section	.bss.hlpuart1,"aw",%nobits
 483              		.align	2
 484              		.set	.LANCHOR0,. + 0
 487              	hlpuart1:
 488 0000 00000000 		.space	144
 488      00000000 
 488      00000000 
 488      00000000 
 488      00000000 
 489              		.text
 490              	.Letext0:
 491              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 492              		.file 3 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 493              		.file 4 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 494              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 495              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 496              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 497              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 498              		.file 9 "Core/Inc/usart.h"
 499              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 500              		.file 11 "Core/Inc/main.h"
 501              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart_ex.h"
 502              		.file 13 "<built-in>"
ARM GAS  /tmp/ccE6jTsw.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usart.c
     /tmp/ccE6jTsw.s:18     .text.MX_LPUART1_UART_Init:0000000000000000 $t
     /tmp/ccE6jTsw.s:26     .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
     /tmp/ccE6jTsw.s:132    .text.MX_LPUART1_UART_Init:0000000000000060 $d
     /tmp/ccE6jTsw.s:138    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccE6jTsw.s:145    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccE6jTsw.s:389    .text.HAL_UART_MspInit:00000000000000ec $d
     /tmp/ccE6jTsw.s:399    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccE6jTsw.s:406    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccE6jTsw.s:460    .text.HAL_UART_MspDeInit:0000000000000038 $d
     /tmp/ccE6jTsw.s:480    .bss.hdma_lpuart1_tx:0000000000000000 hdma_lpuart1_tx
     /tmp/ccE6jTsw.s:473    .bss.hdma_lpuart1_rx:0000000000000000 hdma_lpuart1_rx
     /tmp/ccE6jTsw.s:487    .bss.hlpuart1:0000000000000000 hlpuart1
     /tmp/ccE6jTsw.s:469    .bss.hdma_lpuart1_rx:0000000000000000 $d
     /tmp/ccE6jTsw.s:476    .bss.hdma_lpuart1_tx:0000000000000000 $d
     /tmp/ccE6jTsw.s:483    .bss.hlpuart1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
