[10:25:26.294] <TB3>     INFO: *** Welcome to pxar ***
[10:25:26.294] <TB3>     INFO: *** Today: 2016/05/25
[10:25:26.302] <TB3>     INFO: *** Version: b2a7-dirty
[10:25:26.302] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C15.dat
[10:25:26.303] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:25:26.303] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//defaultMaskFile.dat
[10:25:26.303] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters_C15.dat
[10:25:26.385] <TB3>     INFO:         clk: 4
[10:25:26.385] <TB3>     INFO:         ctr: 4
[10:25:26.385] <TB3>     INFO:         sda: 19
[10:25:26.385] <TB3>     INFO:         tin: 9
[10:25:26.385] <TB3>     INFO:         level: 15
[10:25:26.385] <TB3>     INFO:         triggerdelay: 0
[10:25:26.385] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[10:25:26.385] <TB3>     INFO: Log level: DEBUG
[10:25:26.396] <TB3>     INFO: Found DTB DTB_WRE7QJ
[10:25:26.413] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[10:25:26.416] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[10:25:26.419] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[10:25:27.980] <TB3>     INFO: DUT info: 
[10:25:27.980] <TB3>     INFO: The DUT currently contains the following objects:
[10:25:27.980] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[10:25:27.980] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[10:25:27.981] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[10:25:27.981] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[10:25:27.981] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:27.981] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[10:25:27.981] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:25:27.981] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[10:25:27.982] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[10:25:27.983] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:25:27.984] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:25:27.987] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31883264
[10:25:27.987] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x24b3f20
[10:25:27.987] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x242a770
[10:25:27.987] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f943dd94010
[10:25:27.987] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9443fff510
[10:25:27.987] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31948800 fPxarMemory = 0x7f943dd94010
[10:25:27.988] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 361.8mA
[10:25:27.989] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[10:25:27.989] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[10:25:27.989] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[10:25:28.390] <TB3>     INFO: enter 'restricted' command line mode
[10:25:28.390] <TB3>     INFO: enter test to run
[10:25:28.390] <TB3>     INFO:   test: FPIXTest no parameter change
[10:25:28.390] <TB3>     INFO:   running: fpixtest
[10:25:28.390] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[10:25:28.393] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[10:25:28.393] <TB3>     INFO: ######################################################################
[10:25:28.394] <TB3>     INFO: PixTestFPIXTest::doTest()
[10:25:28.394] <TB3>     INFO: ######################################################################
[10:25:28.397] <TB3>     INFO: ######################################################################
[10:25:28.397] <TB3>     INFO: PixTestPretest::doTest()
[10:25:28.397] <TB3>     INFO: ######################################################################
[10:25:28.400] <TB3>     INFO:    ----------------------------------------------------------------------
[10:25:28.400] <TB3>     INFO:    PixTestPretest::programROC() 
[10:25:28.400] <TB3>     INFO:    ----------------------------------------------------------------------
[10:25:46.418] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[10:25:46.418] <TB3>     INFO: IA differences per ROC:  19.3 16.9 17.7 17.7 18.5 16.1 16.1 18.5 16.9 20.1 16.1 18.5 18.5 17.7 16.9 16.9
[10:25:46.496] <TB3>     INFO:    ----------------------------------------------------------------------
[10:25:46.496] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[10:25:46.496] <TB3>     INFO:    ----------------------------------------------------------------------
[10:25:46.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[10:25:46.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.5188 mA
[10:25:46.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  76 Ia 23.7188 mA
[10:25:46.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  78 Ia 23.7188 mA
[10:25:46.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 25.3187 mA
[10:25:47.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  73 Ia 22.9188 mA
[10:25:47.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 25.3187 mA
[10:25:47.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  73 Ia 22.9188 mA
[10:25:47.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  80 Ia 24.5188 mA
[10:25:47.508] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 23.7188 mA
[10:25:47.609] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 25.3187 mA
[10:25:47.709] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  73 Ia 22.9188 mA
[10:25:47.813] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 25.3187 mA
[10:25:47.915] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.3187 mA
[10:25:48.015] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 25.3187 mA
[10:25:48.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 23.7188 mA
[10:25:48.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  89 Ia 24.5188 mA
[10:25:48.317] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  87 Ia 23.7188 mA
[10:25:48.419] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  89 Ia 24.5188 mA
[10:25:48.520] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  87 Ia 24.5188 mA
[10:25:48.621] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  85 Ia 23.7188 mA
[10:25:48.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  87 Ia 23.7188 mA
[10:25:48.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  89 Ia 24.5188 mA
[10:25:48.923] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  87 Ia 23.7188 mA
[10:25:49.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  89 Ia 24.5188 mA
[10:25:49.127] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.1188 mA
[10:25:49.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.5188 mA
[10:25:49.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 24.5188 mA
[10:25:49.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 23.7188 mA
[10:25:49.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  87 Ia 24.5188 mA
[10:25:49.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 23.7188 mA
[10:25:49.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  87 Ia 24.5188 mA
[10:25:49.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  85 Ia 24.5188 mA
[10:25:49.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  83 Ia 22.9188 mA
[10:25:50.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  90 Ia 24.5188 mA
[10:25:50.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  88 Ia 23.7188 mA
[10:25:50.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  90 Ia 24.5188 mA
[10:25:50.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.1188 mA
[10:25:50.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 25.3187 mA
[10:25:50.543] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  82 Ia 23.7188 mA
[10:25:50.644] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  84 Ia 23.7188 mA
[10:25:50.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  86 Ia 24.5188 mA
[10:25:50.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 24.5188 mA
[10:25:50.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  82 Ia 23.7188 mA
[10:25:51.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  84 Ia 24.5188 mA
[10:25:51.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  82 Ia 23.7188 mA
[10:25:51.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  84 Ia 24.5188 mA
[10:25:51.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  82 Ia 23.7188 mA
[10:25:51.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  84 Ia 23.7188 mA
[10:25:51.551] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.7188 mA
[10:25:51.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  80 Ia 24.5188 mA
[10:25:51.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  78 Ia 23.7188 mA
[10:25:51.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  80 Ia 23.7188 mA
[10:25:51.954] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  82 Ia 24.5188 mA
[10:25:52.055] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  80 Ia 24.5188 mA
[10:25:52.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  78 Ia 23.7188 mA
[10:25:52.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  80 Ia 24.5188 mA
[10:25:52.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  78 Ia 23.7188 mA
[10:25:52.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  80 Ia 24.5188 mA
[10:25:52.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  78 Ia 23.7188 mA
[10:25:52.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  80 Ia 24.5188 mA
[10:25:52.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 20.5187 mA
[10:25:52.863] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  99 Ia 25.3187 mA
[10:25:52.964] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  92 Ia 22.9188 mA
[10:25:53.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  99 Ia 24.5188 mA
[10:25:53.167] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  97 Ia 24.5188 mA
[10:25:53.267] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  95 Ia 23.7188 mA
[10:25:53.369] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  97 Ia 24.5188 mA
[10:25:53.470] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  95 Ia 23.7188 mA
[10:25:53.571] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  97 Ia 24.5188 mA
[10:25:53.671] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  95 Ia 24.5188 mA
[10:25:53.772] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  93 Ia 23.7188 mA
[10:25:53.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  95 Ia 23.7188 mA
[10:25:53.975] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 20.5187 mA
[10:25:54.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  99 Ia 25.3187 mA
[10:25:54.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  92 Ia 23.7188 mA
[10:25:54.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  94 Ia 23.7188 mA
[10:25:54.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  96 Ia 24.5188 mA
[10:25:54.480] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  94 Ia 23.7188 mA
[10:25:54.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  96 Ia 24.5188 mA
[10:25:54.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  94 Ia 24.5188 mA
[10:25:54.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  92 Ia 23.7188 mA
[10:25:54.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  94 Ia 23.7188 mA
[10:25:54.983] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  96 Ia 24.5188 mA
[10:25:55.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  94 Ia 24.5188 mA
[10:25:55.185] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[10:25:55.286] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 25.3187 mA
[10:25:55.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  78 Ia 22.9188 mA
[10:25:55.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 24.5188 mA
[10:25:55.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 24.5188 mA
[10:25:55.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  81 Ia 23.7188 mA
[10:25:55.790] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 24.5188 mA
[10:25:55.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  81 Ia 23.7188 mA
[10:25:55.991] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 24.5188 mA
[10:25:56.092] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  81 Ia 23.7188 mA
[10:25:56.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  83 Ia 24.5188 mA
[10:25:56.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  81 Ia 23.7188 mA
[10:25:56.395] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 21.3187 mA
[10:25:56.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  94 Ia 24.5188 mA
[10:25:56.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  92 Ia 24.5188 mA
[10:25:56.697] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  90 Ia 23.7188 mA
[10:25:56.798] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  92 Ia 24.5188 mA
[10:25:56.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  90 Ia 23.7188 mA
[10:25:56.000] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  92 Ia 24.5188 mA
[10:25:57.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  90 Ia 23.7188 mA
[10:25:57.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  92 Ia 23.7188 mA
[10:25:57.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  94 Ia 24.5188 mA
[10:25:57.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  92 Ia 24.5188 mA
[10:25:57.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  90 Ia 23.7188 mA
[10:25:57.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.5188 mA
[10:25:57.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  76 Ia 23.7188 mA
[10:25:57.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  78 Ia 23.7188 mA
[10:25:57.910] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 25.3187 mA
[10:25:58.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  73 Ia 22.9188 mA
[10:25:58.112] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  80 Ia 24.5188 mA
[10:25:58.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 23.7188 mA
[10:25:58.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  80 Ia 25.3187 mA
[10:25:58.414] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  73 Ia 22.9188 mA
[10:25:58.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  80 Ia 25.3187 mA
[10:25:58.616] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  73 Ia 22.9188 mA
[10:25:58.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  80 Ia 25.3187 mA
[10:25:58.818] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 20.5187 mA
[10:25:58.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  99 Ia 25.3187 mA
[10:25:59.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  92 Ia 23.7188 mA
[10:25:59.120] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  94 Ia 23.7188 mA
[10:25:59.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  96 Ia 24.5188 mA
[10:25:59.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  94 Ia 24.5188 mA
[10:25:59.422] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  92 Ia 23.7188 mA
[10:25:59.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  94 Ia 24.5188 mA
[10:25:59.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  92 Ia 23.7188 mA
[10:25:59.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  94 Ia 24.5188 mA
[10:25:59.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  92 Ia 23.7188 mA
[10:25:59.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  94 Ia 23.7188 mA
[10:26:00.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.9188 mA
[10:26:00.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  85 Ia 25.3187 mA
[10:26:00.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  78 Ia 22.9188 mA
[10:26:00.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  85 Ia 25.3187 mA
[10:26:00.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 22.9188 mA
[10:26:00.532] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  85 Ia 25.3187 mA
[10:26:00.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 22.9188 mA
[10:26:00.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  85 Ia 25.3187 mA
[10:26:00.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  78 Ia 22.9188 mA
[10:26:00.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  85 Ia 25.3187 mA
[10:26:01.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  78 Ia 22.9188 mA
[10:26:01.138] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  85 Ia 25.3187 mA
[10:26:01.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.9188 mA
[10:26:01.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  85 Ia 25.3187 mA
[10:26:01.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  78 Ia 23.7188 mA
[10:26:01.543] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  80 Ia 24.5188 mA
[10:26:01.644] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.7188 mA
[10:26:01.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  80 Ia 24.5188 mA
[10:26:01.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  78 Ia 23.7188 mA
[10:26:01.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  80 Ia 23.7188 mA
[10:26:02.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  82 Ia 24.5188 mA
[10:26:02.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  80 Ia 24.5188 mA
[10:26:02.247] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  78 Ia 22.9188 mA
[10:26:02.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  85 Ia 25.3187 mA
[10:26:02.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.1188 mA
[10:26:02.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 25.3187 mA
[10:26:02.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  82 Ia 23.7188 mA
[10:26:02.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  84 Ia 24.5188 mA
[10:26:02.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  82 Ia 23.7188 mA
[10:26:02.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  84 Ia 23.7188 mA
[10:26:03.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  86 Ia 24.5188 mA
[10:26:03.155] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  84 Ia 24.5188 mA
[10:26:03.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  82 Ia 23.7188 mA
[10:26:03.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  84 Ia 23.7188 mA
[10:26:03.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  86 Ia 24.5188 mA
[10:26:03.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  84 Ia 23.7188 mA
[10:26:03.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.3187 mA
[10:26:03.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  94 Ia 24.5188 mA
[10:26:03.860] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  92 Ia 23.7188 mA
[10:26:03.961] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  94 Ia 24.5188 mA
[10:26:04.062] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  92 Ia 23.7188 mA
[10:26:04.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  94 Ia 24.5188 mA
[10:26:04.263] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  92 Ia 23.7188 mA
[10:26:04.365] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  94 Ia 24.5188 mA
[10:26:04.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  92 Ia 23.7188 mA
[10:26:04.566] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  94 Ia 24.5188 mA
[10:26:04.667] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  92 Ia 23.7188 mA
[10:26:04.768] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  94 Ia 24.5188 mA
[10:26:04.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.1188 mA
[10:26:04.970] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  89 Ia 24.5188 mA
[10:26:05.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 23.7188 mA
[10:26:05.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  89 Ia 23.7188 mA
[10:26:05.273] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  91 Ia 24.5188 mA
[10:26:05.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  89 Ia 23.7188 mA
[10:26:05.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  91 Ia 24.5188 mA
[10:26:05.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  89 Ia 23.7188 mA
[10:26:05.677] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  91 Ia 24.5188 mA
[10:26:05.779] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  89 Ia 24.5188 mA
[10:26:05.880] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  87 Ia 23.7188 mA
[10:26:05.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  89 Ia 24.5188 mA
[10:26:06.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[10:26:06.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  89
[10:26:06.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  90
[10:26:06.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[10:26:06.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  80
[10:26:06.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  95
[10:26:06.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  94
[10:26:06.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  81
[10:26:06.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  90
[10:26:06.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[10:26:06.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  94
[10:26:06.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  85
[10:26:06.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  85
[10:26:06.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  84
[10:26:06.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  94
[10:26:06.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  89
[10:26:07.842] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 398.7 mA = 24.9187 mA/ROC
[10:26:07.842] <TB3>     INFO: i(loss) [mA/ROC]:     20.9  20.1  20.1  20.1  20.1  20.1  19.3  19.3  18.5  20.9  20.1  20.9  20.9  19.3  20.1  19.3
[10:26:07.876] <TB3>     INFO:    ----------------------------------------------------------------------
[10:26:07.876] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[10:26:07.876] <TB3>     INFO:    ----------------------------------------------------------------------
[10:26:08.030] <TB3>     INFO: Expecting 231680 events.
[10:26:16.294] <TB3>     INFO: 231680 events read in total (7547ms).
[10:26:16.446] <TB3>     INFO: Test took 8567ms.
[10:26:16.650] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 57
[10:26:16.653] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 86 and Delta(CalDel) = 60
[10:26:16.657] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 84 and Delta(CalDel) = 62
[10:26:16.661] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 58
[10:26:16.665] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 96 and Delta(CalDel) = 59
[10:26:16.669] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 91 and Delta(CalDel) = 56
[10:26:16.673] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 93 and Delta(CalDel) = 58
[10:26:16.677] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 102 and Delta(CalDel) = 61
[10:26:16.680] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 63
[10:26:16.686] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 108 and Delta(CalDel) = 63
[10:26:16.690] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 64
[10:26:16.694] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 113 and Delta(CalDel) = 64
[10:26:16.698] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 116 and Delta(CalDel) = 61
[10:26:16.702] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 95 and Delta(CalDel) = 60
[10:26:16.705] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 90 and Delta(CalDel) = 62
[10:26:16.708] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 100 and Delta(CalDel) = 62
[10:26:16.751] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[10:26:16.784] <TB3>     INFO:    ----------------------------------------------------------------------
[10:26:16.784] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[10:26:16.784] <TB3>     INFO:    ----------------------------------------------------------------------
[10:26:16.920] <TB3>     INFO: Expecting 231680 events.
[10:26:25.222] <TB3>     INFO: 231680 events read in total (7587ms).
[10:26:25.227] <TB3>     INFO: Test took 8439ms.
[10:26:25.251] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29
[10:26:25.561] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 30
[10:26:25.567] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[10:26:25.570] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[10:26:25.574] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[10:26:25.577] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29
[10:26:25.581] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[10:26:25.602] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[10:26:25.606] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 31.5
[10:26:25.609] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[10:26:25.613] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[10:26:25.617] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 163 +/- 32
[10:26:25.620] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[10:26:25.624] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29
[10:26:25.631] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[10:26:25.634] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[10:26:25.671] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[10:26:25.671] <TB3>     INFO: CalDel:      126   147   138   129   131   115   124   147   152   144   144   163   139   133   125   144
[10:26:25.671] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[10:26:25.675] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C0.dat
[10:26:25.675] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C1.dat
[10:26:25.675] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C2.dat
[10:26:25.675] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C3.dat
[10:26:25.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C4.dat
[10:26:25.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C5.dat
[10:26:25.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C6.dat
[10:26:25.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C7.dat
[10:26:25.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C8.dat
[10:26:25.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C9.dat
[10:26:25.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C10.dat
[10:26:25.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C11.dat
[10:26:25.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C12.dat
[10:26:25.677] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C13.dat
[10:26:25.677] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C14.dat
[10:26:25.677] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C15.dat
[10:26:25.677] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:26:25.677] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:26:25.677] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[10:26:25.677] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[10:26:25.762] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[10:26:25.762] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[10:26:25.762] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[10:26:25.762] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[10:26:25.765] <TB3>     INFO: ######################################################################
[10:26:25.765] <TB3>     INFO: PixTestTiming::doTest()
[10:26:25.765] <TB3>     INFO: ######################################################################
[10:26:25.765] <TB3>     INFO:    ----------------------------------------------------------------------
[10:26:25.765] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[10:26:25.765] <TB3>     INFO:    ----------------------------------------------------------------------
[10:26:25.765] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:26:28.224] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:26:30.497] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:26:32.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:26:35.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:26:37.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:26:39.603] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:26:41.879] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:26:44.152] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:26:45.673] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:26:47.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:26:50.221] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:26:52.494] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:26:54.775] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:26:57.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:26:59.321] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:27:01.594] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:27:03.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:27:04.638] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:27:06.158] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:27:07.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:27:09.199] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:27:10.719] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:27:12.238] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:27:13.758] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:27:15.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:27:16.991] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:27:18.513] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:27:20.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:27:21.560] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:27:23.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:27:24.604] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:27:26.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:27:30.654] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:27:32.174] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:27:33.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:27:35.216] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:27:36.738] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:27:38.259] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:27:39.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:27:41.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:27:45.082] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:27:47.355] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:27:49.640] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:27:51.919] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:27:54.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:27:56.466] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:27:58.740] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:28:01.016] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:28:03.290] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:28:05.563] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:28:07.837] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:28:10.109] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:28:12.385] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:28:14.658] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:28:16.932] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:28:19.205] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:28:20.724] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:28:22.999] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:28:25.276] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:28:27.551] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:28:29.825] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:28:32.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:28:34.371] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:28:36.654] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:28:38.363] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:28:40.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:28:42.909] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:28:45.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:28:47.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:28:49.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:28:52.004] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:28:54.278] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:28:56.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:28:58.829] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:29:01.104] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:29:03.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:29:05.668] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:29:07.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:29:10.217] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:29:12.490] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:29:24.975] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:29:26.499] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:29:28.020] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:29:29.540] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:29:31.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:29:32.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:29:34.105] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:29:35.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:29:37.167] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:29:38.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:29:40.207] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:29:41.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:29:43.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:29:44.784] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:29:46.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:29:47.831] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:29:49.367] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:29:50.888] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:29:52.409] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:29:53.931] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:29:55.469] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:29:56.985] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:29:58.511] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:30:00.036] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:30:01.558] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:30:03.835] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:30:06.109] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:30:08.387] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:30:10.665] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:30:12.938] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:30:15.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:30:17.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:30:19.775] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:30:22.052] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:30:24.325] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:30:26.605] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:30:28.888] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:30:31.161] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:30:33.442] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:30:35.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:30:38.009] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:30:40.289] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:30:42.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:30:44.871] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:30:47.156] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:30:49.434] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:30:51.707] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:30:54.372] <TB3>     INFO: TBM Phase Settings: 240
[10:30:54.372] <TB3>     INFO: 400MHz Phase: 4
[10:30:54.372] <TB3>     INFO: 160MHz Phase: 7
[10:30:54.372] <TB3>     INFO: Functional Phase Area: 5
[10:30:54.375] <TB3>     INFO: Test took 268610 ms.
[10:30:54.376] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[10:30:54.376] <TB3>     INFO:    ----------------------------------------------------------------------
[10:30:54.376] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[10:30:54.376] <TB3>     INFO:    ----------------------------------------------------------------------
[10:30:54.376] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[10:30:55.533] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[10:30:57.052] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[10:31:00.829] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[10:31:04.606] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[10:31:08.382] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[10:31:12.166] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[10:31:15.945] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[10:31:19.725] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[10:31:21.246] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[10:31:22.769] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[10:31:24.290] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[10:31:25.811] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[10:31:27.339] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[10:31:28.866] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[10:31:30.397] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[10:31:31.934] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[10:31:33.453] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[10:31:34.976] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[10:31:36.494] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[10:31:38.019] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[10:31:39.551] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[10:31:41.075] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[10:31:42.598] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[10:31:44.126] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[10:31:45.647] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[10:31:47.167] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[10:31:49.440] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[10:31:51.714] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[10:31:54.007] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[10:31:56.288] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[10:31:58.561] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[10:32:00.834] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[10:32:02.354] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[10:32:03.874] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[10:32:06.149] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[10:32:08.422] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[10:32:10.695] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[10:32:12.968] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[10:32:15.241] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[10:32:17.514] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[10:32:19.034] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[10:32:20.554] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[10:32:22.830] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[10:32:25.104] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[10:32:27.378] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[10:32:29.651] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[10:32:31.924] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[10:32:34.198] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[10:32:35.718] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[10:32:37.238] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[10:32:39.512] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[10:32:41.785] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[10:32:44.059] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[10:32:46.333] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[10:32:48.606] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[10:32:50.879] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[10:32:52.399] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[10:32:53.919] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[10:32:55.439] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[10:32:56.960] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[10:32:58.480] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[10:32:59.000] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[10:33:01.520] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[10:33:03.424] <TB3>     INFO: ROC Delay Settings: 228
[10:33:03.424] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[10:33:03.424] <TB3>     INFO: ROC Port 0 Delay: 4
[10:33:03.424] <TB3>     INFO: ROC Port 1 Delay: 4
[10:33:03.424] <TB3>     INFO: Functional ROC Area: 4
[10:33:03.427] <TB3>     INFO: Test took 129051 ms.
[10:33:03.427] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[10:33:03.427] <TB3>     INFO:    ----------------------------------------------------------------------
[10:33:03.427] <TB3>     INFO:    PixTestTiming::TimingTest()
[10:33:03.427] <TB3>     INFO:    ----------------------------------------------------------------------
[10:33:04.566] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4038 4038 4038 4038 4038 4038 4038 4039 e062 c000 a101 8040 4038 4038 4038 4038 4038 4038 4038 4038 e062 c000 
[10:33:04.566] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4038 4038 4038 4038 4039 4039 4039 4039 e022 c000 a102 80b1 4038 4038 4038 4038 4038 4038 4038 4038 e022 c000 
[10:33:04.566] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4038 4038 4039 4039 4038 4038 4039 4039 e022 c000 a103 80c0 4038 4038 4038 4038 4038 4038 4038 4038 e022 c000 
[10:33:04.566] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[10:33:18.667] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:33:18.667] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[10:33:32.765] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:33:32.765] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[10:33:46.881] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:33:46.881] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[10:34:00.989] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:00.989] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[10:34:15.125] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:15.125] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[10:34:29.248] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:29.248] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[10:34:43.422] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:43.422] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[10:34:57.525] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:57.526] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[10:35:11.679] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:11.679] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[10:35:25.762] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:26.145] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:26.158] <TB3>     INFO: Decoding statistics:
[10:35:26.159] <TB3>     INFO:   General information:
[10:35:26.159] <TB3>     INFO: 	 16bit words read:         240000000
[10:35:26.159] <TB3>     INFO: 	 valid events total:       20000000
[10:35:26.159] <TB3>     INFO: 	 empty events:             20000000
[10:35:26.159] <TB3>     INFO: 	 valid events with pixels: 0
[10:35:26.159] <TB3>     INFO: 	 valid pixel hits:         0
[10:35:26.159] <TB3>     INFO:   Event errors: 	           0
[10:35:26.159] <TB3>     INFO: 	 start marker:             0
[10:35:26.159] <TB3>     INFO: 	 stop marker:              0
[10:35:26.159] <TB3>     INFO: 	 overflow:                 0
[10:35:26.159] <TB3>     INFO: 	 invalid 5bit words:       0
[10:35:26.159] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[10:35:26.159] <TB3>     INFO:   TBM errors: 		           0
[10:35:26.159] <TB3>     INFO: 	 flawed TBM headers:       0
[10:35:26.159] <TB3>     INFO: 	 flawed TBM trailers:      0
[10:35:26.159] <TB3>     INFO: 	 event ID mismatches:      0
[10:35:26.159] <TB3>     INFO:   ROC errors: 		           0
[10:35:26.159] <TB3>     INFO: 	 missing ROC header(s):    0
[10:35:26.159] <TB3>     INFO: 	 misplaced readback start: 0
[10:35:26.159] <TB3>     INFO:   Pixel decoding errors:	   0
[10:35:26.159] <TB3>     INFO: 	 pixel data incomplete:    0
[10:35:26.159] <TB3>     INFO: 	 pixel address:            0
[10:35:26.159] <TB3>     INFO: 	 pulse height fill bit:    0
[10:35:26.159] <TB3>     INFO: 	 buffer corruption:        0
[10:35:26.159] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:26.159] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[10:35:26.159] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:26.159] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:26.159] <TB3>     INFO:    Read back bit status: 1
[10:35:26.159] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:26.159] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:26.159] <TB3>     INFO:    Timings are good!
[10:35:26.159] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:26.159] <TB3>     INFO: Test took 142732 ms.
[10:35:26.159] <TB3>     INFO: PixTestTiming::TimingTest() done.
[10:35:26.159] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:35:26.159] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:35:26.159] <TB3>     INFO: PixTestTiming::doTest took 540398 ms.
[10:35:26.160] <TB3>     INFO: PixTestTiming::doTest() done
[10:35:26.160] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[10:35:26.160] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[10:35:26.160] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[10:35:26.160] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[10:35:26.160] <TB3>     INFO: Write out ROCDelayScan3_V0
[10:35:26.161] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[10:35:26.161] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[10:35:26.511] <TB3>     INFO: ######################################################################
[10:35:26.511] <TB3>     INFO: PixTestAlive::doTest()
[10:35:26.511] <TB3>     INFO: ######################################################################
[10:35:26.514] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:26.514] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:35:26.514] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:26.516] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:35:26.864] <TB3>     INFO: Expecting 41600 events.
[10:35:30.942] <TB3>     INFO: 41600 events read in total (3363ms).
[10:35:30.943] <TB3>     INFO: Test took 4427ms.
[10:35:30.951] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:30.952] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:35:30.952] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:35:31.326] <TB3>     INFO: PixTestAlive::aliveTest() done
[10:35:31.326] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:35:31.326] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:35:31.329] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:31.329] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:35:31.329] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:31.331] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:35:31.681] <TB3>     INFO: Expecting 41600 events.
[10:35:34.657] <TB3>     INFO: 41600 events read in total (2261ms).
[10:35:34.659] <TB3>     INFO: Test took 3328ms.
[10:35:34.659] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:34.659] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[10:35:34.659] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[10:35:34.659] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[10:35:35.067] <TB3>     INFO: PixTestAlive::maskTest() done
[10:35:35.068] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:35:35.074] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:35.074] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:35:35.074] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:35.076] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:35:35.419] <TB3>     INFO: Expecting 41600 events.
[10:35:39.549] <TB3>     INFO: 41600 events read in total (3415ms).
[10:35:39.550] <TB3>     INFO: Test took 4474ms.
[10:35:39.558] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:39.558] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:35:39.558] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[10:35:39.933] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[10:35:39.933] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:35:39.933] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[10:35:39.933] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[10:35:39.944] <TB3>     INFO: ######################################################################
[10:35:39.944] <TB3>     INFO: PixTestTrim::doTest()
[10:35:39.944] <TB3>     INFO: ######################################################################
[10:35:39.946] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:39.947] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[10:35:39.947] <TB3>     INFO:    ----------------------------------------------------------------------
[10:35:40.027] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[10:35:40.027] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:35:40.040] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:35:40.040] <TB3>     INFO:     run 1 of 1
[10:35:40.040] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:35:40.386] <TB3>     INFO: Expecting 5025280 events.
[10:36:26.981] <TB3>     INFO: 1374856 events read in total (45880ms).
[10:37:11.480] <TB3>     INFO: 2733232 events read in total (90379ms).
[10:37:55.404] <TB3>     INFO: 4100368 events read in total (134304ms).
[10:38:25.963] <TB3>     INFO: 5025280 events read in total (164862ms).
[10:38:26.011] <TB3>     INFO: Test took 165971ms.
[10:38:26.073] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:38:26.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:38:27.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:38:29.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:38:30.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:38:32.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:38:34.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:38:35.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:38:36.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:38:38.305] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:38:39.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:38:41.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:38:42.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:38:43.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:38:45.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:38:46.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:38:48.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:38:49.503] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307585024
[10:38:49.506] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8087 minThrLimit = 99.7949 minThrNLimit = 127.486 -> result = 99.8087 -> 99
[10:38:49.507] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9269 minThrLimit = 87.8746 minThrNLimit = 112.116 -> result = 87.9269 -> 87
[10:38:49.507] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4227 minThrLimit = 90.3866 minThrNLimit = 118.775 -> result = 90.4227 -> 90
[10:38:49.508] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.518 minThrLimit = 101.513 minThrNLimit = 128.345 -> result = 101.518 -> 101
[10:38:49.508] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0671 minThrLimit = 89.01 minThrNLimit = 115.419 -> result = 89.0671 -> 89
[10:38:49.509] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0037 minThrLimit = 95.9828 minThrNLimit = 121.449 -> result = 96.0037 -> 96
[10:38:49.509] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.727 minThrLimit = 76.6809 minThrNLimit = 103.454 -> result = 76.727 -> 76
[10:38:49.510] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.1071 minThrLimit = 85.0897 minThrNLimit = 113.76 -> result = 85.1071 -> 85
[10:38:49.510] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.3473 minThrLimit = 79.3337 minThrNLimit = 107.733 -> result = 79.3473 -> 79
[10:38:49.510] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.575 minThrLimit = 101.568 minThrNLimit = 131.612 -> result = 101.575 -> 101
[10:38:49.511] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4903 minThrLimit = 88.4654 minThrNLimit = 110.576 -> result = 88.4903 -> 88
[10:38:49.511] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2025 minThrLimit = 99.1932 minThrNLimit = 121.075 -> result = 99.2025 -> 99
[10:38:49.512] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.347 minThrLimit = 109.345 minThrNLimit = 137.99 -> result = 109.347 -> 109
[10:38:49.512] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.336 minThrLimit = 102.315 minThrNLimit = 130.432 -> result = 102.336 -> 102
[10:38:49.513] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1692 minThrLimit = 98.1251 minThrNLimit = 121.249 -> result = 98.1692 -> 98
[10:38:49.513] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8443 minThrLimit = 99.8299 minThrNLimit = 122.472 -> result = 99.8443 -> 99
[10:38:49.513] <TB3>     INFO: ROC 0 VthrComp = 99
[10:38:49.514] <TB3>     INFO: ROC 1 VthrComp = 87
[10:38:49.514] <TB3>     INFO: ROC 2 VthrComp = 90
[10:38:49.514] <TB3>     INFO: ROC 3 VthrComp = 101
[10:38:49.514] <TB3>     INFO: ROC 4 VthrComp = 89
[10:38:49.514] <TB3>     INFO: ROC 5 VthrComp = 96
[10:38:49.515] <TB3>     INFO: ROC 6 VthrComp = 76
[10:38:49.515] <TB3>     INFO: ROC 7 VthrComp = 85
[10:38:49.515] <TB3>     INFO: ROC 8 VthrComp = 79
[10:38:49.516] <TB3>     INFO: ROC 9 VthrComp = 101
[10:38:49.516] <TB3>     INFO: ROC 10 VthrComp = 88
[10:38:49.516] <TB3>     INFO: ROC 11 VthrComp = 99
[10:38:49.516] <TB3>     INFO: ROC 12 VthrComp = 109
[10:38:49.516] <TB3>     INFO: ROC 13 VthrComp = 102
[10:38:49.516] <TB3>     INFO: ROC 14 VthrComp = 98
[10:38:49.516] <TB3>     INFO: ROC 15 VthrComp = 99
[10:38:49.516] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[10:38:49.517] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:38:49.529] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:38:49.529] <TB3>     INFO:     run 1 of 1
[10:38:49.529] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:38:49.873] <TB3>     INFO: Expecting 5025280 events.
[10:39:25.766] <TB3>     INFO: 883936 events read in total (35174ms).
[10:40:00.993] <TB3>     INFO: 1765808 events read in total (70401ms).
[10:40:36.247] <TB3>     INFO: 2646576 events read in total (105655ms).
[10:41:11.572] <TB3>     INFO: 3518824 events read in total (140980ms).
[10:41:46.883] <TB3>     INFO: 4388024 events read in total (176291ms).
[10:42:13.075] <TB3>     INFO: 5025280 events read in total (202483ms).
[10:42:13.165] <TB3>     INFO: Test took 203636ms.
[10:42:13.371] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:42:13.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:42:15.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:42:17.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:42:19.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:42:20.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:42:22.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:42:24.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:42:26.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:42:28.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:42:29.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:42:31.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:42:33.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:42:35.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:42:36.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:42:38.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:42:40.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:42:41.709] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312614912
[10:42:41.713] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.2714 for pixel 1/79 mean/min/max = 45.0998/31.8294/58.3702
[10:42:41.714] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.5427 for pixel 6/78 mean/min/max = 44.5346/32.3884/56.6807
[10:42:41.715] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.0576 for pixel 0/7 mean/min/max = 44.575/33.8289/55.321
[10:42:41.715] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.8352 for pixel 17/42 mean/min/max = 44.4096/31.9532/56.8661
[10:42:41.716] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.8556 for pixel 0/0 mean/min/max = 44.1952/33.455/54.9354
[10:42:41.716] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.3629 for pixel 3/8 mean/min/max = 44.5291/31.5342/57.5239
[10:42:41.717] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.3318 for pixel 3/14 mean/min/max = 46.0978/35.8477/56.3479
[10:42:41.717] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 53.2228 for pixel 12/0 mean/min/max = 42.7756/32.0631/53.488
[10:42:41.718] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.0399 for pixel 22/15 mean/min/max = 45.2407/35.2393/55.2421
[10:42:41.718] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.2894 for pixel 10/4 mean/min/max = 43.9376/32.478/55.3972
[10:42:41.719] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.304 for pixel 10/51 mean/min/max = 46.4693/33.3864/59.5523
[10:42:41.719] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.3543 for pixel 3/17 mean/min/max = 45.034/31.6651/58.4029
[10:42:41.720] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.6318 for pixel 25/79 mean/min/max = 46.7161/33.5234/59.9087
[10:42:41.720] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.6833 for pixel 11/48 mean/min/max = 44.1006/31.4498/56.7515
[10:42:41.721] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.3038 for pixel 6/58 mean/min/max = 45.2927/31.2083/59.3771
[10:42:41.721] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.2672 for pixel 0/2 mean/min/max = 46.1213/31.9597/60.2829
[10:42:41.722] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:42:41.855] <TB3>     INFO: Expecting 411648 events.
[10:42:49.606] <TB3>     INFO: 411648 events read in total (7032ms).
[10:42:49.613] <TB3>     INFO: Expecting 411648 events.
[10:42:57.200] <TB3>     INFO: 411648 events read in total (6927ms).
[10:42:57.209] <TB3>     INFO: Expecting 411648 events.
[10:43:04.887] <TB3>     INFO: 411648 events read in total (7014ms).
[10:43:04.899] <TB3>     INFO: Expecting 411648 events.
[10:43:12.575] <TB3>     INFO: 411648 events read in total (7017ms).
[10:43:12.589] <TB3>     INFO: Expecting 411648 events.
[10:43:20.239] <TB3>     INFO: 411648 events read in total (6991ms).
[10:43:20.256] <TB3>     INFO: Expecting 411648 events.
[10:43:27.946] <TB3>     INFO: 411648 events read in total (7038ms).
[10:43:27.965] <TB3>     INFO: Expecting 411648 events.
[10:43:35.589] <TB3>     INFO: 411648 events read in total (6974ms).
[10:43:35.613] <TB3>     INFO: Expecting 411648 events.
[10:43:43.348] <TB3>     INFO: 411648 events read in total (7091ms).
[10:43:43.373] <TB3>     INFO: Expecting 411648 events.
[10:43:51.442] <TB3>     INFO: 411648 events read in total (7426ms).
[10:43:51.470] <TB3>     INFO: Expecting 411648 events.
[10:43:59.354] <TB3>     INFO: 411648 events read in total (7241ms).
[10:43:59.386] <TB3>     INFO: Expecting 411648 events.
[10:44:07.212] <TB3>     INFO: 411648 events read in total (7188ms).
[10:44:07.244] <TB3>     INFO: Expecting 411648 events.
[10:44:14.980] <TB3>     INFO: 411648 events read in total (7098ms).
[10:44:15.017] <TB3>     INFO: Expecting 411648 events.
[10:44:22.764] <TB3>     INFO: 411648 events read in total (7113ms).
[10:44:22.802] <TB3>     INFO: Expecting 411648 events.
[10:44:30.618] <TB3>     INFO: 411648 events read in total (7181ms).
[10:44:30.660] <TB3>     INFO: Expecting 411648 events.
[10:44:38.433] <TB3>     INFO: 411648 events read in total (7146ms).
[10:44:38.478] <TB3>     INFO: Expecting 411648 events.
[10:44:46.190] <TB3>     INFO: 411648 events read in total (7086ms).
[10:44:46.235] <TB3>     INFO: Test took 124513ms.
[10:44:46.754] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3374 < 35 for itrim+1 = 121; old thr = 34.668 ... break
[10:44:46.791] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5687 < 35 for itrim+1 = 93; old thr = 34.9509 ... break
[10:44:46.838] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0083 < 35 for itrim = 111; old thr = 34.3105 ... break
[10:44:46.876] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3159 < 35 for itrim+1 = 97; old thr = 34.7686 ... break
[10:44:46.918] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3725 < 35 for itrim+1 = 103; old thr = 34.7929 ... break
[10:44:46.955] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1033 < 35 for itrim = 106; old thr = 33.1312 ... break
[10:44:46.996] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1174 < 35 for itrim = 99; old thr = 34.2409 ... break
[10:44:47.048] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7821 < 35 for itrim+1 = 93; old thr = 34.6937 ... break
[10:44:47.100] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4129 < 35 for itrim+1 = 111; old thr = 34.7453 ... break
[10:44:47.154] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0602 < 35 for itrim = 116; old thr = 34.4497 ... break
[10:44:47.189] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2602 < 35 for itrim = 111; old thr = 33.5165 ... break
[10:44:47.226] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0375 < 35 for itrim+1 = 108; old thr = 34.5118 ... break
[10:44:47.260] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2338 < 35 for itrim = 108; old thr = 33.9058 ... break
[10:44:47.304] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1172 < 35 for itrim+1 = 115; old thr = 34.8989 ... break
[10:44:47.339] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1299 < 35 for itrim = 113; old thr = 34.4411 ... break
[10:44:47.368] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2413 < 35 for itrim+1 = 103; old thr = 34.8929 ... break
[10:44:47.444] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[10:44:47.454] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:44:47.454] <TB3>     INFO:     run 1 of 1
[10:44:47.454] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:44:47.798] <TB3>     INFO: Expecting 5025280 events.
[10:45:25.323] <TB3>     INFO: 871112 events read in total (36810ms).
[10:46:00.635] <TB3>     INFO: 1740128 events read in total (72122ms).
[10:46:35.787] <TB3>     INFO: 2608360 events read in total (107274ms).
[10:47:10.971] <TB3>     INFO: 3466384 events read in total (142458ms).
[10:47:46.165] <TB3>     INFO: 4319688 events read in total (177652ms).
[10:48:20.124] <TB3>     INFO: 5025280 events read in total (211611ms).
[10:48:20.211] <TB3>     INFO: Test took 212758ms.
[10:48:20.431] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:20.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:48:22.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:48:24.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:48:25.685] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:48:27.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:48:29.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:48:31.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:48:32.729] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:48:34.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:48:35.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:48:37.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:48:38.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:48:40.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:48:42.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:48:43.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:48:45.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:48:47.046] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245133312
[10:48:47.048] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.519904 .. 50.476549
[10:48:47.124] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 60 (-1/-1) hits flags = 528 (plus default)
[10:48:47.134] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:48:47.134] <TB3>     INFO:     run 1 of 1
[10:48:47.134] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:48:47.481] <TB3>     INFO: Expecting 1963520 events.
[10:49:29.481] <TB3>     INFO: 1149224 events read in total (41285ms).
[10:50:00.445] <TB3>     INFO: 1963520 events read in total (72249ms).
[10:50:00.471] <TB3>     INFO: Test took 73337ms.
[10:50:00.517] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:50:00.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:50:01.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:50:02.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:50:03.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:50:04.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:50:05.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:50:06.741] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:50:07.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:50:08.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:50:09.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:50:10.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:50:11.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:50:12.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:50:13.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:50:14.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:50:15.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:50:16.923] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238059520
[10:50:16.003] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.159238 .. 45.360780
[10:50:17.079] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[10:50:17.090] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:50:17.090] <TB3>     INFO:     run 1 of 1
[10:50:17.090] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:50:17.433] <TB3>     INFO: Expecting 1630720 events.
[10:50:59.118] <TB3>     INFO: 1150392 events read in total (40970ms).
[10:51:17.451] <TB3>     INFO: 1630720 events read in total (59303ms).
[10:51:17.469] <TB3>     INFO: Test took 60379ms.
[10:51:17.513] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:17.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:51:18.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:51:19.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:51:20.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:51:21.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:51:22.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:51:23.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:51:25.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:51:26.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:51:27.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:51:28.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:51:29.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:51:30.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:51:31.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:51:32.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:51:33.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:51:34.041] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299589632
[10:51:34.122] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.446223 .. 41.909736
[10:51:34.199] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[10:51:34.210] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:51:34.211] <TB3>     INFO:     run 1 of 1
[10:51:34.211] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:51:34.558] <TB3>     INFO: Expecting 1331200 events.
[10:52:16.196] <TB3>     INFO: 1157688 events read in total (40923ms).
[10:52:22.982] <TB3>     INFO: 1331200 events read in total (47709ms).
[10:52:23.004] <TB3>     INFO: Test took 48794ms.
[10:52:23.041] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:23.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:52:24.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:52:25.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:52:26.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:52:27.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:52:28.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:52:29.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:52:30.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:52:31.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:52:32.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:52:33.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:52:34.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:52:35.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:52:36.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:52:37.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:52:38.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:52:39.740] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267440128
[10:52:39.821] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.703211 .. 41.709094
[10:52:39.898] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[10:52:39.909] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:52:39.909] <TB3>     INFO:     run 1 of 1
[10:52:39.910] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:52:40.252] <TB3>     INFO: Expecting 1264640 events.
[10:53:21.641] <TB3>     INFO: 1138656 events read in total (40674ms).
[10:53:26.386] <TB3>     INFO: 1264640 events read in total (45419ms).
[10:53:26.400] <TB3>     INFO: Test took 46490ms.
[10:53:26.432] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:53:26.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:53:27.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:53:28.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:53:29.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:53:30.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:53:31.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:53:32.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:53:33.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:53:34.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:53:35.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:53:36.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:53:37.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:53:38.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:53:39.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:53:40.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:53:40.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:53:41.930] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238874624
[10:53:42.012] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[10:53:42.012] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[10:53:42.023] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:53:42.023] <TB3>     INFO:     run 1 of 1
[10:53:42.023] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:53:42.373] <TB3>     INFO: Expecting 1364480 events.
[10:54:22.724] <TB3>     INFO: 1075408 events read in total (39636ms).
[10:54:33.517] <TB3>     INFO: 1364480 events read in total (50429ms).
[10:54:33.530] <TB3>     INFO: Test took 51507ms.
[10:54:33.568] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:33.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:54:34.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:54:35.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:54:36.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:54:37.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:54:38.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:54:39.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:54:40.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:54:41.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:54:42.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:54:43.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:54:44.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:54:45.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:54:46.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:54:47.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:54:48.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:54:49.590] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238878720
[10:54:49.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C0.dat
[10:54:49.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C1.dat
[10:54:49.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C2.dat
[10:54:49.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C3.dat
[10:54:49.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C4.dat
[10:54:49.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C5.dat
[10:54:49.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C6.dat
[10:54:49.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C7.dat
[10:54:49.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C8.dat
[10:54:49.636] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C9.dat
[10:54:49.637] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C10.dat
[10:54:49.637] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C11.dat
[10:54:49.637] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C12.dat
[10:54:49.637] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C13.dat
[10:54:49.637] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C14.dat
[10:54:49.637] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C15.dat
[10:54:49.637] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C0.dat
[10:54:49.644] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C1.dat
[10:54:49.652] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C2.dat
[10:54:49.659] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C3.dat
[10:54:49.666] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C4.dat
[10:54:49.673] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C5.dat
[10:54:49.681] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C6.dat
[10:54:49.688] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C7.dat
[10:54:49.695] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C8.dat
[10:54:49.702] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C9.dat
[10:54:49.709] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C10.dat
[10:54:49.716] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C11.dat
[10:54:49.723] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C12.dat
[10:54:49.731] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C13.dat
[10:54:49.738] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C14.dat
[10:54:49.745] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C15.dat
[10:54:49.752] <TB3>     INFO: PixTestTrim::trimTest() done
[10:54:49.752] <TB3>     INFO: vtrim:     121  93 111  97 103 106  99  93 111 116 111 108 108 115 113 103 
[10:54:49.752] <TB3>     INFO: vthrcomp:   99  87  90 101  89  96  76  85  79 101  88  99 109 102  98  99 
[10:54:49.752] <TB3>     INFO: vcal mean:  34.99  34.98  34.99  34.96  35.01  34.96  35.01  34.98  34.98  34.98  34.96  34.95  34.98  35.00  34.98  34.99 
[10:54:49.752] <TB3>     INFO: vcal RMS:    0.86   0.81   0.73   0.82   0.76   0.83   0.74   0.75   0.77   0.79   0.82   0.86   0.82   0.82   0.91   0.84 
[10:54:49.752] <TB3>     INFO: bits mean:   9.18   9.76   9.39   9.94   9.62  10.02   8.74  10.39   9.58  10.01   9.24   9.93   9.00  10.31   9.89   8.89 
[10:54:49.752] <TB3>     INFO: bits RMS:    2.93   2.67   2.56   2.58   2.54   2.60   2.42   2.45   2.26   2.55   2.55   2.62   2.64   2.45   2.61   2.91 
[10:54:49.762] <TB3>     INFO:    ----------------------------------------------------------------------
[10:54:49.762] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[10:54:49.762] <TB3>     INFO:    ----------------------------------------------------------------------
[10:54:49.767] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[10:54:49.767] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[10:54:49.778] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:54:49.778] <TB3>     INFO:     run 1 of 1
[10:54:49.778] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:54:50.127] <TB3>     INFO: Expecting 4160000 events.
[10:55:35.741] <TB3>     INFO: 1109240 events read in total (44899ms).
[10:56:20.902] <TB3>     INFO: 2207650 events read in total (90060ms).
[10:57:05.722] <TB3>     INFO: 3294030 events read in total (134881ms).
[10:57:41.294] <TB3>     INFO: 4160000 events read in total (170452ms).
[10:57:41.359] <TB3>     INFO: Test took 171582ms.
[10:57:41.494] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:57:41.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:57:43.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:57:45.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:57:47.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:57:49.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:57:51.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:57:53.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:57:55.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:57:57.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:57:59.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:58:00.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:58:02.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:58:04.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:58:07.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:58:08.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:58:10.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:58:12.798] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304713728
[10:58:12.799] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[10:58:12.873] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[10:58:12.873] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[10:58:12.884] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:58:12.884] <TB3>     INFO:     run 1 of 1
[10:58:12.884] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:58:13.227] <TB3>     INFO: Expecting 3556800 events.
[10:59:00.008] <TB3>     INFO: 1149820 events read in total (46066ms).
[10:59:45.715] <TB3>     INFO: 2283725 events read in total (91774ms).
[11:00:31.486] <TB3>     INFO: 3409175 events read in total (137544ms).
[11:00:37.757] <TB3>     INFO: 3556800 events read in total (143815ms).
[11:00:37.809] <TB3>     INFO: Test took 144926ms.
[11:00:37.915] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:00:38.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:00:39.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:00:41.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:00:43.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:00:44.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:00:46.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:00:48.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:00:50.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:00:52.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:00:53.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:00:55.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:00:57.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:00:59.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:01:00.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:01:02.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:01:04.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:01:05.921] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298246144
[11:01:05.922] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:01:05.997] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:01:05.997] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 174 (-1/-1) hits flags = 528 (plus default)
[11:01:06.011] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:01:06.011] <TB3>     INFO:     run 1 of 1
[11:01:06.011] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:01:06.358] <TB3>     INFO: Expecting 3640000 events.
[11:01:52.969] <TB3>     INFO: 1136665 events read in total (45896ms).
[11:02:38.837] <TB3>     INFO: 2258865 events read in total (91764ms).
[11:03:24.557] <TB3>     INFO: 3371450 events read in total (137485ms).
[11:03:36.151] <TB3>     INFO: 3640000 events read in total (149078ms).
[11:03:36.203] <TB3>     INFO: Test took 150193ms.
[11:03:36.352] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:03:36.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:03:38.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:03:40.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:03:42.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:03:44.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:03:46.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:03:48.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:03:50.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:03:52.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:03:53.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:03:55.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:03:57.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:03:59.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:04:01.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:04:02.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:04:04.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:04:06.478] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272228352
[11:04:06.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:04:06.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:04:06.553] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[11:04:06.564] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:04:06.564] <TB3>     INFO:     run 1 of 1
[11:04:06.565] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:04:06.911] <TB3>     INFO: Expecting 3307200 events.
[11:04:54.871] <TB3>     INFO: 1194680 events read in total (47245ms).
[11:05:43.295] <TB3>     INFO: 2368455 events read in total (95669ms).
[11:06:21.420] <TB3>     INFO: 3307200 events read in total (133795ms).
[11:06:21.488] <TB3>     INFO: Test took 134924ms.
[11:06:21.594] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:06:21.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:06:23.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:06:25.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:06:27.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:06:28.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:06:30.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:06:32.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:06:33.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:06:35.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:06:37.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:06:38.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:06:40.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:06:42.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:06:43.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:06:45.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:06:47.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:06:48.748] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289198080
[11:06:48.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[11:06:48.823] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[11:06:48.823] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[11:06:48.836] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:06:48.837] <TB3>     INFO:     run 1 of 1
[11:06:48.837] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:06:49.181] <TB3>     INFO: Expecting 3307200 events.
[11:07:37.013] <TB3>     INFO: 1193920 events read in total (47114ms).
[11:08:23.744] <TB3>     INFO: 2366965 events read in total (93845ms).
[11:09:01.210] <TB3>     INFO: 3307200 events read in total (131311ms).
[11:09:01.262] <TB3>     INFO: Test took 132426ms.
[11:09:01.355] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:09:01.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:09:03.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:09:05.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:09:06.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:09:08.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:09:10.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:09:11.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:09:13.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:09:15.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:09:16.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:09:18.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:09:20.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:09:21.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:09:23.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:09:25.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:09:26.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:09:28.303] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238960640
[11:09:28.304] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 6.9485, thr difference RMS: 1.69553
[11:09:28.304] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.19079, thr difference RMS: 1.45653
[11:09:28.304] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.97924, thr difference RMS: 1.27125
[11:09:28.305] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.43993, thr difference RMS: 1.85659
[11:09:28.305] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.35759, thr difference RMS: 1.32409
[11:09:28.305] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.56603, thr difference RMS: 1.60841
[11:09:28.305] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.80426, thr difference RMS: 1.34122
[11:09:28.306] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.07855, thr difference RMS: 1.31868
[11:09:28.306] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.22555, thr difference RMS: 1.38934
[11:09:28.306] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 6.96819, thr difference RMS: 1.59244
[11:09:28.306] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.75024, thr difference RMS: 1.43467
[11:09:28.306] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.73192, thr difference RMS: 1.40888
[11:09:28.307] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.5558, thr difference RMS: 1.17908
[11:09:28.307] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.83013, thr difference RMS: 1.46538
[11:09:28.307] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.88259, thr difference RMS: 1.58476
[11:09:28.307] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.55382, thr difference RMS: 1.38962
[11:09:28.308] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 6.85066, thr difference RMS: 1.65783
[11:09:28.308] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.19335, thr difference RMS: 1.43504
[11:09:28.308] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.94263, thr difference RMS: 1.28378
[11:09:28.308] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.53874, thr difference RMS: 1.89005
[11:09:28.308] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.28532, thr difference RMS: 1.30578
[11:09:28.309] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.61299, thr difference RMS: 1.59187
[11:09:28.309] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.83975, thr difference RMS: 1.33126
[11:09:28.309] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.17441, thr difference RMS: 1.30235
[11:09:28.309] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.22885, thr difference RMS: 1.36387
[11:09:28.310] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 6.93793, thr difference RMS: 1.60279
[11:09:28.310] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.75052, thr difference RMS: 1.43341
[11:09:28.310] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.6327, thr difference RMS: 1.40923
[11:09:28.310] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.6423, thr difference RMS: 1.17764
[11:09:28.310] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.72501, thr difference RMS: 1.463
[11:09:28.311] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.91698, thr difference RMS: 1.60961
[11:09:28.311] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.47376, thr difference RMS: 1.39508
[11:09:28.311] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 6.8586, thr difference RMS: 1.6855
[11:09:28.311] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.22133, thr difference RMS: 1.43779
[11:09:28.311] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.9402, thr difference RMS: 1.2845
[11:09:28.312] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.73132, thr difference RMS: 1.9338
[11:09:28.312] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.25688, thr difference RMS: 1.30967
[11:09:28.312] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.76694, thr difference RMS: 1.60924
[11:09:28.312] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.00173, thr difference RMS: 1.34547
[11:09:28.313] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.3256, thr difference RMS: 1.26661
[11:09:28.313] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.25863, thr difference RMS: 1.39536
[11:09:28.313] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 6.9722, thr difference RMS: 1.56146
[11:09:28.313] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.79708, thr difference RMS: 1.42868
[11:09:28.313] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.57973, thr difference RMS: 1.41739
[11:09:28.314] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.8397, thr difference RMS: 1.16355
[11:09:28.314] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.75795, thr difference RMS: 1.43676
[11:09:28.314] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.06857, thr difference RMS: 1.62697
[11:09:28.314] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.56739, thr difference RMS: 1.376
[11:09:28.315] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 6.83921, thr difference RMS: 1.67013
[11:09:28.315] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.37519, thr difference RMS: 1.42417
[11:09:28.315] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.01719, thr difference RMS: 1.27723
[11:09:28.315] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.91025, thr difference RMS: 1.94311
[11:09:28.315] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.32292, thr difference RMS: 1.30625
[11:09:28.316] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.89616, thr difference RMS: 1.58975
[11:09:28.316] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.19365, thr difference RMS: 1.36138
[11:09:28.316] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.44102, thr difference RMS: 1.2732
[11:09:28.316] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.36214, thr difference RMS: 1.39802
[11:09:28.317] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 6.99638, thr difference RMS: 1.58863
[11:09:28.317] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.85904, thr difference RMS: 1.42706
[11:09:28.317] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.51026, thr difference RMS: 1.40952
[11:09:28.317] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 11.0043, thr difference RMS: 1.16337
[11:09:28.318] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.705, thr difference RMS: 1.45023
[11:09:28.318] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.08313, thr difference RMS: 1.64919
[11:09:28.318] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.57753, thr difference RMS: 1.39779
[11:09:28.422] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[11:09:28.425] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2028 seconds
[11:09:28.425] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[11:09:29.149] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[11:09:29.149] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[11:09:29.151] <TB3>     INFO: ######################################################################
[11:09:29.151] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[11:09:29.152] <TB3>     INFO: ######################################################################
[11:09:29.152] <TB3>     INFO:    ----------------------------------------------------------------------
[11:09:29.152] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[11:09:29.152] <TB3>     INFO:    ----------------------------------------------------------------------
[11:09:29.152] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[11:09:29.165] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[11:09:29.165] <TB3>     INFO:     run 1 of 1
[11:09:29.165] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:09:29.508] <TB3>     INFO: Expecting 59072000 events.
[11:09:58.544] <TB3>     INFO: 1073000 events read in total (28321ms).
[11:10:26.863] <TB3>     INFO: 2141200 events read in total (56640ms).
[11:10:55.165] <TB3>     INFO: 3210600 events read in total (84942ms).
[11:11:23.450] <TB3>     INFO: 4282600 events read in total (113227ms).
[11:11:51.778] <TB3>     INFO: 5351000 events read in total (141555ms).
[11:12:20.254] <TB3>     INFO: 6422000 events read in total (170031ms).
[11:12:48.665] <TB3>     INFO: 7493000 events read in total (198442ms).
[11:13:16.964] <TB3>     INFO: 8561400 events read in total (226741ms).
[11:13:45.368] <TB3>     INFO: 9632400 events read in total (255145ms).
[11:14:13.757] <TB3>     INFO: 10702400 events read in total (283534ms).
[11:14:42.082] <TB3>     INFO: 11770600 events read in total (311859ms).
[11:15:10.399] <TB3>     INFO: 12843000 events read in total (340176ms).
[11:15:38.781] <TB3>     INFO: 13912400 events read in total (368558ms).
[11:16:08.932] <TB3>     INFO: 14981000 events read in total (398709ms).
[11:16:37.487] <TB3>     INFO: 16053200 events read in total (427264ms).
[11:17:05.914] <TB3>     INFO: 17121400 events read in total (455691ms).
[11:17:34.243] <TB3>     INFO: 18189600 events read in total (484020ms).
[11:18:02.690] <TB3>     INFO: 19262000 events read in total (512467ms).
[11:18:31.170] <TB3>     INFO: 20331200 events read in total (540947ms).
[11:18:59.520] <TB3>     INFO: 21400400 events read in total (569297ms).
[11:19:27.869] <TB3>     INFO: 22472600 events read in total (597646ms).
[11:19:56.286] <TB3>     INFO: 23541200 events read in total (626063ms).
[11:20:24.793] <TB3>     INFO: 24611400 events read in total (654570ms).
[11:20:53.960] <TB3>     INFO: 25682800 events read in total (683737ms).
[11:21:22.412] <TB3>     INFO: 26751400 events read in total (712189ms).
[11:21:50.690] <TB3>     INFO: 27822600 events read in total (740467ms).
[11:22:19.053] <TB3>     INFO: 28892600 events read in total (768830ms).
[11:22:47.344] <TB3>     INFO: 29961000 events read in total (797121ms).
[11:23:15.857] <TB3>     INFO: 31033200 events read in total (825634ms).
[11:23:44.296] <TB3>     INFO: 32102000 events read in total (854073ms).
[11:24:12.762] <TB3>     INFO: 33170600 events read in total (882539ms).
[11:24:41.332] <TB3>     INFO: 34242600 events read in total (911109ms).
[11:25:09.711] <TB3>     INFO: 35311800 events read in total (939488ms).
[11:25:38.137] <TB3>     INFO: 36380000 events read in total (967914ms).
[11:26:06.793] <TB3>     INFO: 37451600 events read in total (996570ms).
[11:26:36.047] <TB3>     INFO: 38520600 events read in total (1025824ms).
[11:27:04.472] <TB3>     INFO: 39589200 events read in total (1054249ms).
[11:27:32.906] <TB3>     INFO: 40661000 events read in total (1082683ms).
[11:28:01.359] <TB3>     INFO: 41729800 events read in total (1111136ms).
[11:28:29.794] <TB3>     INFO: 42797800 events read in total (1139571ms).
[11:28:58.813] <TB3>     INFO: 43868000 events read in total (1168590ms).
[11:29:27.737] <TB3>     INFO: 44938000 events read in total (1197514ms).
[11:29:56.392] <TB3>     INFO: 46006200 events read in total (1226169ms).
[11:30:25.077] <TB3>     INFO: 47075400 events read in total (1254854ms).
[11:30:54.103] <TB3>     INFO: 48146200 events read in total (1283880ms).
[11:31:23.368] <TB3>     INFO: 49213800 events read in total (1313145ms).
[11:31:52.061] <TB3>     INFO: 50281800 events read in total (1341838ms).
[11:32:20.816] <TB3>     INFO: 51353800 events read in total (1370593ms).
[11:32:49.754] <TB3>     INFO: 52422200 events read in total (1399531ms).
[11:33:18.609] <TB3>     INFO: 53490200 events read in total (1428386ms).
[11:33:47.819] <TB3>     INFO: 54561200 events read in total (1457596ms).
[11:34:19.946] <TB3>     INFO: 55630400 events read in total (1489723ms).
[11:34:51.419] <TB3>     INFO: 56698400 events read in total (1521196ms).
[11:35:22.083] <TB3>     INFO: 57767200 events read in total (1551860ms).
[11:35:52.512] <TB3>     INFO: 58838600 events read in total (1582289ms).
[11:36:00.160] <TB3>     INFO: 59072000 events read in total (1589937ms).
[11:36:00.192] <TB3>     INFO: Test took 1591027ms.
[11:36:00.310] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:00.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:36:00.460] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:01.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:36:01.791] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:03.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:36:03.002] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:05.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:36:05.525] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:07.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:36:07.561] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:09.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:36:09.531] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:10.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:36:10.942] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:12.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:36:12.111] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:13.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:36:13.308] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:14.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:36:14.590] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:15.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:36:15.866] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:17.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:36:17.085] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:18.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:36:18.248] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:19.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:36:19.433] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:20.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:36:20.624] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:21.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:36:21.803] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:22.985] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 452947968
[11:36:23.014] <TB3>     INFO: PixTestScurves::scurves() done 
[11:36:23.014] <TB3>     INFO: Vcal mean:  35.13  35.13  35.06  35.04  35.09  35.07  35.08  35.06  35.14  35.07  35.06  35.17  35.11  35.10  35.05  35.12 
[11:36:23.014] <TB3>     INFO: Vcal RMS:    0.72   0.68   0.60   0.68   0.63   0.71   0.60   0.61   0.64   0.68   0.68   0.74   0.71   0.72   0.78   0.70 
[11:36:23.014] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[11:36:23.088] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[11:36:23.088] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[11:36:23.088] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[11:36:23.088] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[11:36:23.088] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[11:36:23.088] <TB3>     INFO: ######################################################################
[11:36:23.088] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[11:36:23.088] <TB3>     INFO: ######################################################################
[11:36:23.091] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:36:23.441] <TB3>     INFO: Expecting 41600 events.
[11:36:27.560] <TB3>     INFO: 41600 events read in total (3400ms).
[11:36:27.561] <TB3>     INFO: Test took 4470ms.
[11:36:27.569] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:27.569] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:36:27.569] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:36:27.577] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[11:36:27.577] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[11:36:27.577] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[11:36:27.577] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[11:36:27.917] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:36:28.262] <TB3>     INFO: Expecting 41600 events.
[11:36:32.380] <TB3>     INFO: 41600 events read in total (3404ms).
[11:36:32.381] <TB3>     INFO: Test took 4464ms.
[11:36:32.389] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:32.389] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[11:36:32.389] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[11:36:32.393] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.989
[11:36:32.393] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.576
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.627
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 179
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.176
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 193
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.699
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.752
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 195
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.985
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 179
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.854
[11:36:32.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 178
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.89
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 185
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.373
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.913
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.918
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.376
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 184
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.648
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 188
[11:36:32.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.597
[11:36:32.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 176
[11:36:32.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.829
[11:36:32.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[11:36:32.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[11:36:32.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[11:36:32.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[11:36:32.485] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:36:32.833] <TB3>     INFO: Expecting 41600 events.
[11:36:36.997] <TB3>     INFO: 41600 events read in total (3449ms).
[11:36:36.997] <TB3>     INFO: Test took 4512ms.
[11:36:37.006] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:37.006] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[11:36:37.006] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[11:36:37.010] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[11:36:37.011] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 65minph_roc = 6
[11:36:37.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0738
[11:36:37.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 82
[11:36:37.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.2042
[11:36:37.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 91
[11:36:37.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.152
[11:36:37.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 78
[11:36:37.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.2692
[11:36:37.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,12] phvalue 85
[11:36:37.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7664
[11:36:37.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,49] phvalue 79
[11:36:37.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.1938
[11:36:37.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 94
[11:36:37.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3577
[11:36:37.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [22 ,13] phvalue 69
[11:36:37.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1414
[11:36:37.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 79
[11:36:37.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.5296
[11:36:37.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 85
[11:36:37.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.6519
[11:36:37.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 84
[11:36:37.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0159
[11:36:37.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 87
[11:36:37.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8558
[11:36:37.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 68
[11:36:37.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1781
[11:36:37.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[11:36:37.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.1251
[11:36:37.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 89
[11:36:37.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7963
[11:36:37.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[11:36:37.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.018
[11:36:37.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 77
[11:36:37.016] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 0 0
[11:36:37.425] <TB3>     INFO: Expecting 2560 events.
[11:36:38.386] <TB3>     INFO: 2560 events read in total (246ms).
[11:36:38.386] <TB3>     INFO: Test took 1370ms.
[11:36:38.386] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:38.386] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 1 1
[11:36:38.896] <TB3>     INFO: Expecting 2560 events.
[11:36:39.855] <TB3>     INFO: 2560 events read in total (244ms).
[11:36:39.856] <TB3>     INFO: Test took 1470ms.
[11:36:39.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:39.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 2 2
[11:36:40.369] <TB3>     INFO: Expecting 2560 events.
[11:36:41.327] <TB3>     INFO: 2560 events read in total (243ms).
[11:36:41.328] <TB3>     INFO: Test took 1472ms.
[11:36:41.328] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:41.328] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 12, 3 3
[11:36:41.838] <TB3>     INFO: Expecting 2560 events.
[11:36:42.794] <TB3>     INFO: 2560 events read in total (242ms).
[11:36:42.794] <TB3>     INFO: Test took 1466ms.
[11:36:42.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:42.795] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 49, 4 4
[11:36:43.305] <TB3>     INFO: Expecting 2560 events.
[11:36:44.264] <TB3>     INFO: 2560 events read in total (244ms).
[11:36:44.264] <TB3>     INFO: Test took 1469ms.
[11:36:44.264] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:44.265] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 5 5
[11:36:44.774] <TB3>     INFO: Expecting 2560 events.
[11:36:45.733] <TB3>     INFO: 2560 events read in total (244ms).
[11:36:45.733] <TB3>     INFO: Test took 1468ms.
[11:36:45.733] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:45.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 22, 13, 6 6
[11:36:46.242] <TB3>     INFO: Expecting 2560 events.
[11:36:47.203] <TB3>     INFO: 2560 events read in total (246ms).
[11:36:47.203] <TB3>     INFO: Test took 1469ms.
[11:36:47.203] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:47.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 7 7
[11:36:47.711] <TB3>     INFO: Expecting 2560 events.
[11:36:48.672] <TB3>     INFO: 2560 events read in total (246ms).
[11:36:48.672] <TB3>     INFO: Test took 1468ms.
[11:36:48.672] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:48.672] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[11:36:49.179] <TB3>     INFO: Expecting 2560 events.
[11:36:50.139] <TB3>     INFO: 2560 events read in total (245ms).
[11:36:50.139] <TB3>     INFO: Test took 1467ms.
[11:36:50.139] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:50.139] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 9 9
[11:36:50.646] <TB3>     INFO: Expecting 2560 events.
[11:36:51.605] <TB3>     INFO: 2560 events read in total (244ms).
[11:36:51.605] <TB3>     INFO: Test took 1466ms.
[11:36:51.605] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:51.605] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 10 10
[11:36:52.114] <TB3>     INFO: Expecting 2560 events.
[11:36:53.075] <TB3>     INFO: 2560 events read in total (246ms).
[11:36:53.075] <TB3>     INFO: Test took 1469ms.
[11:36:53.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:53.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[11:36:53.583] <TB3>     INFO: Expecting 2560 events.
[11:36:54.542] <TB3>     INFO: 2560 events read in total (244ms).
[11:36:54.542] <TB3>     INFO: Test took 1467ms.
[11:36:54.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:54.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 12 12
[11:36:55.050] <TB3>     INFO: Expecting 2560 events.
[11:36:56.009] <TB3>     INFO: 2560 events read in total (244ms).
[11:36:56.009] <TB3>     INFO: Test took 1467ms.
[11:36:56.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:56.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 13 13
[11:36:56.517] <TB3>     INFO: Expecting 2560 events.
[11:36:57.477] <TB3>     INFO: 2560 events read in total (245ms).
[11:36:57.477] <TB3>     INFO: Test took 1468ms.
[11:36:57.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:57.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 14 14
[11:36:57.985] <TB3>     INFO: Expecting 2560 events.
[11:36:58.944] <TB3>     INFO: 2560 events read in total (245ms).
[11:36:58.944] <TB3>     INFO: Test took 1467ms.
[11:36:58.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:58.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[11:36:59.452] <TB3>     INFO: Expecting 2560 events.
[11:37:00.411] <TB3>     INFO: 2560 events read in total (244ms).
[11:37:00.411] <TB3>     INFO: Test took 1466ms.
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[11:37:00.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[11:37:00.416] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:37:00.923] <TB3>     INFO: Expecting 655360 events.
[11:37:13.571] <TB3>     INFO: 655360 events read in total (11933ms).
[11:37:13.582] <TB3>     INFO: Expecting 655360 events.
[11:37:25.385] <TB3>     INFO: 655360 events read in total (11239ms).
[11:37:25.400] <TB3>     INFO: Expecting 655360 events.
[11:37:37.170] <TB3>     INFO: 655360 events read in total (11204ms).
[11:37:37.190] <TB3>     INFO: Expecting 655360 events.
[11:37:48.923] <TB3>     INFO: 655360 events read in total (11171ms).
[11:37:48.946] <TB3>     INFO: Expecting 655360 events.
[11:38:00.684] <TB3>     INFO: 655360 events read in total (11180ms).
[11:38:00.712] <TB3>     INFO: Expecting 655360 events.
[11:38:12.454] <TB3>     INFO: 655360 events read in total (11188ms).
[11:38:12.486] <TB3>     INFO: Expecting 655360 events.
[11:38:24.245] <TB3>     INFO: 655360 events read in total (11206ms).
[11:38:24.282] <TB3>     INFO: Expecting 655360 events.
[11:38:36.021] <TB3>     INFO: 655360 events read in total (11195ms).
[11:38:36.062] <TB3>     INFO: Expecting 655360 events.
[11:38:48.532] <TB3>     INFO: 655360 events read in total (11926ms).
[11:38:48.577] <TB3>     INFO: Expecting 655360 events.
[11:39:00.585] <TB3>     INFO: 655360 events read in total (11473ms).
[11:39:00.635] <TB3>     INFO: Expecting 655360 events.
[11:39:12.500] <TB3>     INFO: 655360 events read in total (11338ms).
[11:39:12.552] <TB3>     INFO: Expecting 655360 events.
[11:39:24.475] <TB3>     INFO: 655360 events read in total (11393ms).
[11:39:24.533] <TB3>     INFO: Expecting 655360 events.
[11:39:36.387] <TB3>     INFO: 655360 events read in total (11328ms).
[11:39:36.448] <TB3>     INFO: Expecting 655360 events.
[11:39:48.319] <TB3>     INFO: 655360 events read in total (11344ms).
[11:39:48.385] <TB3>     INFO: Expecting 655360 events.
[11:40:00.189] <TB3>     INFO: 655360 events read in total (11275ms).
[11:40:00.265] <TB3>     INFO: Expecting 655360 events.
[11:40:12.086] <TB3>     INFO: 655360 events read in total (11294ms).
[11:40:12.161] <TB3>     INFO: Test took 191745ms.
[11:40:12.258] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:40:12.563] <TB3>     INFO: Expecting 655360 events.
[11:40:24.525] <TB3>     INFO: 655360 events read in total (11247ms).
[11:40:24.535] <TB3>     INFO: Expecting 655360 events.
[11:40:36.325] <TB3>     INFO: 655360 events read in total (11222ms).
[11:40:36.341] <TB3>     INFO: Expecting 655360 events.
[11:40:48.138] <TB3>     INFO: 655360 events read in total (11234ms).
[11:40:48.157] <TB3>     INFO: Expecting 655360 events.
[11:40:59.932] <TB3>     INFO: 655360 events read in total (11210ms).
[11:40:59.956] <TB3>     INFO: Expecting 655360 events.
[11:41:11.674] <TB3>     INFO: 655360 events read in total (11162ms).
[11:41:11.702] <TB3>     INFO: Expecting 655360 events.
[11:41:23.436] <TB3>     INFO: 655360 events read in total (11182ms).
[11:41:23.469] <TB3>     INFO: Expecting 655360 events.
[11:41:35.181] <TB3>     INFO: 655360 events read in total (11168ms).
[11:41:35.217] <TB3>     INFO: Expecting 655360 events.
[11:41:46.950] <TB3>     INFO: 655360 events read in total (11187ms).
[11:41:46.994] <TB3>     INFO: Expecting 655360 events.
[11:41:58.779] <TB3>     INFO: 655360 events read in total (11248ms).
[11:41:58.825] <TB3>     INFO: Expecting 655360 events.
[11:42:10.611] <TB3>     INFO: 655360 events read in total (11251ms).
[11:42:10.659] <TB3>     INFO: Expecting 655360 events.
[11:42:22.413] <TB3>     INFO: 655360 events read in total (11220ms).
[11:42:22.466] <TB3>     INFO: Expecting 655360 events.
[11:42:34.214] <TB3>     INFO: 655360 events read in total (11219ms).
[11:42:34.270] <TB3>     INFO: Expecting 655360 events.
[11:42:46.042] <TB3>     INFO: 655360 events read in total (11245ms).
[11:42:46.104] <TB3>     INFO: Expecting 655360 events.
[11:42:57.885] <TB3>     INFO: 655360 events read in total (11254ms).
[11:42:57.950] <TB3>     INFO: Expecting 655360 events.
[11:43:09.673] <TB3>     INFO: 655360 events read in total (11196ms).
[11:43:09.745] <TB3>     INFO: Expecting 655360 events.
[11:43:21.564] <TB3>     INFO: 655360 events read in total (11292ms).
[11:43:21.638] <TB3>     INFO: Test took 189380ms.
[11:43:21.815] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.816] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[11:43:21.816] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.816] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[11:43:21.816] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[11:43:21.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[11:43:21.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[11:43:21.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[11:43:21.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[11:43:21.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[11:43:21.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[11:43:21.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[11:43:21.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[11:43:21.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[11:43:21.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[11:43:21.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[11:43:21.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[11:43:21.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:21.823] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[11:43:21.823] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.831] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.839] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.847] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.855] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.862] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.870] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.877] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.884] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.892] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.899] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.906] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.914] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.921] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.928] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.936] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:21.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[11:43:21.973] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C0.dat
[11:43:21.974] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C1.dat
[11:43:21.974] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C2.dat
[11:43:21.974] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C3.dat
[11:43:21.974] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C4.dat
[11:43:21.974] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C5.dat
[11:43:21.974] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C6.dat
[11:43:21.974] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C7.dat
[11:43:21.974] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C8.dat
[11:43:21.975] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C9.dat
[11:43:21.975] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C10.dat
[11:43:21.975] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C11.dat
[11:43:21.975] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C12.dat
[11:43:21.975] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C13.dat
[11:43:21.975] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C14.dat
[11:43:21.975] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C15.dat
[11:43:22.324] <TB3>     INFO: Expecting 41600 events.
[11:43:26.195] <TB3>     INFO: 41600 events read in total (3156ms).
[11:43:26.195] <TB3>     INFO: Test took 4217ms.
[11:43:26.853] <TB3>     INFO: Expecting 41600 events.
[11:43:30.714] <TB3>     INFO: 41600 events read in total (3146ms).
[11:43:30.714] <TB3>     INFO: Test took 4210ms.
[11:43:31.374] <TB3>     INFO: Expecting 41600 events.
[11:43:35.244] <TB3>     INFO: 41600 events read in total (3155ms).
[11:43:35.244] <TB3>     INFO: Test took 4225ms.
[11:43:35.556] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:35.688] <TB3>     INFO: Expecting 2560 events.
[11:43:36.645] <TB3>     INFO: 2560 events read in total (242ms).
[11:43:36.646] <TB3>     INFO: Test took 1090ms.
[11:43:36.648] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:37.155] <TB3>     INFO: Expecting 2560 events.
[11:43:38.114] <TB3>     INFO: 2560 events read in total (244ms).
[11:43:38.116] <TB3>     INFO: Test took 1468ms.
[11:43:38.118] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:38.623] <TB3>     INFO: Expecting 2560 events.
[11:43:39.584] <TB3>     INFO: 2560 events read in total (246ms).
[11:43:39.584] <TB3>     INFO: Test took 1466ms.
[11:43:39.586] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:40.096] <TB3>     INFO: Expecting 2560 events.
[11:43:41.055] <TB3>     INFO: 2560 events read in total (244ms).
[11:43:41.055] <TB3>     INFO: Test took 1469ms.
[11:43:41.057] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:41.565] <TB3>     INFO: Expecting 2560 events.
[11:43:42.525] <TB3>     INFO: 2560 events read in total (245ms).
[11:43:42.525] <TB3>     INFO: Test took 1468ms.
[11:43:42.526] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:43.035] <TB3>     INFO: Expecting 2560 events.
[11:43:43.993] <TB3>     INFO: 2560 events read in total (243ms).
[11:43:43.993] <TB3>     INFO: Test took 1467ms.
[11:43:43.995] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:44.504] <TB3>     INFO: Expecting 2560 events.
[11:43:45.464] <TB3>     INFO: 2560 events read in total (244ms).
[11:43:45.464] <TB3>     INFO: Test took 1469ms.
[11:43:45.466] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:45.973] <TB3>     INFO: Expecting 2560 events.
[11:43:46.932] <TB3>     INFO: 2560 events read in total (244ms).
[11:43:46.933] <TB3>     INFO: Test took 1467ms.
[11:43:46.934] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:47.441] <TB3>     INFO: Expecting 2560 events.
[11:43:48.401] <TB3>     INFO: 2560 events read in total (245ms).
[11:43:48.401] <TB3>     INFO: Test took 1467ms.
[11:43:48.402] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:48.910] <TB3>     INFO: Expecting 2560 events.
[11:43:49.875] <TB3>     INFO: 2560 events read in total (250ms).
[11:43:49.875] <TB3>     INFO: Test took 1473ms.
[11:43:49.877] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:50.384] <TB3>     INFO: Expecting 2560 events.
[11:43:51.343] <TB3>     INFO: 2560 events read in total (245ms).
[11:43:51.344] <TB3>     INFO: Test took 1467ms.
[11:43:51.345] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:51.853] <TB3>     INFO: Expecting 2560 events.
[11:43:52.814] <TB3>     INFO: 2560 events read in total (245ms).
[11:43:52.815] <TB3>     INFO: Test took 1470ms.
[11:43:52.817] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:53.324] <TB3>     INFO: Expecting 2560 events.
[11:43:54.284] <TB3>     INFO: 2560 events read in total (245ms).
[11:43:54.284] <TB3>     INFO: Test took 1468ms.
[11:43:54.286] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:54.794] <TB3>     INFO: Expecting 2560 events.
[11:43:55.751] <TB3>     INFO: 2560 events read in total (242ms).
[11:43:55.752] <TB3>     INFO: Test took 1466ms.
[11:43:55.754] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:56.263] <TB3>     INFO: Expecting 2560 events.
[11:43:57.222] <TB3>     INFO: 2560 events read in total (244ms).
[11:43:57.222] <TB3>     INFO: Test took 1468ms.
[11:43:57.224] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:57.731] <TB3>     INFO: Expecting 2560 events.
[11:43:58.690] <TB3>     INFO: 2560 events read in total (244ms).
[11:43:58.691] <TB3>     INFO: Test took 1467ms.
[11:43:58.694] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:59.201] <TB3>     INFO: Expecting 2560 events.
[11:44:00.161] <TB3>     INFO: 2560 events read in total (245ms).
[11:44:00.161] <TB3>     INFO: Test took 1468ms.
[11:44:00.163] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:00.672] <TB3>     INFO: Expecting 2560 events.
[11:44:01.631] <TB3>     INFO: 2560 events read in total (244ms).
[11:44:01.631] <TB3>     INFO: Test took 1469ms.
[11:44:01.633] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:02.140] <TB3>     INFO: Expecting 2560 events.
[11:44:03.100] <TB3>     INFO: 2560 events read in total (245ms).
[11:44:03.100] <TB3>     INFO: Test took 1467ms.
[11:44:03.104] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:03.611] <TB3>     INFO: Expecting 2560 events.
[11:44:04.569] <TB3>     INFO: 2560 events read in total (243ms).
[11:44:04.569] <TB3>     INFO: Test took 1466ms.
[11:44:04.571] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:05.082] <TB3>     INFO: Expecting 2560 events.
[11:44:06.041] <TB3>     INFO: 2560 events read in total (245ms).
[11:44:06.042] <TB3>     INFO: Test took 1471ms.
[11:44:06.044] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:06.552] <TB3>     INFO: Expecting 2560 events.
[11:44:07.512] <TB3>     INFO: 2560 events read in total (245ms).
[11:44:07.512] <TB3>     INFO: Test took 1468ms.
[11:44:07.514] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:08.025] <TB3>     INFO: Expecting 2560 events.
[11:44:08.986] <TB3>     INFO: 2560 events read in total (246ms).
[11:44:08.986] <TB3>     INFO: Test took 1473ms.
[11:44:08.989] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:09.495] <TB3>     INFO: Expecting 2560 events.
[11:44:10.455] <TB3>     INFO: 2560 events read in total (245ms).
[11:44:10.456] <TB3>     INFO: Test took 1467ms.
[11:44:10.459] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:10.966] <TB3>     INFO: Expecting 2560 events.
[11:44:11.926] <TB3>     INFO: 2560 events read in total (245ms).
[11:44:11.926] <TB3>     INFO: Test took 1467ms.
[11:44:11.928] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:12.435] <TB3>     INFO: Expecting 2560 events.
[11:44:13.398] <TB3>     INFO: 2560 events read in total (247ms).
[11:44:13.398] <TB3>     INFO: Test took 1470ms.
[11:44:13.400] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:13.912] <TB3>     INFO: Expecting 2560 events.
[11:44:14.875] <TB3>     INFO: 2560 events read in total (246ms).
[11:44:14.875] <TB3>     INFO: Test took 1475ms.
[11:44:14.877] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:15.385] <TB3>     INFO: Expecting 2560 events.
[11:44:16.345] <TB3>     INFO: 2560 events read in total (243ms).
[11:44:16.345] <TB3>     INFO: Test took 1468ms.
[11:44:16.347] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:16.855] <TB3>     INFO: Expecting 2560 events.
[11:44:17.814] <TB3>     INFO: 2560 events read in total (244ms).
[11:44:17.815] <TB3>     INFO: Test took 1468ms.
[11:44:17.817] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:18.327] <TB3>     INFO: Expecting 2560 events.
[11:44:19.286] <TB3>     INFO: 2560 events read in total (244ms).
[11:44:19.286] <TB3>     INFO: Test took 1469ms.
[11:44:19.288] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:19.800] <TB3>     INFO: Expecting 2560 events.
[11:44:20.761] <TB3>     INFO: 2560 events read in total (245ms).
[11:44:20.762] <TB3>     INFO: Test took 1474ms.
[11:44:20.764] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:21.271] <TB3>     INFO: Expecting 2560 events.
[11:44:22.232] <TB3>     INFO: 2560 events read in total (245ms).
[11:44:22.232] <TB3>     INFO: Test took 1468ms.
[11:44:23.310] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 480 seconds
[11:44:23.310] <TB3>     INFO: PH scale (per ROC):    77  75  80  80  80  79  90  81  87  78  74  71  77  78  74  66
[11:44:23.310] <TB3>     INFO: PH offset (per ROC):  170 162 170 162 170 157 173 165 159 166 165 182 174 160 179 176
[11:44:23.483] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[11:44:23.490] <TB3>     INFO: ######################################################################
[11:44:23.490] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[11:44:23.490] <TB3>     INFO: ######################################################################
[11:44:23.490] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[11:44:23.503] <TB3>     INFO: scanning low vcal = 10
[11:44:23.871] <TB3>     INFO: Expecting 41600 events.
[11:44:27.610] <TB3>     INFO: 41600 events read in total (3024ms).
[11:44:27.610] <TB3>     INFO: Test took 4107ms.
[11:44:27.612] <TB3>     INFO: scanning low vcal = 20
[11:44:28.119] <TB3>     INFO: Expecting 41600 events.
[11:44:31.852] <TB3>     INFO: 41600 events read in total (3018ms).
[11:44:31.852] <TB3>     INFO: Test took 4240ms.
[11:44:31.854] <TB3>     INFO: scanning low vcal = 30
[11:44:32.364] <TB3>     INFO: Expecting 41600 events.
[11:44:36.162] <TB3>     INFO: 41600 events read in total (3083ms).
[11:44:36.163] <TB3>     INFO: Test took 4309ms.
[11:44:36.164] <TB3>     INFO: scanning low vcal = 40
[11:44:36.676] <TB3>     INFO: Expecting 41600 events.
[11:44:40.998] <TB3>     INFO: 41600 events read in total (3607ms).
[11:44:40.999] <TB3>     INFO: Test took 4835ms.
[11:44:40.002] <TB3>     INFO: scanning low vcal = 50
[11:44:41.421] <TB3>     INFO: Expecting 41600 events.
[11:44:45.707] <TB3>     INFO: 41600 events read in total (3569ms).
[11:44:45.708] <TB3>     INFO: Test took 4706ms.
[11:44:45.712] <TB3>     INFO: scanning low vcal = 60
[11:44:46.136] <TB3>     INFO: Expecting 41600 events.
[11:44:50.423] <TB3>     INFO: 41600 events read in total (3572ms).
[11:44:50.424] <TB3>     INFO: Test took 4712ms.
[11:44:50.427] <TB3>     INFO: scanning low vcal = 70
[11:44:50.848] <TB3>     INFO: Expecting 41600 events.
[11:44:55.125] <TB3>     INFO: 41600 events read in total (3562ms).
[11:44:55.126] <TB3>     INFO: Test took 4699ms.
[11:44:55.129] <TB3>     INFO: scanning low vcal = 80
[11:44:55.554] <TB3>     INFO: Expecting 41600 events.
[11:44:59.844] <TB3>     INFO: 41600 events read in total (3575ms).
[11:44:59.845] <TB3>     INFO: Test took 4716ms.
[11:44:59.848] <TB3>     INFO: scanning low vcal = 90
[11:45:00.268] <TB3>     INFO: Expecting 41600 events.
[11:45:04.546] <TB3>     INFO: 41600 events read in total (3563ms).
[11:45:04.546] <TB3>     INFO: Test took 4698ms.
[11:45:04.550] <TB3>     INFO: scanning low vcal = 100
[11:45:04.972] <TB3>     INFO: Expecting 41600 events.
[11:45:09.377] <TB3>     INFO: 41600 events read in total (3690ms).
[11:45:09.377] <TB3>     INFO: Test took 4827ms.
[11:45:09.381] <TB3>     INFO: scanning low vcal = 110
[11:45:09.801] <TB3>     INFO: Expecting 41600 events.
[11:45:14.079] <TB3>     INFO: 41600 events read in total (3563ms).
[11:45:14.080] <TB3>     INFO: Test took 4699ms.
[11:45:14.084] <TB3>     INFO: scanning low vcal = 120
[11:45:14.504] <TB3>     INFO: Expecting 41600 events.
[11:45:18.777] <TB3>     INFO: 41600 events read in total (3558ms).
[11:45:18.777] <TB3>     INFO: Test took 4693ms.
[11:45:18.780] <TB3>     INFO: scanning low vcal = 130
[11:45:19.204] <TB3>     INFO: Expecting 41600 events.
[11:45:23.479] <TB3>     INFO: 41600 events read in total (3560ms).
[11:45:23.479] <TB3>     INFO: Test took 4699ms.
[11:45:23.483] <TB3>     INFO: scanning low vcal = 140
[11:45:23.903] <TB3>     INFO: Expecting 41600 events.
[11:45:28.175] <TB3>     INFO: 41600 events read in total (3557ms).
[11:45:28.175] <TB3>     INFO: Test took 4692ms.
[11:45:28.178] <TB3>     INFO: scanning low vcal = 150
[11:45:28.600] <TB3>     INFO: Expecting 41600 events.
[11:45:32.878] <TB3>     INFO: 41600 events read in total (3563ms).
[11:45:32.878] <TB3>     INFO: Test took 4699ms.
[11:45:32.881] <TB3>     INFO: scanning low vcal = 160
[11:45:33.304] <TB3>     INFO: Expecting 41600 events.
[11:45:37.578] <TB3>     INFO: 41600 events read in total (3559ms).
[11:45:37.578] <TB3>     INFO: Test took 4697ms.
[11:45:37.581] <TB3>     INFO: scanning low vcal = 170
[11:45:38.005] <TB3>     INFO: Expecting 41600 events.
[11:45:42.304] <TB3>     INFO: 41600 events read in total (3584ms).
[11:45:42.305] <TB3>     INFO: Test took 4724ms.
[11:45:42.310] <TB3>     INFO: scanning low vcal = 180
[11:45:42.729] <TB3>     INFO: Expecting 41600 events.
[11:45:47.012] <TB3>     INFO: 41600 events read in total (3568ms).
[11:45:47.012] <TB3>     INFO: Test took 4702ms.
[11:45:47.016] <TB3>     INFO: scanning low vcal = 190
[11:45:47.435] <TB3>     INFO: Expecting 41600 events.
[11:45:51.729] <TB3>     INFO: 41600 events read in total (3579ms).
[11:45:51.730] <TB3>     INFO: Test took 4714ms.
[11:45:51.732] <TB3>     INFO: scanning low vcal = 200
[11:45:52.154] <TB3>     INFO: Expecting 41600 events.
[11:45:56.435] <TB3>     INFO: 41600 events read in total (3566ms).
[11:45:56.440] <TB3>     INFO: Test took 4707ms.
[11:45:56.443] <TB3>     INFO: scanning low vcal = 210
[11:45:56.860] <TB3>     INFO: Expecting 41600 events.
[11:46:01.152] <TB3>     INFO: 41600 events read in total (3577ms).
[11:46:01.153] <TB3>     INFO: Test took 4710ms.
[11:46:01.156] <TB3>     INFO: scanning low vcal = 220
[11:46:01.582] <TB3>     INFO: Expecting 41600 events.
[11:46:05.869] <TB3>     INFO: 41600 events read in total (3572ms).
[11:46:05.870] <TB3>     INFO: Test took 4714ms.
[11:46:05.873] <TB3>     INFO: scanning low vcal = 230
[11:46:06.296] <TB3>     INFO: Expecting 41600 events.
[11:46:10.579] <TB3>     INFO: 41600 events read in total (3569ms).
[11:46:10.579] <TB3>     INFO: Test took 4706ms.
[11:46:10.583] <TB3>     INFO: scanning low vcal = 240
[11:46:11.007] <TB3>     INFO: Expecting 41600 events.
[11:46:15.280] <TB3>     INFO: 41600 events read in total (3558ms).
[11:46:15.281] <TB3>     INFO: Test took 4698ms.
[11:46:15.284] <TB3>     INFO: scanning low vcal = 250
[11:46:15.706] <TB3>     INFO: Expecting 41600 events.
[11:46:19.991] <TB3>     INFO: 41600 events read in total (3570ms).
[11:46:19.992] <TB3>     INFO: Test took 4708ms.
[11:46:19.996] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[11:46:20.418] <TB3>     INFO: Expecting 41600 events.
[11:46:24.701] <TB3>     INFO: 41600 events read in total (3568ms).
[11:46:24.701] <TB3>     INFO: Test took 4705ms.
[11:46:24.705] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[11:46:25.126] <TB3>     INFO: Expecting 41600 events.
[11:46:29.405] <TB3>     INFO: 41600 events read in total (3564ms).
[11:46:29.406] <TB3>     INFO: Test took 4701ms.
[11:46:29.409] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[11:46:29.832] <TB3>     INFO: Expecting 41600 events.
[11:46:34.054] <TB3>     INFO: 41600 events read in total (3507ms).
[11:46:34.057] <TB3>     INFO: Test took 4648ms.
[11:46:34.062] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[11:46:34.483] <TB3>     INFO: Expecting 41600 events.
[11:46:39.078] <TB3>     INFO: 41600 events read in total (3880ms).
[11:46:39.081] <TB3>     INFO: Test took 5019ms.
[11:46:39.085] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[11:46:39.506] <TB3>     INFO: Expecting 41600 events.
[11:46:44.516] <TB3>     INFO: 41600 events read in total (4295ms).
[11:46:44.517] <TB3>     INFO: Test took 5431ms.
[11:46:45.502] <TB3>     INFO: PixTestGainPedestal::measure() done 
[11:46:45.506] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[11:46:45.507] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[11:46:45.508] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[11:46:45.509] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[11:46:45.509] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[11:46:45.510] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[11:46:45.515] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[11:46:45.517] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[11:46:45.518] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[11:46:45.519] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[11:46:45.519] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[11:46:45.520] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[11:46:45.521] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[11:46:45.521] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[11:46:45.522] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[11:46:45.522] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[11:47:29.364] <TB3>     INFO: PixTestGainPedestal::fit() done
[11:47:29.364] <TB3>     INFO: non-linearity mean:  0.954 0.954 0.951 0.960 0.956 0.954 0.959 0.954 0.949 0.956 0.955 0.961 0.960 0.959 0.959 0.958
[11:47:29.364] <TB3>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.005 0.006 0.006 0.005 0.006 0.006 0.007 0.007 0.006 0.005 0.007 0.005 0.007
[11:47:29.364] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[11:47:29.388] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[11:47:29.410] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[11:47:29.432] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[11:47:29.454] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[11:47:29.477] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[11:47:29.499] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[11:47:29.521] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[11:47:29.543] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[11:47:29.565] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[11:47:29.588] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[11:47:29.610] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[11:47:29.632] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[11:47:29.654] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[11:47:29.676] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[11:47:29.699] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-50_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[11:47:29.721] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 186 seconds
[11:47:29.721] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[11:47:29.728] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[11:47:29.728] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[11:47:29.733] <TB3>     INFO: ######################################################################
[11:47:29.733] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[11:47:29.733] <TB3>     INFO: ######################################################################
[11:47:29.735] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[11:47:29.745] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:47:29.745] <TB3>     INFO:     run 1 of 1
[11:47:29.745] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:47:30.088] <TB3>     INFO: Expecting 3120000 events.
[11:48:20.130] <TB3>     INFO: 1260220 events read in total (49327ms).
[11:49:09.255] <TB3>     INFO: 2513255 events read in total (98452ms).
[11:49:33.737] <TB3>     INFO: 3120000 events read in total (122935ms).
[11:49:33.791] <TB3>     INFO: Test took 124046ms.
[11:49:33.886] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:34.029] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:49:35.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:49:37.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:49:38.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:49:40.233] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:49:42.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:49:43.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:49:45.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:49:46.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:49:47.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:49:49.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:49:50.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:49:52.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:49:53.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:49:55.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:49:56.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:49:58.439] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 402927616
[11:49:58.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[11:49:58.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3577, RMS = 1.9723
[11:49:58.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[11:49:58.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[11:49:58.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.054, RMS = 2.41944
[11:49:58.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[11:49:58.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[11:49:58.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6826, RMS = 1.05813
[11:49:58.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[11:49:58.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[11:49:58.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9469, RMS = 1.03384
[11:49:58.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[11:49:58.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[11:49:58.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4728, RMS = 1.10298
[11:49:58.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[11:49:58.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[11:49:58.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.306, RMS = 1.12868
[11:49:58.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[11:49:58.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[11:49:58.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4394, RMS = 1.81485
[11:49:58.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[11:49:58.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[11:49:58.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.4531, RMS = 1.90059
[11:49:58.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[11:49:58.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[11:49:58.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8829, RMS = 0.97307
[11:49:58.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[11:49:58.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[11:49:58.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6241, RMS = 1.19764
[11:49:58.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[11:49:58.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[11:49:58.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1679, RMS = 1.84231
[11:49:58.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[11:49:58.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[11:49:58.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9049, RMS = 1.67346
[11:49:58.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[11:49:58.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[11:49:58.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.2195, RMS = 1.34365
[11:49:58.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 73
[11:49:58.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[11:49:58.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 63.7645, RMS = 1.59946
[11:49:58.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 72
[11:49:58.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[11:49:58.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8932, RMS = 1.04135
[11:49:58.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[11:49:58.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[11:49:58.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1593, RMS = 1.20494
[11:49:58.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[11:49:58.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[11:49:58.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.3175, RMS = 1.70273
[11:49:58.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[11:49:58.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[11:49:58.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.1197, RMS = 1.793
[11:49:58.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[11:49:58.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[11:49:58.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1569, RMS = 2.15512
[11:49:58.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[11:49:58.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[11:49:58.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.2406, RMS = 2.08624
[11:49:58.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[11:49:58.491] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[11:49:58.491] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7694, RMS = 1.53828
[11:49:58.491] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[11:49:58.491] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[11:49:58.491] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.7911, RMS = 2.06158
[11:49:58.491] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[11:49:58.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[11:49:58.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3503, RMS = 1.47906
[11:49:58.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[11:49:58.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[11:49:58.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0327, RMS = 1.40027
[11:49:58.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[11:49:58.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[11:49:58.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.0438, RMS = 2.22456
[11:49:58.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[11:49:58.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[11:49:58.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.6281, RMS = 2.22362
[11:49:58.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[11:49:58.495] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[11:49:58.495] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9273, RMS = 1.88632
[11:49:58.495] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[11:49:58.495] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[11:49:58.495] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7262, RMS = 1.68359
[11:49:58.495] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[11:49:58.496] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[11:49:58.497] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.485, RMS = 1.38724
[11:49:58.497] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[11:49:58.497] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[11:49:58.497] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8833, RMS = 1.17057
[11:49:58.497] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[11:49:58.498] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[11:49:58.498] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8365, RMS = 1.42117
[11:49:58.498] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[11:49:58.498] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[11:49:58.498] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2364, RMS = 1.27258
[11:49:58.498] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[11:49:58.501] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[11:49:58.501] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
[11:49:58.501] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[11:49:58.597] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[11:49:58.597] <TB3>     INFO: enter test to run
[11:49:58.598] <TB3>     INFO:   test:  no parameter change
[11:49:58.598] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 400.3mA
[11:49:58.600] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[11:49:58.600] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[11:49:58.600] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[11:49:59.133] <TB3>    QUIET: Connection to board 24 closed.
[11:49:59.139] <TB3>     INFO: pXar: this is the end, my friend
[11:49:59.139] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
