{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727054574426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727054574426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 22 20:22:54 2024 " "Processing started: Sun Sep 22 20:22:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727054574426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054574426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchi " "Command: quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054574426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727054574558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727054574558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tamagotchi.v 1 1 " "Found 1 design units, including 1 entities, in source file tamagotchi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchi " "Found entity 1: tamagotchi" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054579310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054579310 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "extra.v " "Can't analyze file -- file extra.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sclk tamagotchi.v(29) " "Verilog HDL Implicit Net warning at tamagotchi.v(29): created implicit net for \"sclk\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "calor tamagotchi.v(46) " "Verilog HDL Implicit Net warning at tamagotchi.v(46): created implicit net for \"calor\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "frio tamagotchi.v(46) " "Verilog HDL Implicit Net warning at tamagotchi.v(46): created implicit net for \"frio\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cerca tamagotchi.v(47) " "Verilog HDL Implicit Net warning at tamagotchi.v(47): created implicit net for \"cerca\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regluz tamagotchi.v(66) " "Verilog HDL Implicit Net warning at tamagotchi.v(66): created implicit net for \"regluz\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regjugar tamagotchi.v(68) " "Verilog HDL Implicit Net warning at tamagotchi.v(68): created implicit net for \"regjugar\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regalimentar tamagotchi.v(69) " "Verilog HDL Implicit Net warning at tamagotchi.v(69): created implicit net for \"regalimentar\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regcurar tamagotchi.v(70) " "Verilog HDL Implicit Net warning at tamagotchi.v(70): created implicit net for \"regcurar\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regtest tamagotchi.v(71) " "Verilog HDL Implicit Net warning at tamagotchi.v(71): created implicit net for \"regtest\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regreset tamagotchi.v(72) " "Verilog HDL Implicit Net warning at tamagotchi.v(72): created implicit net for \"regreset\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o tamagotchi.v(91) " "Verilog HDL Implicit Net warning at tamagotchi.v(91): created implicit net for \"o\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enMue tamagotchi.v(92) " "Verilog HDL Implicit Net warning at tamagotchi.v(92): created implicit net for \"enMue\"" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tamagotchi.v(31) " "Verilog HDL Instantiation warning at tamagotchi.v(31): instance has no name" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tamagotchi.v(40) " "Verilog HDL Instantiation warning at tamagotchi.v(40): instance has no name" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tamagotchi.v(50) " "Verilog HDL Instantiation warning at tamagotchi.v(50): instance has no name" {  } { { "tamagotchi.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054579311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tamagotchi " "Elaborating entity \"tamagotchi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727054579353 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DivFrec.v 1 1 " "Using design file DivFrec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DivFrec " "Found entity 1: DivFrec" {  } { { "DivFrec.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/DivFrec.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054579356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054579356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivFrec DivFrec:comb_3 " "Elaborating entity \"DivFrec\" for hierarchy \"DivFrec:comb_3\"" {  } { { "tamagotchi.v" "comb_3" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 DivFrec.v(15) " "Verilog HDL assignment warning at DivFrec.v(15): truncated value with size 32 to match size of target (25)" {  } { { "DivFrec.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/DivFrec.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579356 "|tamagotchi|DivFrec:comb_3"}
{ "Warning" "WSGN_SEARCH_FILE" "fulldisplay.v 1 1 " "Using design file fulldisplay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fulldisplay " "Found entity 1: fulldisplay" {  } { { "fulldisplay.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/fulldisplay.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054579358 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054579358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulldisplay fulldisplay:comb_4 " "Elaborating entity \"fulldisplay\" for hierarchy \"fulldisplay:comb_4\"" {  } { { "tamagotchi.v" "comb_4" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579358 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 fulldisplay.v(26) " "Verilog HDL assignment warning at fulldisplay.v(26): truncated value with size 32 to match size of target (27)" {  } { { "fulldisplay.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/fulldisplay.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579359 "|tamagotchi|fulldisplay:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fulldisplay.v(36) " "Verilog HDL assignment warning at fulldisplay.v(36): truncated value with size 32 to match size of target (3)" {  } { { "fulldisplay.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/fulldisplay.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579359 "|tamagotchi|fulldisplay:comb_4"}
{ "Warning" "WSGN_SEARCH_FILE" "BCDtoSSeg.v 1 1 " "Using design file BCDtoSSeg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054579361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054579361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg fulldisplay:comb_4\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"fulldisplay:comb_4\|BCDtoSSeg:bcdtosseg\"" {  } { { "fulldisplay.v" "bcdtosseg" { Text "/home/gabriel/Documentos/tamagotchiFinal/fulldisplay.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579361 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "null Nokia5110.v(40) " "Verilog HDL Declaration warning at Nokia5110.v(40): \"null\" is SystemVerilog-2005 keyword" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 40 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1727054579363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "352 Nokia5110.v(61) " "Verilog HDL Expression warning at Nokia5110.v(61): truncated literal to match 352 bits" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1727054579363 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Nokia5110.v(104) " "Verilog HDL information at Nokia5110.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727054579363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rst RST Nokia5110.v(27) " "Verilog HDL Declaration information at Nokia5110.v(27): object \"rst\" differs only in case from object \"RST\" in the same scope" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727054579363 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Nokia5110.v 1 1 " "Using design file Nokia5110.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Nokia5110 " "Found entity 1: Nokia5110" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054579363 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054579363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init Nokia5110.v(102) " "Verilog HDL Implicit Net warning at Nokia5110.v(102): created implicit net for \"init\"" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579363 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(35) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(35): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579363 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(39) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(39): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579363 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(40) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(40): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579363 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(42) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(42): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579363 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(43) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(43): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(44) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(44): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(45) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(45): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(46) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(46): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(47) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(47): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(48) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(48): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(49) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(49): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(50) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(50): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(51) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(51): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(52) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(52): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(53) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(53): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(54) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(54): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(55) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(55): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(56) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(56): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(57) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(57): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(58) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(58): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 58 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(59) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(59): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 59 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(60) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(60): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 60 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(61) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(61): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 61 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(62) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(62): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 62 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(63) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(63): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 63 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(64) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(64): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(65) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(65): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(66) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(66): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(67) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(67): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(68) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(68): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 68 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(69) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(69): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(70) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(70): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 70 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(71) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(71): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(72) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(72): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(73) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(73): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(74) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(74): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(75) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(75): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 75 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(76) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(76): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(77) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(77): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(78) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(78): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(79) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(79): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(80) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(80): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(81) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(81): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(82) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(82): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579364 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(83) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(83): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579365 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(84) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(84): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579365 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(85) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(85): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579365 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(86) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(86): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579365 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(87) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(87): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579365 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(88) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(88): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579365 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(89) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(89): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579365 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(90) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(90): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579365 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(91) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(91): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579365 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Nokia5110 Nokia5110.v(92) " "Verilog HDL Parameter Declaration warning at Nokia5110.v(92): Parameter Declaration in module \"Nokia5110\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579365 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Nokia5110.v(102) " "Verilog HDL Instantiation warning at Nokia5110.v(102): instance has no name" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 102 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054579365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nokia5110 Nokia5110:comb_5 " "Elaborating entity \"Nokia5110\" for hierarchy \"Nokia5110:comb_5\"" {  } { { "tamagotchi.v" "comb_5" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Nokia5110.v(109) " "Verilog HDL assignment warning at Nokia5110.v(109): truncated value with size 32 to match size of target (3)" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579386 "|tamagotchi|Nokia5110:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 8 Nokia5110.v(216) " "Verilog HDL assignment warning at Nokia5110.v(216): truncated value with size 48 to match size of target (8)" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579386 "|tamagotchi|Nokia5110:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Nokia5110.v(239) " "Verilog HDL assignment warning at Nokia5110.v(239): truncated value with size 32 to match size of target (12)" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579386 "|tamagotchi|Nokia5110:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Nokia5110.v(239) " "Verilog HDL assignment warning at Nokia5110.v(239): truncated value with size 32 to match size of target (3)" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579386 "|tamagotchi|Nokia5110:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Nokia5110.v(248) " "Verilog HDL assignment warning at Nokia5110.v(248): truncated value with size 32 to match size of target (3)" {  } { { "Nokia5110.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/Nokia5110.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579386 "|tamagotchi|Nokia5110:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist measures.v(33) " "Verilog HDL Declaration warning at measures.v(33): \"dist\" is SystemVerilog-2005 keyword" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 33 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1727054579389 ""}
{ "Warning" "WSGN_SEARCH_FILE" "measures.v 1 1 " "Using design file measures.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 measures " "Found entity 1: measures" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054579389 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054579389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 measures.v(37) " "Verilog HDL Implicit Net warning at measures.v(37): created implicit net for \"clk1\"" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dclk measures.v(37) " "Verilog HDL Implicit Net warning at measures.v(37): created implicit net for \"dclk\"" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done measures.v(38) " "Verilog HDL Implicit Net warning at measures.v(38): created implicit net for \"done\"" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "measures.v(37) " "Verilog HDL Instantiation warning at measures.v(37): instance has no name" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054579389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "measures.v(38) " "Verilog HDL Instantiation warning at measures.v(38): instance has no name" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054579389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "measures.v(39) " "Verilog HDL Instantiation warning at measures.v(39): instance has no name" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054579389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "measures measures:measures " "Elaborating entity \"measures\" for hierarchy \"measures:measures\"" {  } { { "tamagotchi.v" "measures" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 measures.v(56) " "Verilog HDL assignment warning at measures.v(56): truncated value with size 32 to match size of target (3)" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579389 "|tamagotchi|measures:measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 measures.v(60) " "Verilog HDL assignment warning at measures.v(60): truncated value with size 32 to match size of target (3)" {  } { { "measures.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579389 "|tamagotchi|measures:measures"}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist ultrasonido.v(9) " "Verilog HDL Declaration warning at ultrasonido.v(9): \"dist\" is SystemVerilog-2005 keyword" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1727054579391 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ultrasonido.v(23) " "Verilog HDL information at ultrasonido.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727054579391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "trigger TRIGGER ultrasonido.v(6) " "Verilog HDL Declaration information at ultrasonido.v(6): object \"trigger\" differs only in case from object \"TRIGGER\" in the same scope" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727054579391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "echo ECHO ultrasonido.v(5) " "Verilog HDL Declaration information at ultrasonido.v(5): object \"echo\" differs only in case from object \"ECHO\" in the same scope" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727054579391 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ultrasonido.v 1 1 " "Using design file ultrasonido.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ultrasonido " "Found entity 1: ultrasonido" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054579391 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054579391 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ultrasonido.v(20) " "Verilog HDL Instantiation warning at ultrasonido.v(20): instance has no name" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054579391 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ultrasonido.v(21) " "Verilog HDL Instantiation warning at ultrasonido.v(21): instance has no name" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727054579391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ultrasonido measures:measures\|ultrasonido:comb_4 " "Elaborating entity \"ultrasonido\" for hierarchy \"measures:measures\|ultrasonido:comb_4\"" {  } { { "measures.v" "comb_4" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ultrasonido.v(44) " "Verilog HDL assignment warning at ultrasonido.v(44): truncated value with size 32 to match size of target (16)" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579392 "|tamagotchi|measures:measures|ultrasonido:comb_3"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contador.v(17) " "Verilog HDL information at contador.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727054579393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador.v 1 1 " "Using design file contador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054579394 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054579394 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "contador contador.v(12) " "Verilog HDL Parameter Declaration warning at contador.v(12): Parameter Declaration in module \"contador\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador measures:measures\|ultrasonido:comb_4\|contador:comb_3 " "Elaborating entity \"contador\" for hierarchy \"measures:measures\|ultrasonido:comb_4\|contador:comb_3\"" {  } { { "ultrasonido.v" "comb_3" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "con contador.v(14) " "Verilog HDL or VHDL warning at contador.v(14): object \"con\" assigned a value but never read" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727054579394 "|tamagotchi|measures:measures|ultrasonido:comb_3|contador:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 contador.v(22) " "Verilog HDL assignment warning at contador.v(22): truncated value with size 32 to match size of target (1)" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579394 "|tamagotchi|measures:measures|ultrasonido:comb_3|contador:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 contador.v(30) " "Verilog HDL assignment warning at contador.v(30): truncated value with size 32 to match size of target (1)" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579394 "|tamagotchi|measures:measures|ultrasonido:comb_3|contador:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 contador.v(34) " "Verilog HDL assignment warning at contador.v(34): truncated value with size 32 to match size of target (1)" {  } { { "contador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/contador.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579394 "|tamagotchi|measures:measures|ultrasonido:comb_3|contador:comb_3"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "temporizador.v(15) " "Verilog HDL information at temporizador.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727054579396 ""}
{ "Warning" "WSGN_SEARCH_FILE" "temporizador.v 1 1 " "Using design file temporizador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054579396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054579396 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "temporizador temporizador.v(11) " "Verilog HDL Parameter Declaration warning at temporizador.v(11): Parameter Declaration in module \"temporizador\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727054579396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador measures:measures\|ultrasonido:comb_4\|temporizador:comb_4 " "Elaborating entity \"temporizador\" for hierarchy \"measures:measures\|ultrasonido:comb_4\|temporizador:comb_4\"" {  } { { "ultrasonido.v" "comb_4" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 temporizador.v(23) " "Verilog HDL assignment warning at temporizador.v(23): truncated value with size 32 to match size of target (1)" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579396 "|tamagotchi|measures:measures|ultrasonido:comb_3|temporizador:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 temporizador.v(28) " "Verilog HDL assignment warning at temporizador.v(28): truncated value with size 32 to match size of target (9)" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579396 "|tamagotchi|measures:measures|ultrasonido:comb_3|temporizador:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 temporizador.v(32) " "Verilog HDL assignment warning at temporizador.v(32): truncated value with size 32 to match size of target (1)" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579396 "|tamagotchi|measures:measures|ultrasonido:comb_3|temporizador:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 temporizador.v(36) " "Verilog HDL assignment warning at temporizador.v(36): truncated value with size 32 to match size of target (1)" {  } { { "temporizador.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/temporizador.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579396 "|tamagotchi|measures:measures|ultrasonido:comb_3|temporizador:comb_4"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht.v(62) " "Verilog HDL information at dht.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727054579398 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht.v 1 1 " "Using design file dht.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dht " "Found entity 1: dht" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054579398 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054579398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht measures:measures\|dht:comb_5 " "Elaborating entity \"dht\" for hierarchy \"measures:measures\|dht:comb_5\"" {  } { { "measures.v" "comb_5" { Text "/home/gabriel/Documentos/tamagotchiFinal/measures.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "humidity dht.v(22) " "Verilog HDL or VHDL warning at dht.v(22): object \"humidity\" assigned a value but never read" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727054579400 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "humidity dht.v(48) " "Verilog HDL warning at dht.v(48): initial value for variable humidity should be constant" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 48 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1727054579400 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "temperature dht.v(48) " "Verilog HDL warning at dht.v(48): initial value for variable temperature should be constant" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 48 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1727054579400 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dht.v(122) " "Verilog HDL assignment warning at dht.v(122): truncated value with size 32 to match size of target (6)" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579400 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht.v(141) " "Verilog HDL assignment warning at dht.v(141): truncated value with size 32 to match size of target (4)" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579400 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht.v(142) " "Verilog HDL assignment warning at dht.v(142): truncated value with size 32 to match size of target (4)" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579400 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg dht.v(12) " "Output port \"seg\" at dht.v(12) has no driver" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727054579400 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "an dht.v(14) " "Output port \"an\" at dht.v(14) has no driver" {  } { { "dht.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/dht.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727054579400 "|tamagotchi|measures:measures|dht:comb_4"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "procesmeas.v(32) " "Verilog HDL information at procesmeas.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727054579402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "procesmeas.v 1 1 " "Using design file procesmeas.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 procesmeas " "Found entity 1: procesmeas" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054579402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054579402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesmeas procesmeas:process_measures " "Elaborating entity \"procesmeas\" for hierarchy \"procesmeas:process_measures\"" {  } { { "tamagotchi.v" "process_measures" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 procesmeas.v(34) " "Verilog HDL assignment warning at procesmeas.v(34): truncated value with size 32 to match size of target (3)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 procesmeas.v(35) " "Verilog HDL assignment warning at procesmeas.v(35): truncated value with size 32 to match size of target (3)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 procesmeas.v(36) " "Verilog HDL assignment warning at procesmeas.v(36): truncated value with size 32 to match size of target (3)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(51) " "Verilog HDL assignment warning at procesmeas.v(51): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(52) " "Verilog HDL assignment warning at procesmeas.v(52): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(53) " "Verilog HDL assignment warning at procesmeas.v(53): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(76) " "Verilog HDL assignment warning at procesmeas.v(76): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(77) " "Verilog HDL assignment warning at procesmeas.v(77): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(78) " "Verilog HDL assignment warning at procesmeas.v(78): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(101) " "Verilog HDL assignment warning at procesmeas.v(101): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(102) " "Verilog HDL assignment warning at procesmeas.v(102): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(122) " "Verilog HDL assignment warning at procesmeas.v(122): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 procesmeas.v(138) " "Verilog HDL assignment warning at procesmeas.v(138): truncated value with size 32 to match size of target (9)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 procesmeas.v(155) " "Verilog HDL assignment warning at procesmeas.v(155): truncated value with size 32 to match size of target (8)" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727054579405 "|tamagotchi|procesmeas:process_measures"}
{ "Warning" "WSGN_SEARCH_FILE" "maqestados.v 1 1 " "Using design file maqestados.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 maqestados " "Found entity 1: maqestados" {  } { { "maqestados.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/maqestados.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054579406 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727054579406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maqestados maqestados:state_machine " "Elaborating entity \"maqestados\" for hierarchy \"maqestados:state_machine\"" {  } { { "tamagotchi.v" "state_machine" { Text "/home/gabriel/Documentos/tamagotchiFinal/tamagotchi.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054579407 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 264 " "Parameter TAP_DISTANCE set to 264" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 256 " "Parameter TAP_DISTANCE set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 248 " "Parameter TAP_DISTANCE set to 248" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 208 " "Parameter TAP_DISTANCE set to 208" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_4 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_4\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 200 " "Parameter TAP_DISTANCE set to 200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_5 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_5\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 160 " "Parameter TAP_DISTANCE set to 160" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_6 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_6\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 72 " "Parameter TAP_DISTANCE set to 72" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_7 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_7\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 64 " "Parameter TAP_DISTANCE set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_8 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_8\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Nokia5110:comb_5\|write_rtl_9 " "Inferred altshift_taps megafunction from the following design logic: \"Nokia5110:comb_5\|write_rtl_9\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727054581485 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581485 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727054581485 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "procesmeas:process_measures\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"procesmeas:process_measures\|Div0\"" {  } { { "procesmeas.v" "Div0" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581486 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "procesmeas:process_measures\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"procesmeas:process_measures\|Div2\"" {  } { { "procesmeas.v" "Div2" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581486 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "procesmeas:process_measures\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"procesmeas:process_measures\|Div1\"" {  } { { "procesmeas.v" "Div1" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581486 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "measures:measures\|ultrasonido:comb_4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"measures:measures\|ultrasonido:comb_4\|Div0\"" {  } { { "ultrasonido.v" "Div0" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727054581486 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727054581486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_0 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054581554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_0 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054581554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 264 " "Parameter \"TAP_DISTANCE\" = \"264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054581554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054581554 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054581554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cpm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cpm " "Found entity 1: shift_taps_cpm" {  } { { "db/shift_taps_cpm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_cpm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ih81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ih81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ih81 " "Found entity 1: altsyncram_ih81" {  } { { "db/altsyncram_ih81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_ih81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ksf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ksf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ksf " "Found entity 1: cntr_ksf" {  } { { "db/cntr_ksf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_ksf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_1 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054581679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_1 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054581679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 256 " "Parameter \"TAP_DISTANCE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054581679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054581679 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054581679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dpm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dpm " "Found entity 1: shift_taps_dpm" {  } { { "db/shift_taps_dpm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_dpm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jh81 " "Found entity 1: altsyncram_jh81" {  } { { "db/altsyncram_jh81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_jh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lsf " "Found entity 1: cntr_lsf" {  } { { "db/cntr_lsf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_lsf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_2 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054581803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_2 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054581803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 248 " "Parameter \"TAP_DISTANCE\" = \"248\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054581803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054581803 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054581803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_epm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_epm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_epm " "Found entity 1: shift_taps_epm" {  } { { "db/shift_taps_epm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_epm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kh81 " "Found entity 1: altsyncram_kh81" {  } { { "db/altsyncram_kh81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_kh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_msf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_msf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_msf " "Found entity 1: cntr_msf" {  } { { "db/cntr_msf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_msf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_3 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054581905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_3 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054581905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 208 " "Parameter \"TAP_DISTANCE\" = \"208\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054581905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054581905 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054581905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_apm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_apm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_apm " "Found entity 1: shift_taps_apm" {  } { { "db/shift_taps_apm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_apm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ch81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ch81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ch81 " "Found entity 1: altsyncram_ch81" {  } { { "db/altsyncram_ch81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_ch81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hsf " "Found entity 1: cntr_hsf" {  } { { "db/cntr_hsf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_hsf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054581971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054581971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_4 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054582007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_4 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 200 " "Parameter \"TAP_DISTANCE\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582007 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054582007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2pm " "Found entity 1: shift_taps_2pm" {  } { { "db/shift_taps_2pm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_2pm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0i81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0i81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0i81 " "Found entity 1: altsyncram_0i81" {  } { { "db/altsyncram_0i81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_0i81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rsf " "Found entity 1: cntr_rsf" {  } { { "db/cntr_rsf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_rsf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_5 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054582110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_5 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 160 " "Parameter \"TAP_DISTANCE\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582110 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054582110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8pm " "Found entity 1: shift_taps_8pm" {  } { { "db/shift_taps_8pm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_8pm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qh81 " "Found entity 1: altsyncram_qh81" {  } { { "db/altsyncram_qh81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_qh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nsf " "Found entity 1: cntr_nsf" {  } { { "db/cntr_nsf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_nsf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_6 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_6\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054582212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_6 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 72 " "Parameter \"TAP_DISTANCE\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582212 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054582212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rnm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rnm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rnm " "Found entity 1: shift_taps_rnm" {  } { { "db/shift_taps_rnm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_rnm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ae81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae81 " "Found entity 1: altsyncram_ae81" {  } { { "db/altsyncram_ae81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_ae81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vqf " "Found entity 1: cntr_vqf" {  } { { "db/cntr_vqf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_vqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_7 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054582337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_7 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 64 " "Parameter \"TAP_DISTANCE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582337 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054582337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_snm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_snm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_snm " "Found entity 1: shift_taps_snm" {  } { { "db/shift_taps_snm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_snm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8e81 " "Found entity 1: altsyncram_8e81" {  } { { "db/altsyncram_8e81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_8e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0rf " "Found entity 1: cntr_0rf" {  } { { "db/cntr_0rf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_0rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_8 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054582461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_8 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582461 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054582461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nnm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nnm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nnm " "Found entity 1: shift_taps_nnm" {  } { { "db/shift_taps_nnm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_nnm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0e81 " "Found entity 1: altsyncram_0e81" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_0e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_pqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nokia5110:comb_5\|altshift_taps:write_rtl_9 " "Elaborated megafunction instantiation \"Nokia5110:comb_5\|altshift_taps:write_rtl_9\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054582586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nokia5110:comb_5\|altshift_taps:write_rtl_9 " "Instantiated megafunction \"Nokia5110:comb_5\|altshift_taps:write_rtl_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582586 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054582586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fmm " "Found entity 1: shift_taps_fmm" {  } { { "db/shift_taps_fmm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/shift_taps_fmm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cb81 " "Found entity 1: altsyncram_cb81" {  } { { "db/altsyncram_cb81.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/altsyncram_cb81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_apf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_apf " "Found entity 1: cntr_apf" {  } { { "db/cntr_apf.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cntr_apf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/cmpr_pgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "procesmeas:process_measures\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"procesmeas:process_measures\|lpm_divide:Div0\"" {  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054582682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "procesmeas:process_measures\|lpm_divide:Div0 " "Instantiated megafunction \"procesmeas:process_measures\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582682 ""}  } { { "procesmeas.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/procesmeas.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054582682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_97f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_97f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_97f " "Found entity 1: alt_u_div_97f" {  } { { "db/alt_u_div_97f.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/alt_u_div_97f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "measures:measures\|ultrasonido:comb_4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"measures:measures\|ultrasonido:comb_4\|lpm_divide:Div0\"" {  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054582786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "measures:measures\|ultrasonido:comb_4\|lpm_divide:Div0 " "Instantiated megafunction \"measures:measures\|ultrasonido:comb_4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727054582786 ""}  } { { "ultrasonido.v" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/ultrasonido.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727054582786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "/home/gabriel/Documentos/tamagotchiFinal/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727054582837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054582837 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727054583462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727054584822 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727054586090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/tamagotchiFinal/output_files/tamagotchi.map.smsg " "Generated suppressed messages file /home/gabriel/Documentos/tamagotchiFinal/output_files/tamagotchi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054586186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727054586447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727054586447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4911 " "Implemented 4911 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727054586708 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727054586708 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1727054586708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4860 " "Implemented 4860 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727054586708 ""} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Implemented 21 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1727054586708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727054586708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727054586724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 22 20:23:06 2024 " "Processing ended: Sun Sep 22 20:23:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727054586724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727054586724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727054586724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727054586724 ""}
