#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov  5 21:22:43 2021
# Process ID: 16032
# Current directory: C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32796 C:\Users\andyg\Desktop\SEMESTER_1_DOCS\TFE4152 - DESIGN OF INTEGRATED CIRCUITS\EXERCISES\EX 5\SysV_EX_5\Exercise5\Exercise5.xpr
# Log file: C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/vivado.log
# Journal file: C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MealyMachine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MealyMachine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim'
"xelab -wto 215b66f1129d48ae9ac648fcf0fea99e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MealyMachine_tb_behav xil_defaultlib.MealyMachine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 215b66f1129d48ae9ac648fcf0fea99e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MealyMachine_tb_behav xil_defaultlib.MealyMachine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MealyMachine_tb_behav -key {Behavioral:sim_1:Functional:MealyMachine_tb} -tclbatch {MealyMachine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MealyMachine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 215 ns : File "C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_2_b_TB.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MealyMachine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.484 ; gain = 0.000
close_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/vivado_pid16032.debug)
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MealyMachine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MealyMachine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_2_b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_2_b_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim'
"xelab -wto 215b66f1129d48ae9ac648fcf0fea99e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MealyMachine_tb_behav xil_defaultlib.MealyMachine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 215b66f1129d48ae9ac648fcf0fea99e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MealyMachine_tb_behav xil_defaultlib.MealyMachine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.MealyMachine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MealyMachine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MealyMachine_tb_behav -key {Behavioral:sim_1:Functional:MealyMachine_tb} -tclbatch {MealyMachine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MealyMachine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 215 ns : File "C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_2_b_TB.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MealyMachine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MealyMachine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MealyMachine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim'
"xelab -wto 215b66f1129d48ae9ac648fcf0fea99e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MealyMachine_tb_behav xil_defaultlib.MealyMachine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 215b66f1129d48ae9ac648fcf0fea99e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MealyMachine_tb_behav xil_defaultlib.MealyMachine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MealyMachine_tb_behav -key {Behavioral:sim_1:Functional:MealyMachine_tb} -tclbatch {MealyMachine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MealyMachine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 215 ns : File "C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_2_b_TB.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MealyMachine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  5 21:38:39 2021...
