

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue Nov 17 14:17:11 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.232|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5043|  5043|  5043|  5043|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1680|  1680|       210|          -|          -|     8|    no    |
        | + Loop 1.1      |   208|   208|        26|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1  |    24|    24|         3|          -|          -|     8|    no    |
        |- Loop 2         |  1680|  1680|       210|          -|          -|     8|    no    |
        | + Loop 2.1      |   208|   208|        26|          -|          -|     8|    no    |
        |  ++ Loop 2.1.1  |    24|    24|         3|          -|          -|     8|    no    |
        |- Loop 3         |  1680|  1680|       210|          -|          -|     8|    no    |
        | + Loop 3.1      |   208|   208|        26|          -|          -|     8|    no    |
        |  ++ Loop 3.1.1  |    24|    24|         3|          -|          -|     8|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      9|       0|    519|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    223|    -|
|Register         |        -|      -|     322|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|     358|    782|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |v_V_1_fu_513_p2        |     *    |      3|  0|  20|          32|          32|
    |v_V_2_fu_622_p2        |     *    |      3|  0|  20|          32|          32|
    |v_V_fu_404_p2          |     *    |      3|  0|  20|          32|          32|
    |add_ln215_1_fu_394_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_2_fu_481_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_3_fu_503_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_4_fu_590_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_5_fu_612_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_fu_372_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln321_1_fu_455_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_2_fu_564_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_fu_346_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln700_1_fu_519_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_2_fu_628_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_fu_410_p2    |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_421_p2          |     +    |      0|  0|  12|           4|           1|
    |i_2_fu_530_p2          |     +    |      0|  0|  12|           4|           1|
    |i_fu_312_p2            |     +    |      0|  0|  12|           4|           1|
    |j_1_fu_445_p2          |     +    |      0|  0|  12|           4|           1|
    |j_2_fu_554_p2          |     +    |      0|  0|  12|           4|           1|
    |j_fu_336_p2            |     +    |      0|  0|  12|           4|           1|
    |k_1_fu_471_p2          |     +    |      0|  0|  12|           4|           1|
    |k_2_fu_580_p2          |     +    |      0|  0|  12|           4|           1|
    |k_fu_362_p2            |     +    |      0|  0|  12|           4|           1|
    |icmp_ln13_fu_306_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln16_fu_330_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln21_fu_356_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln30_fu_415_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln33_fu_439_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln38_fu_465_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln48_fu_524_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln51_fu_548_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln56_fu_574_p2    |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      9|  0| 519|         336|         318|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |E_int_V_address0      |  15|          3|    6|         18|
    |E_int_V_load_reg_190  |   9|          2|   32|         64|
    |F_int_V_address0      |  15|          3|    6|         18|
    |F_int_V_load_reg_236  |   9|          2|   32|         64|
    |G_int_V_load_reg_282  |   9|          2|   32|         64|
    |ap_NS_fsm             |  85|         17|    1|         17|
    |i1_0_reg_214          |   9|          2|    4|          8|
    |i5_0_reg_260          |   9|          2|    4|          8|
    |i_0_reg_168           |   9|          2|    4|          8|
    |j2_0_reg_225          |   9|          2|    4|          8|
    |j6_0_reg_271          |   9|          2|    4|          8|
    |j_0_reg_179           |   9|          2|    4|          8|
    |k3_0_reg_249          |   9|          2|    4|          8|
    |k7_0_reg_295          |   9|          2|    4|          8|
    |k_0_reg_203           |   9|          2|    4|          8|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 223|         47|  145|        317|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |E_int_V_addr_reg_660  |   6|   0|    6|          0|
    |E_int_V_load_reg_190  |  32|   0|   32|          0|
    |F_int_V_addr_reg_720  |   6|   0|    6|          0|
    |F_int_V_load_reg_236  |  32|   0|   32|          0|
    |G_int_V_addr_reg_780  |   6|   0|    6|          0|
    |G_int_V_load_reg_282  |  32|   0|   32|          0|
    |ap_CS_fsm             |  16|   0|   16|          0|
    |i1_0_reg_214          |   4|   0|    4|          0|
    |i5_0_reg_260          |   4|   0|    4|          0|
    |i_0_reg_168           |   4|   0|    4|          0|
    |i_1_reg_696           |   4|   0|    4|          0|
    |i_2_reg_756           |   4|   0|    4|          0|
    |i_reg_636             |   4|   0|    4|          0|
    |j2_0_reg_225          |   4|   0|    4|          0|
    |j6_0_reg_271          |   4|   0|    4|          0|
    |j_0_reg_179           |   4|   0|    4|          0|
    |j_1_reg_710           |   4|   0|    4|          0|
    |j_2_reg_770           |   4|   0|    4|          0|
    |j_reg_650             |   4|   0|    4|          0|
    |k3_0_reg_249          |   4|   0|    4|          0|
    |k7_0_reg_295          |   4|   0|    4|          0|
    |k_0_reg_203           |   4|   0|    4|          0|
    |k_1_reg_728           |   4|   0|    4|          0|
    |k_2_reg_788           |   4|   0|    4|          0|
    |k_reg_668             |   4|   0|    4|          0|
    |v_V_1_reg_743         |  32|   0|   32|          0|
    |v_V_2_reg_803         |  32|   0|   32|          0|
    |v_V_reg_683           |  32|   0|   32|          0|
    |zext_ln16_reg_641     |   4|   0|    8|          4|
    |zext_ln321_2_reg_715  |   4|   0|    8|          4|
    |zext_ln321_4_reg_775  |   4|   0|    8|          4|
    |zext_ln321_reg_655    |   4|   0|    8|          4|
    |zext_ln33_reg_701     |   4|   0|    8|          4|
    |zext_ln51_reg_761     |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 322|   0|  346|         24|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|E_int_V_address0       | out |    6|  ap_memory |    E_int_V   |     array    |
|E_int_V_ce0            | out |    1|  ap_memory |    E_int_V   |     array    |
|E_int_V_we0            | out |    1|  ap_memory |    E_int_V   |     array    |
|E_int_V_d0             | out |   32|  ap_memory |    E_int_V   |     array    |
|E_int_V_q0             |  in |   32|  ap_memory |    E_int_V   |     array    |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|B_int_V_address0       | out |    6|  ap_memory |    B_int_V   |     array    |
|B_int_V_ce0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_q0             |  in |   32|  ap_memory |    B_int_V   |     array    |
|F_int_V_address0       | out |    6|  ap_memory |    F_int_V   |     array    |
|F_int_V_ce0            | out |    1|  ap_memory |    F_int_V   |     array    |
|F_int_V_we0            | out |    1|  ap_memory |    F_int_V   |     array    |
|F_int_V_d0             | out |   32|  ap_memory |    F_int_V   |     array    |
|F_int_V_q0             |  in |   32|  ap_memory |    F_int_V   |     array    |
|C_int_V_address0       | out |    6|  ap_memory |    C_int_V   |     array    |
|C_int_V_ce0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_q0             |  in |   32|  ap_memory |    C_int_V   |     array    |
|D_int_V_address0       | out |    6|  ap_memory |    D_int_V   |     array    |
|D_int_V_ce0            | out |    1|  ap_memory |    D_int_V   |     array    |
|D_int_V_q0             |  in |   32|  ap_memory |    D_int_V   |     array    |
|G_int_V_address0       | out |    6|  ap_memory |    G_int_V   |     array    |
|G_int_V_ce0            | out |    1|  ap_memory |    G_int_V   |     array    |
|G_int_V_we0            | out |    1|  ap_memory |    G_int_V   |     array    |
|G_int_V_d0             | out |   32|  ap_memory |    G_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

