<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="uart_interface_testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="time_multiplex" />
            <top_module name="uart_interface_testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="252700fs"></ZoomStartTime>
      <ZoomEndTime time="626701fs"></ZoomEndTime>
      <Cursor1Time time="402700fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="222"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="14" />
   <wvobject fp_name="/uart_interface_testbench/clock" type="logic">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_interface_testbench/UARTData" type="array">
      <obj_property name="ElementShortName">UARTData[7:0]</obj_property>
      <obj_property name="ObjectShortName">UARTData[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_interface_testbench/UARTDataRdy" type="logic">
      <obj_property name="ElementShortName">UARTDataRdy</obj_property>
      <obj_property name="ObjectShortName">UARTDataRdy</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_interface_testbench/DinCorr" type="array">
      <obj_property name="ElementShortName">DinCorr[15:0]</obj_property>
      <obj_property name="ObjectShortName">DinCorr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_interface_testbench/NDinCorr" type="logic">
      <obj_property name="ElementShortName">NDinCorr</obj_property>
      <obj_property name="ObjectShortName">NDinCorr</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_interface_testbench/EODinCorr" type="logic">
      <obj_property name="ElementShortName">EODinCorr</obj_property>
      <obj_property name="ObjectShortName">EODinCorr</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_interface_testbench/interface/ChaInSel" type="array">
      <obj_property name="ElementShortName">ChaInSel[1:0]</obj_property>
      <obj_property name="ObjectShortName">ChaInSel[1:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider34">
      <obj_property name="label">Internal</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_interface_testbench/interface/curr_state" type="other">
      <obj_property name="ElementShortName">curr_state</obj_property>
      <obj_property name="ObjectShortName">curr_state</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_interface_testbench/interface/EODsig" type="logic">
      <obj_property name="ElementShortName">EODsig</obj_property>
      <obj_property name="ObjectShortName">EODsig</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_interface_testbench/interface/DataRdy" type="logic">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">DataRdy</obj_property>
      <obj_property name="ObjectShortName">DataRdy</obj_property>
      <obj_property name="label">wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_interface_testbench/interface/rd_en" type="logic">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_interface_testbench/interface/Data" type="array">
      <obj_property name="ElementShortName">Data[15:0]</obj_property>
      <obj_property name="ObjectShortName">Data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_interface_testbench/interface/fifo_underflow" type="logic">
      <obj_property name="ElementShortName">fifo_underflow</obj_property>
      <obj_property name="ObjectShortName">fifo_underflow</obj_property>
   </wvobject>
</wave_config>
