// Seed: 3136277058
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1;
  assign id_1 = id_1 ? 1 : 1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_16(
      .id_0(1),
      .id_1(1 - 1 >= 1),
      .id_2(id_14),
      .id_3(id_3),
      .id_4(1),
      .id_5(""),
      .id_6(1),
      .id_7(id_9),
      .id_8(id_10),
      .id_9(0),
      .id_10(1),
      .id_11(id_2)
  );
  tri1 id_17;
  assign id_10 = id_1;
  assign id_8  = id_3;
  module_0(
      id_6, id_5, id_2
  );
  assign id_13 = id_15 / id_6;
  xnor (id_2, id_6, id_5, id_11, id_15, id_10, id_17, id_8, id_9, id_16, id_1);
  assign id_17 = 1;
endmodule
