{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602463459666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602463459670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 21:44:19 2020 " "Processing started: Sun Oct 11 21:44:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602463459670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463459670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MBCORE -c MBCORE " "Command: quartus_sta MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463459671 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1602463459892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463461018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463461018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463461064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463461064 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463461645 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MBCORE.sdc " "Synopsys Design Constraints File file not found: 'MBCORE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463461840 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463461840 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name physical_clock physical_clock " "create_clock -period 1.000 -name physical_clock physical_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602463461880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name core:core_a\|Temporizador:temp\|clockT core:core_a\|Temporizador:temp\|clockT " "create_clock -period 1.000 -name core:core_a\|Temporizador:temp\|clockT core:core_a\|Temporizador:temp\|clockT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602463461880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602463461880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602463461880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602463461880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602463461880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_B clock_B " "create_clock -period 1.000 -name clock_B clock_B" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602463461880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602463461880 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463461880 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602463461918 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463461918 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463461941 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463461943 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1602463461945 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602463461967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602463470821 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463470821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -158.214 " "Worst-case setup slack is -158.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -158.214         -339202.213 core:core_a\|Temporizador:temp\|clockT  " " -158.214         -339202.213 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -155.882          -21490.658 physical_clock  " " -155.882          -21490.658 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.358            -187.838 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "  -13.358            -187.838 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.176             -87.304 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -8.176             -87.304 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.047            -108.929 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -8.047            -108.929 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.217           -3931.351 clock_B  " "   -5.217           -3931.351 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.291             -33.715 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -3.291             -33.715 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463470826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.625             -28.171 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -2.625             -28.171 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463470826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463470826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.164 " "Worst-case hold slack is -2.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.164             -18.875 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.164             -18.875 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 core:core_a\|Temporizador:temp\|clockT  " "    0.094               0.000 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 physical_clock  " "    0.402               0.000 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.404               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.404               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.405               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.406               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 clock_B  " "    0.465               0.000 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463471029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463471035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463471039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1349.803 clock_B  " "   -3.000           -1349.803 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -567.769 physical_clock  " "   -3.000            -567.769 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -4540.488 core:core_a\|Temporizador:temp\|clockT  " "   -2.693           -4540.488 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -50.484 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.693             -50.484 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -50.484 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.693             -50.484 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.431               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463471047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463471047 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602463484293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463484327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463485250 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602463485634 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463485634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463485636 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602463485980 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463485980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -143.479 " "Worst-case setup slack is -143.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463485989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463485989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -143.479         -307726.137 core:core_a\|Temporizador:temp\|clockT  " " -143.479         -307726.137 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463485989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -141.328          -19415.263 physical_clock  " " -141.328          -19415.263 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463485989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.602            -177.101 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "  -12.602            -177.101 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463485989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.377             -76.395 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -7.377             -76.395 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463485989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.252             -97.046 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -7.252             -97.046 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463485989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.669           -3545.261 clock_B  " "   -4.669           -3545.261 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463485989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.868             -29.375 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -2.868             -29.375 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463485989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.363             -24.848 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -2.363             -24.848 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463485989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463485989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.050 " "Worst-case hold slack is -2.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.050             -18.218 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.050             -18.218 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 core:core_a\|Temporizador:temp\|clockT  " "    0.087               0.000 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.353               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 physical_clock  " "    0.354               0.000 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.355               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.355               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.356               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 clock_B  " "    0.420               0.000 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463486200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463486210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463486218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1349.759 clock_B  " "   -3.000           -1349.759 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -564.777 physical_clock  " "   -3.000            -564.777 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -4533.844 core:core_a\|Temporizador:temp\|clockT  " "   -2.649           -4533.844 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -50.352 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.649             -50.352 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -50.352 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.649             -50.352 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.288               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463486230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463486230 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602463499829 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602463500077 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463500077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463500079 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602463500272 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463500272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -78.640 " "Worst-case setup slack is -78.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -78.640         -167701.616 core:core_a\|Temporizador:temp\|clockT  " "  -78.640         -167701.616 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -77.199          -10473.615 physical_clock  " "  -77.199          -10473.615 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.859             -96.255 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.859             -96.255 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.723             -27.183 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -3.723             -27.183 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.552             -38.763 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -3.552             -38.763 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.086           -1456.218 clock_B  " "   -2.086           -1456.218 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296             -11.990 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.296             -11.990 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855              -8.243 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -0.855              -8.243 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463500283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.357 " "Worst-case hold slack is -1.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357             -12.854 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.357             -12.854 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391              -0.873 core:core_a\|Temporizador:temp\|clockT  " "   -0.391              -0.873 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.181               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 physical_clock  " "    0.181               0.000 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.182               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.182               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.184               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 clock_B  " "    0.212               0.000 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463500482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463500494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463500507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1110.753 clock_B  " "   -3.000           -1110.753 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -395.108 physical_clock  " "   -3.000            -395.108 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -3368.000 core:core_a\|Temporizador:temp\|clockT  " "   -1.000           -3368.000 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -1.000             -36.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -1.000             -36.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.000             -12.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.000             -12.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.273               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602463500522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463500522 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463514670 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463514733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5152 " "Peak virtual memory: 5152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602463514992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 21:45:14 2020 " "Processing ended: Sun Oct 11 21:45:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602463514992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602463514992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602463514992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602463514992 ""}
