`timescale 1 ps / 1 ps
module mux_2_1_tb();

	reg [0] S, I_0, I_1;
	wire [31:0] R;

	reg clk;
	
	mux_2_1 mux_2_1_inst(R, S, I_0, I_1);
	
	always
		begin 
			#1 clk = ~clk;
		end
		
	initial 
		begin 
			A = 32'b11111111111111110000000000000000;
			B = 32'b00000000000000001111111111111111;
	
		#100 A = 32'b11111111111111111111111111111111;
			 B = 32'b00000000000000000000000000000000;
		
		#100 A = 32'b11111111111111111111111111111111;
			 B = 32'b00000000000000001111111111111111;
		end
	
endmodule
