{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715395928192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715395928193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:52:08 2024 " "Processing started: Sat May 11 10:52:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715395928193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715395928193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab10_2 -c Lab10_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab10_2 -c Lab10_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715395928193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1715395928450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab10_2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lab10_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab10_2-arch " "Found design unit 1: Lab10_2-arch" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395928838 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CLK_DIV-arch " "Found design unit 2: CLK_DIV-arch" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395928838 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab10_2 " "Found entity 1: Lab10_2" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395928838 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLK_DIV " "Found entity 2: CLK_DIV" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395928838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715395928838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab10_2 " "Elaborating entity \"Lab10_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715395928888 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_0\[20\] Lab10_2.vhd(9) " "Using initial value X (don't care) for net \"GPIO_0\[20\]\" at Lab10_2.vhd(9)" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715395928903 "|Lab10_2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_0\[18\] Lab10_2.vhd(9) " "Using initial value X (don't care) for net \"GPIO_0\[18\]\" at Lab10_2.vhd(9)" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715395928903 "|Lab10_2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_0\[16\] Lab10_2.vhd(9) " "Using initial value X (don't care) for net \"GPIO_0\[16\]\" at Lab10_2.vhd(9)" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715395928903 "|Lab10_2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_0\[12..9\] Lab10_2.vhd(9) " "Using initial value X (don't care) for net \"GPIO_0\[12..9\]\" at Lab10_2.vhd(9)" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715395928903 "|Lab10_2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[20\] Lab10_2.vhd(10) " "Using initial value X (don't care) for net \"GPIO_1\[20\]\" at Lab10_2.vhd(10)" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715395928903 "|Lab10_2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[18\] Lab10_2.vhd(10) " "Using initial value X (don't care) for net \"GPIO_1\[18\]\" at Lab10_2.vhd(10)" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715395928903 "|Lab10_2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[16\] Lab10_2.vhd(10) " "Using initial value X (don't care) for net \"GPIO_1\[16\]\" at Lab10_2.vhd(10)" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715395928903 "|Lab10_2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[12\] Lab10_2.vhd(10) " "Using initial value X (don't care) for net \"GPIO_1\[12\]\" at Lab10_2.vhd(10)" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715395928903 "|Lab10_2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[10\] Lab10_2.vhd(10) " "Using initial value X (don't care) for net \"GPIO_1\[10\]\" at Lab10_2.vhd(10)" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715395928903 "|Lab10_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIV CLK_DIV:CLK_U1 " "Elaborating entity \"CLK_DIV\" for hierarchy \"CLK_DIV:CLK_U1\"" {  } { { "Lab10_2.vhd" "CLK_U1" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715395928938 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_out Lab10_2.vhd(186) " "VHDL Process Statement warning at Lab10_2.vhd(186): signal \"CLK_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715395928938 "|Lab10_2|CLK_DIV:CLK_U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_out2 Lab10_2.vhd(187) " "VHDL Process Statement warning at Lab10_2.vhd(187): signal \"CLK_out2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715395928939 "|Lab10_2|CLK_DIV:CLK_U1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1715395929430 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1715395929431 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[5\]\[0\] LINE1\[5\]\[0\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[5\]\[0\]\" is converted into an equivalent circuit using register \"LINE1\[5\]\[0\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[4\]\[0\] LINE1\[4\]\[0\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[4\]\[0\]\" is converted into an equivalent circuit using register \"LINE1\[4\]\[0\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[3\]\[0\] LINE1\[3\]\[0\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[3\]\[0\]\" is converted into an equivalent circuit using register \"LINE1\[3\]\[0\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[2\]\[0\] LINE1\[2\]\[0\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[2\]\[0\]\" is converted into an equivalent circuit using register \"LINE1\[2\]\[0\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[1\]\[0\] LINE1\[1\]\[0\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[1\]\[0\]\" is converted into an equivalent circuit using register \"LINE1\[1\]\[0\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[6\]\[1\] LINE1\[6\]\[1\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[6\]\[1\]\" is converted into an equivalent circuit using register \"LINE1\[6\]\[1\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[6][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[5\]\[1\] LINE1\[5\]\[1\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[5\]\[1\]\" is converted into an equivalent circuit using register \"LINE1\[5\]\[1\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[5][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[4\]\[1\] LINE1\[4\]\[1\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[4\]\[1\]\" is converted into an equivalent circuit using register \"LINE1\[4\]\[1\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[4][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[3\]\[1\] LINE1\[3\]\[1\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[3\]\[1\]\" is converted into an equivalent circuit using register \"LINE1\[3\]\[1\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[7\]\[2\] LINE1\[7\]\[2\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[7\]\[2\]\" is converted into an equivalent circuit using register \"LINE1\[7\]\[2\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[7][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[0\]\[2\] LINE1\[0\]\[2\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[0\]\[2\]\" is converted into an equivalent circuit using register \"LINE1\[0\]\[2\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[7\]\[4\] LINE1\[7\]\[4\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[7\]\[4\]\" is converted into an equivalent circuit using register \"LINE1\[7\]\[4\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[7][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[6\]\[4\] LINE1\[6\]\[4\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[6\]\[4\]\" is converted into an equivalent circuit using register \"LINE1\[6\]\[4\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[6][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[5\]\[4\] LINE1\[5\]\[4\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[5\]\[4\]\" is converted into an equivalent circuit using register \"LINE1\[5\]\[4\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[5][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[4\]\[4\] LINE1\[4\]\[4\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[4\]\[4\]\" is converted into an equivalent circuit using register \"LINE1\[4\]\[4\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[4][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[3\]\[4\] LINE1\[3\]\[4\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[3\]\[4\]\" is converted into an equivalent circuit using register \"LINE1\[3\]\[4\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[2\]\[4\] LINE1\[2\]\[4\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[2\]\[4\]\" is converted into an equivalent circuit using register \"LINE1\[2\]\[4\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[1\]\[4\] LINE1\[1\]\[4\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[1\]\[4\]\" is converted into an equivalent circuit using register \"LINE1\[1\]\[4\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[0\]\[5\] LINE1\[0\]\[5\]~_emulated LINE1\[0\]\[5\]~39 " "Register \"LINE1\[0\]\[5\]\" is converted into an equivalent circuit using register \"LINE1\[0\]\[5\]~_emulated\" and latch \"LINE1\[0\]\[5\]~39\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LINE1\[0\]\[6\] LINE1\[0\]\[6\]~_emulated LINE1\[5\]\[0\]~1 " "Register \"LINE1\[0\]\[6\]\" is converted into an equivalent circuit using register \"LINE1\[0\]\[6\]~_emulated\" and latch \"LINE1\[5\]\[0\]~1\"" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1715395929432 "|Lab10_2|LINE1[0][6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1715395929432 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[13\] GND " "Pin \"GPIO_0\[13\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[15\] GND " "Pin \"GPIO_0\[15\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[18\] GND " "Pin \"GPIO_0\[18\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[20\] GND " "Pin \"GPIO_0\[20\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[10\] GND " "Pin \"GPIO_1\[10\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[12\] GND " "Pin \"GPIO_1\[12\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Pin \"GPIO_1\[16\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Pin \"GPIO_1\[18\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[19\] VCC " "Pin \"GPIO_1\[19\]\" is stuck at VCC" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Pin \"GPIO_1\[20\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[21\] GND " "Pin \"GPIO_1\[21\]\" is stuck at GND" {  } { { "Lab10_2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/Lab10/Lab10_2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715395929504 "|Lab10_2|GPIO_1[21]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715395929504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715395929599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715395930026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715395930026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "324 " "Implemented 324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715395930111 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715395930111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "295 " "Implemented 295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715395930111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715395930111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715395930134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:52:10 2024 " "Processing ended: Sat May 11 10:52:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715395930134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715395930134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715395930134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715395930134 ""}
