<!-- HTML header for doxygen 1.8.3.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>libsimdpp: Operations: shift</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="main">
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libsimdpp
   &#160;<span id="projectnumber">0.9.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Operations: shift</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga48dd1938510532eca333cbe4ffd3acfb"><td class="memItemLeft" align="right" valign="top">int8x16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga48dd1938510532eca333cbe4ffd3acfb">simdpp::shift_r</a> (int8x16 a, unsigned count)</td></tr>
<tr class="memdesc:ga48dd1938510532eca333cbe4ffd3acfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 8-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#ga48dd1938510532eca333cbe4ffd3acfb">More...</a><br/></td></tr>
<tr class="separator:ga48dd1938510532eca333cbe4ffd3acfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a086623492385bd143d9a304b7afeef"><td class="memItemLeft" align="right" valign="top">int8x32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga9a086623492385bd143d9a304b7afeef">simdpp::shift_r</a> (int8x32 a, unsigned count)</td></tr>
<tr class="separator:ga9a086623492385bd143d9a304b7afeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab874f8727d410dd7f9a2f3f46d329f10"><td class="memItemLeft" align="right" valign="top">uint8x16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#gab874f8727d410dd7f9a2f3f46d329f10">simdpp::shift_r</a> (uint8x16 a, unsigned count)</td></tr>
<tr class="memdesc:gab874f8727d410dd7f9a2f3f46d329f10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 8-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#gab874f8727d410dd7f9a2f3f46d329f10">More...</a><br/></td></tr>
<tr class="separator:gab874f8727d410dd7f9a2f3f46d329f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d021a7ce2ed0161f1e8657f7ff55586"><td class="memItemLeft" align="right" valign="top">uint8x32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga7d021a7ce2ed0161f1e8657f7ff55586">simdpp::shift_r</a> (uint8x32 a, unsigned count)</td></tr>
<tr class="memdesc:ga7d021a7ce2ed0161f1e8657f7ff55586"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 8-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#ga7d021a7ce2ed0161f1e8657f7ff55586">More...</a><br/></td></tr>
<tr class="separator:ga7d021a7ce2ed0161f1e8657f7ff55586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05fe08fa3e8598291725b2348fa4ea8f"><td class="memItemLeft" align="right" valign="top">int16x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga05fe08fa3e8598291725b2348fa4ea8f">simdpp::shift_r</a> (int16x8 a, unsigned count)</td></tr>
<tr class="memdesc:ga05fe08fa3e8598291725b2348fa4ea8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 16-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#ga05fe08fa3e8598291725b2348fa4ea8f">More...</a><br/></td></tr>
<tr class="separator:ga05fe08fa3e8598291725b2348fa4ea8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga125d4ba4e16d339c71a204267d39d68f"><td class="memItemLeft" align="right" valign="top">int16x16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga125d4ba4e16d339c71a204267d39d68f">simdpp::shift_r</a> (int16x16 a, unsigned count)</td></tr>
<tr class="memdesc:ga125d4ba4e16d339c71a204267d39d68f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 16-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#ga125d4ba4e16d339c71a204267d39d68f">More...</a><br/></td></tr>
<tr class="separator:ga125d4ba4e16d339c71a204267d39d68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5655729916468f41ea53846c5e397fc5"><td class="memItemLeft" align="right" valign="top">uint16x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga5655729916468f41ea53846c5e397fc5">simdpp::shift_r</a> (uint16x8 a, unsigned count)</td></tr>
<tr class="memdesc:ga5655729916468f41ea53846c5e397fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 16-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#ga5655729916468f41ea53846c5e397fc5">More...</a><br/></td></tr>
<tr class="separator:ga5655729916468f41ea53846c5e397fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9342101e9a7a247a35809429f7cc9c01"><td class="memItemLeft" align="right" valign="top">uint16x16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga9342101e9a7a247a35809429f7cc9c01">simdpp::shift_r</a> (uint16x16 a, unsigned count)</td></tr>
<tr class="memdesc:ga9342101e9a7a247a35809429f7cc9c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 16-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#ga9342101e9a7a247a35809429f7cc9c01">More...</a><br/></td></tr>
<tr class="separator:ga9342101e9a7a247a35809429f7cc9c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0836bce7fc1126ac064f961f8dc833"><td class="memItemLeft" align="right" valign="top">int32x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#gade0836bce7fc1126ac064f961f8dc833">simdpp::shift_r</a> (int32x4 a, unsigned count)</td></tr>
<tr class="memdesc:gade0836bce7fc1126ac064f961f8dc833"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 32-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#gade0836bce7fc1126ac064f961f8dc833">More...</a><br/></td></tr>
<tr class="separator:gade0836bce7fc1126ac064f961f8dc833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa607f9f409c906890c40eee57c85c62d"><td class="memItemLeft" align="right" valign="top">int32x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#gaa607f9f409c906890c40eee57c85c62d">simdpp::shift_r</a> (int32x8 a, unsigned count)</td></tr>
<tr class="memdesc:gaa607f9f409c906890c40eee57c85c62d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 32-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#gaa607f9f409c906890c40eee57c85c62d">More...</a><br/></td></tr>
<tr class="separator:gaa607f9f409c906890c40eee57c85c62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b4209eaed76ca5d39f203fd8c98bd8"><td class="memItemLeft" align="right" valign="top">uint32x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#gac6b4209eaed76ca5d39f203fd8c98bd8">simdpp::shift_r</a> (uint32x4 a, unsigned count)</td></tr>
<tr class="memdesc:gac6b4209eaed76ca5d39f203fd8c98bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 32-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#gac6b4209eaed76ca5d39f203fd8c98bd8">More...</a><br/></td></tr>
<tr class="separator:gac6b4209eaed76ca5d39f203fd8c98bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f23805dd96fef4a66113407b0b89b22"><td class="memItemLeft" align="right" valign="top">uint32x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga8f23805dd96fef4a66113407b0b89b22">simdpp::shift_r</a> (uint32x8 a, unsigned count)</td></tr>
<tr class="memdesc:ga8f23805dd96fef4a66113407b0b89b22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 32-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#ga8f23805dd96fef4a66113407b0b89b22">More...</a><br/></td></tr>
<tr class="separator:ga8f23805dd96fef4a66113407b0b89b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb0fcc3bfb1bea6fa8e0b93b60576d9"><td class="memItemLeft" align="right" valign="top">int64x2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#gabdb0fcc3bfb1bea6fa8e0b93b60576d9">simdpp::shift_r</a> (int64x2 a, unsigned count)</td></tr>
<tr class="memdesc:gabdb0fcc3bfb1bea6fa8e0b93b60576d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 64-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#gabdb0fcc3bfb1bea6fa8e0b93b60576d9">More...</a><br/></td></tr>
<tr class="separator:gabdb0fcc3bfb1bea6fa8e0b93b60576d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52b654ca42025342cdef5f97c2f842b"><td class="memItemLeft" align="right" valign="top">int64x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#gad52b654ca42025342cdef5f97c2f842b">simdpp::shift_r</a> (int64x4 a, unsigned count)</td></tr>
<tr class="memdesc:gad52b654ca42025342cdef5f97c2f842b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 64-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#gad52b654ca42025342cdef5f97c2f842b">More...</a><br/></td></tr>
<tr class="separator:gad52b654ca42025342cdef5f97c2f842b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f5bc3708fac27ca812e98359befd8a"><td class="memItemLeft" align="right" valign="top">uint64x2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga01f5bc3708fac27ca812e98359befd8a">simdpp::shift_r</a> (uint64x2 a, unsigned count)</td></tr>
<tr class="memdesc:ga01f5bc3708fac27ca812e98359befd8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 64-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#ga01f5bc3708fac27ca812e98359befd8a">More...</a><br/></td></tr>
<tr class="separator:ga01f5bc3708fac27ca812e98359befd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248efdabd4985df13b9f386174aac78"><td class="memItemLeft" align="right" valign="top">uint64x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#gad248efdabd4985df13b9f386174aac78">simdpp::shift_r</a> (uint64x4 a, unsigned count)</td></tr>
<tr class="memdesc:gad248efdabd4985df13b9f386174aac78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 64-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#gad248efdabd4985df13b9f386174aac78">More...</a><br/></td></tr>
<tr class="separator:gad248efdabd4985df13b9f386174aac78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1cac97f56c905324cdb5f7ed540e621"><td class="memItemLeft" align="right" valign="top">basic_int8x16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#gaa1cac97f56c905324cdb5f7ed540e621">simdpp::shift_l</a> (basic_int8x16 a, unsigned count)</td></tr>
<tr class="memdesc:gaa1cac97f56c905324cdb5f7ed540e621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 8-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#gaa1cac97f56c905324cdb5f7ed540e621">More...</a><br/></td></tr>
<tr class="separator:gaa1cac97f56c905324cdb5f7ed540e621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0f0d324adf3964162f5bcd9cf8e488"><td class="memItemLeft" align="right" valign="top">basic_int8x32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#gadc0f0d324adf3964162f5bcd9cf8e488">simdpp::shift_l</a> (basic_int8x32 a, unsigned count)</td></tr>
<tr class="memdesc:gadc0f0d324adf3964162f5bcd9cf8e488"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 8-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#gadc0f0d324adf3964162f5bcd9cf8e488">More...</a><br/></td></tr>
<tr class="separator:gadc0f0d324adf3964162f5bcd9cf8e488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb7cd82767a0d0d46d40fdcff661e84"><td class="memItemLeft" align="right" valign="top">basic_int16x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#gaecb7cd82767a0d0d46d40fdcff661e84">simdpp::shift_l</a> (basic_int16x8 a, unsigned count)</td></tr>
<tr class="memdesc:gaecb7cd82767a0d0d46d40fdcff661e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 16-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#gaecb7cd82767a0d0d46d40fdcff661e84">More...</a><br/></td></tr>
<tr class="separator:gaecb7cd82767a0d0d46d40fdcff661e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cdba0bd948dbf12d63699dc16b58a90"><td class="memItemLeft" align="right" valign="top">basic_int16x16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga8cdba0bd948dbf12d63699dc16b58a90">simdpp::shift_l</a> (basic_int16x16 a, unsigned count)</td></tr>
<tr class="memdesc:ga8cdba0bd948dbf12d63699dc16b58a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 16-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#ga8cdba0bd948dbf12d63699dc16b58a90">More...</a><br/></td></tr>
<tr class="separator:ga8cdba0bd948dbf12d63699dc16b58a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b13383585d75887172c25a5e70efbb"><td class="memItemLeft" align="right" valign="top">basic_int32x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga00b13383585d75887172c25a5e70efbb">simdpp::shift_l</a> (basic_int32x4 a, unsigned count)</td></tr>
<tr class="memdesc:ga00b13383585d75887172c25a5e70efbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 32-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#ga00b13383585d75887172c25a5e70efbb">More...</a><br/></td></tr>
<tr class="separator:ga00b13383585d75887172c25a5e70efbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02aadedb27f0f8ae20563be733dd9830"><td class="memItemLeft" align="right" valign="top">basic_int32x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga02aadedb27f0f8ae20563be733dd9830">simdpp::shift_l</a> (basic_int32x8 a, unsigned count)</td></tr>
<tr class="memdesc:ga02aadedb27f0f8ae20563be733dd9830"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 32-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#ga02aadedb27f0f8ae20563be733dd9830">More...</a><br/></td></tr>
<tr class="separator:ga02aadedb27f0f8ae20563be733dd9830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1758c4bc94313d08c97d28fb7d6d65b7"><td class="memItemLeft" align="right" valign="top">basic_int64x2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#ga1758c4bc94313d08c97d28fb7d6d65b7">simdpp::shift_l</a> (basic_int64x2 a, unsigned count)</td></tr>
<tr class="memdesc:ga1758c4bc94313d08c97d28fb7d6d65b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 64-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#ga1758c4bc94313d08c97d28fb7d6d65b7">More...</a><br/></td></tr>
<tr class="separator:ga1758c4bc94313d08c97d28fb7d6d65b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6601f8f54956178f959f910025264d"><td class="memItemLeft" align="right" valign="top">basic_int64x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00128.html#gaee6601f8f54956178f959f910025264d">simdpp::shift_l</a> (basic_int64x4 a, unsigned count)</td></tr>
<tr class="memdesc:gaee6601f8f54956178f959f910025264d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 64-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#gaee6601f8f54956178f959f910025264d">More...</a><br/></td></tr>
<tr class="separator:gaee6601f8f54956178f959f910025264d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad491cf4a2be741ea7f30ed9a371481d6"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:gad491cf4a2be741ea7f30ed9a371481d6"><td class="memTemplItemLeft" align="right" valign="top">int8x16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#gad491cf4a2be741ea7f30ed9a371481d6">simdpp::shift_r</a> (int8x16 a)</td></tr>
<tr class="memdesc:gad491cf4a2be741ea7f30ed9a371481d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 8-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#gad491cf4a2be741ea7f30ed9a371481d6">More...</a><br/></td></tr>
<tr class="separator:gad491cf4a2be741ea7f30ed9a371481d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc877e8090f53c20ee2e8dcfb0da3ae"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga3bc877e8090f53c20ee2e8dcfb0da3ae"><td class="memTemplItemLeft" align="right" valign="top">int8x32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga3bc877e8090f53c20ee2e8dcfb0da3ae">simdpp::shift_r</a> (int8x32 a)</td></tr>
<tr class="memdesc:ga3bc877e8090f53c20ee2e8dcfb0da3ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 8-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#ga3bc877e8090f53c20ee2e8dcfb0da3ae">More...</a><br/></td></tr>
<tr class="separator:ga3bc877e8090f53c20ee2e8dcfb0da3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367f08c5b3fbc61d1e3082d015f4e9d7"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga367f08c5b3fbc61d1e3082d015f4e9d7"><td class="memTemplItemLeft" align="right" valign="top">uint8x16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga367f08c5b3fbc61d1e3082d015f4e9d7">simdpp::shift_r</a> (uint8x16 a)</td></tr>
<tr class="memdesc:ga367f08c5b3fbc61d1e3082d015f4e9d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 8-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#ga367f08c5b3fbc61d1e3082d015f4e9d7">More...</a><br/></td></tr>
<tr class="separator:ga367f08c5b3fbc61d1e3082d015f4e9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7f653a494e1c05b613d8d910b14799"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:gaff7f653a494e1c05b613d8d910b14799"><td class="memTemplItemLeft" align="right" valign="top">uint8x32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#gaff7f653a494e1c05b613d8d910b14799">simdpp::shift_r</a> (uint8x32 a)</td></tr>
<tr class="memdesc:gaff7f653a494e1c05b613d8d910b14799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 8-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#gaff7f653a494e1c05b613d8d910b14799">More...</a><br/></td></tr>
<tr class="separator:gaff7f653a494e1c05b613d8d910b14799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5db44d010d5fc2b5cdc051ba33f0a4"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:gace5db44d010d5fc2b5cdc051ba33f0a4"><td class="memTemplItemLeft" align="right" valign="top">int16x8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#gace5db44d010d5fc2b5cdc051ba33f0a4">simdpp::shift_r</a> (int16x8 a)</td></tr>
<tr class="memdesc:gace5db44d010d5fc2b5cdc051ba33f0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 16-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#gace5db44d010d5fc2b5cdc051ba33f0a4">More...</a><br/></td></tr>
<tr class="separator:gace5db44d010d5fc2b5cdc051ba33f0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b5e089a5e3f0ccc498e5ab2e21c8af"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga96b5e089a5e3f0ccc498e5ab2e21c8af"><td class="memTemplItemLeft" align="right" valign="top">int16x16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga96b5e089a5e3f0ccc498e5ab2e21c8af">simdpp::shift_r</a> (int16x16 a)</td></tr>
<tr class="memdesc:ga96b5e089a5e3f0ccc498e5ab2e21c8af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 16-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#ga96b5e089a5e3f0ccc498e5ab2e21c8af">More...</a><br/></td></tr>
<tr class="separator:ga96b5e089a5e3f0ccc498e5ab2e21c8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbb4cc924344acd92c29d5f7929351e"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:gafcbb4cc924344acd92c29d5f7929351e"><td class="memTemplItemLeft" align="right" valign="top">uint16x8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#gafcbb4cc924344acd92c29d5f7929351e">simdpp::shift_r</a> (uint16x8 a)</td></tr>
<tr class="memdesc:gafcbb4cc924344acd92c29d5f7929351e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 16-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#gafcbb4cc924344acd92c29d5f7929351e">More...</a><br/></td></tr>
<tr class="separator:gafcbb4cc924344acd92c29d5f7929351e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0647a3198b8c549dc192b801a0978a0d"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga0647a3198b8c549dc192b801a0978a0d"><td class="memTemplItemLeft" align="right" valign="top">uint16x16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga0647a3198b8c549dc192b801a0978a0d">simdpp::shift_r</a> (uint16x16 a)</td></tr>
<tr class="memdesc:ga0647a3198b8c549dc192b801a0978a0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 16-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#ga0647a3198b8c549dc192b801a0978a0d">More...</a><br/></td></tr>
<tr class="separator:ga0647a3198b8c549dc192b801a0978a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76505cef596e0bb6f801e8521a2645fc"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga76505cef596e0bb6f801e8521a2645fc"><td class="memTemplItemLeft" align="right" valign="top">int32x4&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga76505cef596e0bb6f801e8521a2645fc">simdpp::shift_r</a> (int32x4 a)</td></tr>
<tr class="memdesc:ga76505cef596e0bb6f801e8521a2645fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 32-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#ga76505cef596e0bb6f801e8521a2645fc">More...</a><br/></td></tr>
<tr class="separator:ga76505cef596e0bb6f801e8521a2645fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c1b37d0d5a0e0dada43f14459712f8"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga98c1b37d0d5a0e0dada43f14459712f8"><td class="memTemplItemLeft" align="right" valign="top">int32x8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga98c1b37d0d5a0e0dada43f14459712f8">simdpp::shift_r</a> (int32x8 a)</td></tr>
<tr class="memdesc:ga98c1b37d0d5a0e0dada43f14459712f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 32-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#ga98c1b37d0d5a0e0dada43f14459712f8">More...</a><br/></td></tr>
<tr class="separator:ga98c1b37d0d5a0e0dada43f14459712f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b873c6c6372dbcdded0ac200e60fd6"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:gad4b873c6c6372dbcdded0ac200e60fd6"><td class="memTemplItemLeft" align="right" valign="top">uint32x4&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#gad4b873c6c6372dbcdded0ac200e60fd6">simdpp::shift_r</a> (uint32x4 a)</td></tr>
<tr class="memdesc:gad4b873c6c6372dbcdded0ac200e60fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 32-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#gad4b873c6c6372dbcdded0ac200e60fd6">More...</a><br/></td></tr>
<tr class="separator:gad4b873c6c6372dbcdded0ac200e60fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0715f42771879037c26d2c0d4a3ca2f5"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga0715f42771879037c26d2c0d4a3ca2f5"><td class="memTemplItemLeft" align="right" valign="top">uint32x8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga0715f42771879037c26d2c0d4a3ca2f5">simdpp::shift_r</a> (uint32x8 a)</td></tr>
<tr class="memdesc:ga0715f42771879037c26d2c0d4a3ca2f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 32-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#ga0715f42771879037c26d2c0d4a3ca2f5">More...</a><br/></td></tr>
<tr class="separator:ga0715f42771879037c26d2c0d4a3ca2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd023df24841b8251884957b1056258"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga5bd023df24841b8251884957b1056258"><td class="memTemplItemLeft" align="right" valign="top">int64x2&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga5bd023df24841b8251884957b1056258">simdpp::shift_r</a> (int64x2 a)</td></tr>
<tr class="memdesc:ga5bd023df24841b8251884957b1056258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 64-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#ga5bd023df24841b8251884957b1056258">More...</a><br/></td></tr>
<tr class="separator:ga5bd023df24841b8251884957b1056258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8193f212cb7942e129f095ef5f9fd5"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga5a8193f212cb7942e129f095ef5f9fd5"><td class="memTemplItemLeft" align="right" valign="top">int64x4&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga5a8193f212cb7942e129f095ef5f9fd5">simdpp::shift_r</a> (int64x4 a)</td></tr>
<tr class="memdesc:ga5a8193f212cb7942e129f095ef5f9fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts signed 64-bit values right by <em>count</em> bits while shifting in the sign bit.  <a href="#ga5a8193f212cb7942e129f095ef5f9fd5">More...</a><br/></td></tr>
<tr class="separator:ga5a8193f212cb7942e129f095ef5f9fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70247eb0f01218126a30d886e053d5c1"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga70247eb0f01218126a30d886e053d5c1"><td class="memTemplItemLeft" align="right" valign="top">uint64x2&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga70247eb0f01218126a30d886e053d5c1">simdpp::shift_r</a> (uint64x2 a)</td></tr>
<tr class="memdesc:ga70247eb0f01218126a30d886e053d5c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 64-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#ga70247eb0f01218126a30d886e053d5c1">More...</a><br/></td></tr>
<tr class="separator:ga70247eb0f01218126a30d886e053d5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e30b8d8e10d7ad53eb11213c2f19004"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga5e30b8d8e10d7ad53eb11213c2f19004"><td class="memTemplItemLeft" align="right" valign="top">uint64x4&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga5e30b8d8e10d7ad53eb11213c2f19004">simdpp::shift_r</a> (uint64x4 a)</td></tr>
<tr class="memdesc:ga5e30b8d8e10d7ad53eb11213c2f19004"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts unsigned 64-bit values right by <em>count</em> bits while shifting in zeros.  <a href="#ga5e30b8d8e10d7ad53eb11213c2f19004">More...</a><br/></td></tr>
<tr class="separator:ga5e30b8d8e10d7ad53eb11213c2f19004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d48ff861f45a9827e89d2a7c9ba3054"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga1d48ff861f45a9827e89d2a7c9ba3054"><td class="memTemplItemLeft" align="right" valign="top">basic_int8x16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga1d48ff861f45a9827e89d2a7c9ba3054">simdpp::shift_l</a> (basic_int8x16 a)</td></tr>
<tr class="memdesc:ga1d48ff861f45a9827e89d2a7c9ba3054"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 8-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#ga1d48ff861f45a9827e89d2a7c9ba3054">More...</a><br/></td></tr>
<tr class="separator:ga1d48ff861f45a9827e89d2a7c9ba3054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38fc5d98312237343815ae37dd0685b"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:gaa38fc5d98312237343815ae37dd0685b"><td class="memTemplItemLeft" align="right" valign="top">basic_int8x32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#gaa38fc5d98312237343815ae37dd0685b">simdpp::shift_l</a> (basic_int8x32 a)</td></tr>
<tr class="memdesc:gaa38fc5d98312237343815ae37dd0685b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 8-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#gaa38fc5d98312237343815ae37dd0685b">More...</a><br/></td></tr>
<tr class="separator:gaa38fc5d98312237343815ae37dd0685b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f15b2e8d05d1a8a350466ac3672832"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga71f15b2e8d05d1a8a350466ac3672832"><td class="memTemplItemLeft" align="right" valign="top">basic_int16x8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga71f15b2e8d05d1a8a350466ac3672832">simdpp::shift_l</a> (basic_int16x8 a)</td></tr>
<tr class="memdesc:ga71f15b2e8d05d1a8a350466ac3672832"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 16-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#ga71f15b2e8d05d1a8a350466ac3672832">More...</a><br/></td></tr>
<tr class="separator:ga71f15b2e8d05d1a8a350466ac3672832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc03c1ffcb46a16c2d1a00291859b07"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga0bc03c1ffcb46a16c2d1a00291859b07"><td class="memTemplItemLeft" align="right" valign="top">basic_int16x16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga0bc03c1ffcb46a16c2d1a00291859b07">simdpp::shift_l</a> (basic_int16x16 a)</td></tr>
<tr class="memdesc:ga0bc03c1ffcb46a16c2d1a00291859b07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 16-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#ga0bc03c1ffcb46a16c2d1a00291859b07">More...</a><br/></td></tr>
<tr class="separator:ga0bc03c1ffcb46a16c2d1a00291859b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fcd9693a4911f45392932cc612dbf3b"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga0fcd9693a4911f45392932cc612dbf3b"><td class="memTemplItemLeft" align="right" valign="top">basic_int32x4&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga0fcd9693a4911f45392932cc612dbf3b">simdpp::shift_l</a> (basic_int32x4 a)</td></tr>
<tr class="memdesc:ga0fcd9693a4911f45392932cc612dbf3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 32-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#ga0fcd9693a4911f45392932cc612dbf3b">More...</a><br/></td></tr>
<tr class="separator:ga0fcd9693a4911f45392932cc612dbf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25c0634e4b5e2d48837e72608704fd71"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga25c0634e4b5e2d48837e72608704fd71"><td class="memTemplItemLeft" align="right" valign="top">basic_int32x8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga25c0634e4b5e2d48837e72608704fd71">simdpp::shift_l</a> (basic_int32x8 a)</td></tr>
<tr class="memdesc:ga25c0634e4b5e2d48837e72608704fd71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 32-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#ga25c0634e4b5e2d48837e72608704fd71">More...</a><br/></td></tr>
<tr class="separator:ga25c0634e4b5e2d48837e72608704fd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32f0e537f5b1b5f566cc5a509adde9c"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:gaf32f0e537f5b1b5f566cc5a509adde9c"><td class="memTemplItemLeft" align="right" valign="top">basic_int64x2&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#gaf32f0e537f5b1b5f566cc5a509adde9c">simdpp::shift_l</a> (basic_int64x2 a)</td></tr>
<tr class="memdesc:gaf32f0e537f5b1b5f566cc5a509adde9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 64-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#gaf32f0e537f5b1b5f566cc5a509adde9c">More...</a><br/></td></tr>
<tr class="separator:gaf32f0e537f5b1b5f566cc5a509adde9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9d0f0757cd52f5ce41d95d1d7c2c4c"><td class="memTemplParams" colspan="2">template&lt;unsigned count&gt; </td></tr>
<tr class="memitem:ga6f9d0f0757cd52f5ce41d95d1d7c2c4c"><td class="memTemplItemLeft" align="right" valign="top">basic_int64x4&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00128.html#ga6f9d0f0757cd52f5ce41d95d1d7c2c4c">simdpp::shift_l</a> (basic_int64x4 a)</td></tr>
<tr class="memdesc:ga6f9d0f0757cd52f5ce41d95d1d7c2c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shifts 64-bit values left by <em>count</em> bits while shifting in zeros.  <a href="#ga6f9d0f0757cd52f5ce41d95d1d7c2c4c">More...</a><br/></td></tr>
<tr class="separator:ga6f9d0f0757cd52f5ce41d95d1d7c2c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaa1cac97f56c905324cdb5f7ed540e621"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">basic_int8x16 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int8x16&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts 8-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 5 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 10 instructions. </li>
<li>In AVX2 this intrinsic results in at least 5 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gadc0f0d324adf3964162f5bcd9cf8e488"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">basic_int8x32 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int8x32&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts 8-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 5 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 10 instructions. </li>
<li>In AVX2 this intrinsic results in at least 5 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaecb7cd82767a0d0d46d40fdcff661e84"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">basic_int16x8 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int16x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts 16-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga8cdba0bd948dbf12d63699dc16b58a90"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">basic_int16x16 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int16x16&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts 16-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga00b13383585d75887172c25a5e70efbb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">basic_int32x4 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts 32-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga02aadedb27f0f8ae20563be733dd9830"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">basic_int32x8 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int32x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts 32-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga1758c4bc94313d08c97d28fb7d6d65b7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">basic_int64x2 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts 64-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaee6601f8f54956178f959f910025264d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">basic_int64x4 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int64x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts 64-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga1d48ff861f45a9827e89d2a7c9ba3054"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">basic_int8x16 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int8x16&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts 8-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 3 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 5 instructions. </li>
<li>In AVX2 and NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaa38fc5d98312237343815ae37dd0685b"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">basic_int8x32 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int8x32&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts 8-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 3 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 5 instructions. </li>
<li>In AVX2 and NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga71f15b2e8d05d1a8a350466ac3672832"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">basic_int16x8 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int16x8&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts 16-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga0bc03c1ffcb46a16c2d1a00291859b07"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">basic_int16x16 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int16x16&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts 16-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga0fcd9693a4911f45392932cc612dbf3b"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">basic_int32x4 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int32x4&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts 32-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga25c0634e4b5e2d48837e72608704fd71"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">basic_int32x8 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int32x8&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts 32-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaf32f0e537f5b1b5f566cc5a509adde9c"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">basic_int64x2 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int64x2&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts 64-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga6f9d0f0757cd52f5ce41d95d1d7c2c4c"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">basic_int64x4 simdpp::shift_l </td>
          <td>(</td>
          <td class="paramtype">basic_int64x4&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts 64-bit values left by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &lt;&lt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &lt;&lt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga48dd1938510532eca333cbe4ffd3acfb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8x16 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int8x16&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts signed 8-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 6 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 12 instructions. </li>
<li>In AVX2 this intrinsic results in at least 6 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga9a086623492385bd143d9a304b7afeef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8x32 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int8x32&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gab874f8727d410dd7f9a2f3f46d329f10"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8x16 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint8x16&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts unsigned 8-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 5 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 10 instructions. </li>
<li>In AVX2 this intrinsic results in at least 5 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga7d021a7ce2ed0161f1e8657f7ff55586"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8x32 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint8x32&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts unsigned 8-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 5 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 10 instructions. </li>
<li>In AVX2 this intrinsic results in at least 5 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga05fe08fa3e8598291725b2348fa4ea8f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int16x8 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int16x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts signed 16-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga125d4ba4e16d339c71a204267d39d68f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int16x16 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int16x16&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts signed 16-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga5655729916468f41ea53846c5e397fc5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint16x8 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint16x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts unsigned 16-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga9342101e9a7a247a35809429f7cc9c01"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint16x16 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint16x16&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts unsigned 16-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gade0836bce7fc1126ac064f961f8dc833"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int32x4 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts signed 32-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --> <ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
<dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaa607f9f409c906890c40eee57c85c62d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int32x8 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int32x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts signed 32-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --> <ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
<dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gac6b4209eaed76ca5d39f203fd8c98bd8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32x4 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts unsigned 32-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga8f23805dd96fef4a66113407b0b89b22"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32x8 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint32x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts unsigned 32-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gabdb0fcc3bfb1bea6fa8e0b93b60576d9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64x2 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts signed 64-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4-6 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 8-10 instructions. </li>
<li>In AVX2 this intrinsic results in at least 4-6 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gad52b654ca42025342cdef5f97c2f842b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64x4 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int64x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts signed 64-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4-6 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 8-10 instructions. </li>
<li>In AVX2 this intrinsic results in at least 4-6 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga01f5bc3708fac27ca812e98359befd8a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64x2 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts unsigned 64-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gad248efdabd4985df13b9f386174aac78"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64x4 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint64x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Shifts unsigned 64-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gad491cf4a2be741ea7f30ed9a371481d6"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int8x16 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int8x16&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts signed 8-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 6 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 12 instructions. </li>
<li>In AVX2 this intrinsic results in at least 5 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga3bc877e8090f53c20ee2e8dcfb0da3ae"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int8x32 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int8x32&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts signed 8-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 6 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 12 instructions. </li>
<li>In AVX2 this intrinsic results in at least 5 instructions. </li>
<li>In NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga367f08c5b3fbc61d1e3082d015f4e9d7"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint8x16 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint8x16&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts unsigned 8-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 3 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 5 instructions. </li>
<li>In AVX2 and NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaff7f653a494e1c05b613d8d910b14799"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint8x32 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint8x32&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts unsigned 8-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 3 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 5 instructions. </li>
<li>In AVX2 and NEON this intrinsic results in at least 3 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gace5db44d010d5fc2b5cdc051ba33f0a4"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int16x8 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int16x8&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts signed 16-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga96b5e089a5e3f0ccc498e5ab2e21c8af"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int16x16 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int16x16&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts signed 16-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gafcbb4cc924344acd92c29d5f7929351e"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16x8 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint16x8&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts unsigned 16-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga0647a3198b8c549dc192b801a0978a0d"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16x16 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint16x16&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts unsigned 16-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga76505cef596e0bb6f801e8521a2645fc"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int32x4 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int32x4&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts signed 32-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga98c1b37d0d5a0e0dada43f14459712f8"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int32x8 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int32x8&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts signed 32-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gad4b873c6c6372dbcdded0ac200e60fd6"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32x4 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint32x4&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts unsigned 32-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga0715f42771879037c26d2c0d4a3ca2f5"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32x8 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint32x8&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts unsigned 32-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga5bd023df24841b8251884957b1056258"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int64x2 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int64x2&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts signed 64-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>Not vectorized in SSE2-AVX2. </li>
<li>In SSE2-AVX2 this intrinsic results in at least 4-8 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>Not vectorized in SSE2-AVX. </li>
<li>In SSE2-AVX this intrinsic results in at least 8-16 instructions. </li>
<li>In AVX2 this intrinsic results in at least 4-8 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga5a8193f212cb7942e129f095ef5f9fd5"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int64x4 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">int64x4&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts signed 64-bit values right by <em>count</em> bits while shifting in the sign bit. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>Not vectorized in SSE2-AVX2. </li>
<li>In SSE2-AVX2 this intrinsic results in at least 4-8 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>Not vectorized in SSE2-AVX. </li>
<li>In SSE2-AVX this intrinsic results in at least 8-16 instructions. </li>
<li>In AVX2 this intrinsic results in at least 4-8 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga70247eb0f01218126a30d886e053d5c1"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64x2 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint64x2&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts unsigned 64-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga5e30b8d8e10d7ad53eb11213c2f19004"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned count&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64x4 simdpp::shift_r </td>
          <td>(</td>
          <td class="paramtype">uint64x4&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shifts unsigned 64-bit values right by <em>count</em> bits while shifting in zeros. </p>
<div class="fragment"><div class="line">r0 = a0 &gt;&gt; count</div>
<div class="line">...</div>
<div class="line">rN = aN &gt;&gt; count</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.3.1-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Oct 17 2013 03:50:36 for libsimdpp by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</div>
</body>
</html>
