assign xillybus_bus_clk = S_AXI_ACLK;
assign xillybus_S_AXI_AWADDR = S_AXI_AWADDR;
assign xillybus_S_AXI_AWVALID = S_AXI_AWVALID;
assign xillybus_S_AXI_WDATA = S_AXI_WDATA;
assign xillybus_S_AXI_WSTRB = S_AXI_WSTRB;
assign xillybus_S_AXI_WVALID = S_AXI_WVALID;
assign xillybus_S_AXI_BREADY = S_AXI_BREADY;
assign xillybus_S_AXI_ARADDR = S_AXI_ARADDR;
assign xillybus_S_AXI_ARVALID = S_AXI_ARVALID;
assign xillybus_S_AXI_RREADY = S_AXI_RREADY;
assign S_AXI_ARREADY = xillybus_S_AXI_ARREADY;
assign S_AXI_RDATA = xillybus_S_AXI_RDATA;
assign S_AXI_RRESP = xillybus_S_AXI_RRESP;
assign S_AXI_RVALID = xillybus_S_AXI_RVALID;
assign S_AXI_WREADY = xillybus_S_AXI_WREADY;
assign S_AXI_BRESP = xillybus_S_AXI_BRESP;
assign S_AXI_BVALID = xillybus_S_AXI_BVALID;
assign S_AXI_AWREADY = xillybus_S_AXI_AWREADY;
assign xillybus_M_AXI_ACLK = m_axi_aclk;
assign xillybus_M_AXI_ARESETN = m_axi_aresetn;
assign xillybus_M_AXI_ARREADY = m_axi_arready;
assign m_axi_arvalid = xillybus_M_AXI_ARVALID;
assign m_axi_araddr = xillybus_M_AXI_ARADDR;
assign m_axi_arlen = xillybus_M_AXI_ARLEN;
assign m_axi_arsize = xillybus_M_AXI_ARSIZE;
assign m_axi_arburst = xillybus_M_AXI_ARBURST;
assign m_axi_arprot = xillybus_M_AXI_ARPROT;
assign m_axi_arcache = xillybus_M_AXI_ARCACHE;
assign m_axi_rready = xillybus_M_AXI_RREADY;
assign xillybus_M_AXI_RVALID = m_axi_rvalid;
assign xillybus_M_AXI_RDATA = m_axi_rdata;
assign xillybus_M_AXI_RRESP = m_axi_rresp;
assign xillybus_M_AXI_RLAST = m_axi_rlast;
assign xillybus_M_AXI_AWREADY = m_axi_awready;
assign m_axi_awvalid = xillybus_M_AXI_AWVALID;
assign m_axi_awaddr = xillybus_M_AXI_AWADDR;
assign m_axi_awlen = xillybus_M_AXI_AWLEN;
assign m_axi_awsize = xillybus_M_AXI_AWSIZE;
assign m_axi_awburst = xillybus_M_AXI_AWBURST;
assign m_axi_awprot = xillybus_M_AXI_AWPROT;
assign m_axi_awcache = xillybus_M_AXI_AWCACHE;
assign xillybus_M_AXI_WREADY = m_axi_wready;
assign m_axi_wvalid = xillybus_M_AXI_WVALID;
assign m_axi_wdata = xillybus_M_AXI_WDATA;
assign m_axi_wstrb = xillybus_M_AXI_WSTRB;
assign m_axi_wlast = xillybus_M_AXI_WLAST;
assign m_axi_bready = xillybus_M_AXI_BREADY;
assign xillybus_M_AXI_BVALID = m_axi_bvalid;
assign xillybus_M_AXI_BRESP = m_axi_bresp;
assign Interrupt = xillybus_host_interrupt;
endmodule