============================================================
   Tang Dynasty, V6.1.154205
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/APP/Anlogic/bin/td.exe
   Built at =   16:13:58 Jan 20 2025
   Run by =     admin
   Run Date =   Mon Aug 11 16:17:24 2025

   Run on =     DESKT-CNBDGRPWD
============================================================
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 2.842244s wall, 7.875000s user + 0.031250s system = 7.906250s CPU (278.2%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  3.012956s wall, 8.093750s user + 0.062500s system = 8.156250s CPU (270.7%)

RUN-1004 : used memory is 695 MB, reserved memory is 675 MB, peak memory is 715 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.291254s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (101.6%)

RUN-1004 : used memory is 756 MB, reserved memory is 736 MB, peak memory is 756 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 1.547991s wall, 6.781250s user + 0.015625s system = 6.796875s CPU (439.1%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  1.866119s wall, 7.125000s user + 0.031250s system = 7.156250s CPU (383.5%)

RUN-1004 : used memory is 721 MB, reserved memory is 695 MB, peak memory is 770 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.298453s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (102.3%)

RUN-1004 : used memory is 773 MB, reserved memory is 748 MB, peak memory is 773 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 1.482118s wall, 6.484375s user + 0.015625s system = 6.500000s CPU (438.6%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  1.785765s wall, 6.812500s user + 0.015625s system = 6.828125s CPU (382.4%)

RUN-1004 : used memory is 725 MB, reserved memory is 700 MB, peak memory is 778 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.321326s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (101.7%)

RUN-1004 : used memory is 778 MB, reserved memory is 754 MB, peak memory is 778 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 1.488627s wall, 6.625000s user + 0.078125s system = 6.703125s CPU (450.3%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  1.786578s wall, 6.953125s user + 0.109375s system = 7.062500s CPU (395.3%)

RUN-1004 : used memory is 732 MB, reserved memory is 708 MB, peak memory is 782 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.304868s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (103.0%)

RUN-1004 : used memory is 784 MB, reserved memory is 759 MB, peak memory is 784 MB
