# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB8.srcs/sim_1/new/FSM_tb.vhd"

# Do not sort compile order
nosort
