--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top_LCD.twx top_LCD.ncd -o top_LCD.twr top_LCD.pcf -ucf
top_LCD.ucf

Design file:              top_LCD.ncd
Physical constraint file: top_LCD.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6884 paths analyzed, 1555 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.920ns.
--------------------------------------------------------------------------------

Paths for end point RAMB16BWER_top (RAMB16_X1Y4.ADDRB12), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_4 (FF)
  Destination:          RAMB16BWER_top (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.406ns (Levels of Logic = 2)
  Clock Path Skew:      1.231ns (1.777 - 0.546)
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_in_IBUFG_BUFG rising at 60.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_4 to RAMB16BWER_top
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.AQ      Tcko                  0.476   hv_position1/v_count<7>
                                                       hv_position1/v_count_4
    SLICE_X15Y16.D2      net (fanout=11)       0.951   hv_position1/v_count<4>
    SLICE_X15Y16.D       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<5>111
    SLICE_X15Y16.C1      net (fanout=1)        0.959   hv_position1/Msub_y_pos_xor<5>11
    SLICE_X15Y16.C       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<7>1
    RAMB16_X1Y4.ADDRB12  net (fanout=2)        1.102   y_pos<7>
    RAMB16_X1Y4.CLKB     Trcck_ADDRB           0.400   RAMB16BWER_top
                                                       RAMB16BWER_top
    -------------------------------------------------  ---------------------------
    Total                                      4.406ns (1.394ns logic, 3.012ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_3 (FF)
  Destination:          RAMB16BWER_top (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 2)
  Clock Path Skew:      1.230ns (1.777 - 0.547)
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_in_IBUFG_BUFG rising at 60.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_3 to RAMB16BWER_top
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.DQ      Tcko                  0.476   hv_position1/v_count<3>
                                                       hv_position1/v_count_3
    SLICE_X15Y16.D1      net (fanout=12)       0.775   hv_position1/v_count<3>
    SLICE_X15Y16.D       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<5>111
    SLICE_X15Y16.C1      net (fanout=1)        0.959   hv_position1/Msub_y_pos_xor<5>11
    SLICE_X15Y16.C       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<7>1
    RAMB16_X1Y4.ADDRB12  net (fanout=2)        1.102   y_pos<7>
    RAMB16_X1Y4.CLKB     Trcck_ADDRB           0.400   RAMB16BWER_top
                                                       RAMB16BWER_top
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (1.394ns logic, 2.836ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_0 (FF)
  Destination:          RAMB16BWER_top (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 2)
  Clock Path Skew:      1.230ns (1.777 - 0.547)
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_in_IBUFG_BUFG rising at 60.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_0 to RAMB16BWER_top
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.AQ      Tcko                  0.476   hv_position1/v_count<3>
                                                       hv_position1/v_count_0
    SLICE_X15Y16.D3      net (fanout=10)       0.416   hv_position1/v_count<0>
    SLICE_X15Y16.D       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<5>111
    SLICE_X15Y16.C1      net (fanout=1)        0.959   hv_position1/Msub_y_pos_xor<5>11
    SLICE_X15Y16.C       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<7>1
    RAMB16_X1Y4.ADDRB12  net (fanout=2)        1.102   y_pos<7>
    RAMB16_X1Y4.CLKB     Trcck_ADDRB           0.400   RAMB16BWER_top
                                                       RAMB16BWER_top
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.394ns logic, 2.477ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point RAMB16BWER_bottom (RAMB16_X1Y6.ADDRB12), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_4 (FF)
  Destination:          RAMB16BWER_bottom (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 2)
  Clock Path Skew:      1.239ns (1.785 - 0.546)
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_in_IBUFG_BUFG rising at 60.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_4 to RAMB16BWER_bottom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.AQ      Tcko                  0.476   hv_position1/v_count<7>
                                                       hv_position1/v_count_4
    SLICE_X15Y16.D2      net (fanout=11)       0.951   hv_position1/v_count<4>
    SLICE_X15Y16.D       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<5>111
    SLICE_X15Y16.C1      net (fanout=1)        0.959   hv_position1/Msub_y_pos_xor<5>11
    SLICE_X15Y16.C       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<7>1
    RAMB16_X1Y6.ADDRB12  net (fanout=2)        0.883   y_pos<7>
    RAMB16_X1Y6.CLKB     Trcck_ADDRB           0.400   RAMB16BWER_bottom
                                                       RAMB16BWER_bottom
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (1.394ns logic, 2.793ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_3 (FF)
  Destination:          RAMB16BWER_bottom (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 2)
  Clock Path Skew:      1.238ns (1.785 - 0.547)
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_in_IBUFG_BUFG rising at 60.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_3 to RAMB16BWER_bottom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.DQ      Tcko                  0.476   hv_position1/v_count<3>
                                                       hv_position1/v_count_3
    SLICE_X15Y16.D1      net (fanout=12)       0.775   hv_position1/v_count<3>
    SLICE_X15Y16.D       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<5>111
    SLICE_X15Y16.C1      net (fanout=1)        0.959   hv_position1/Msub_y_pos_xor<5>11
    SLICE_X15Y16.C       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<7>1
    RAMB16_X1Y6.ADDRB12  net (fanout=2)        0.883   y_pos<7>
    RAMB16_X1Y6.CLKB     Trcck_ADDRB           0.400   RAMB16BWER_bottom
                                                       RAMB16BWER_bottom
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (1.394ns logic, 2.617ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_0 (FF)
  Destination:          RAMB16BWER_bottom (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.652ns (Levels of Logic = 2)
  Clock Path Skew:      1.238ns (1.785 - 0.547)
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_in_IBUFG_BUFG rising at 60.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_0 to RAMB16BWER_bottom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.AQ      Tcko                  0.476   hv_position1/v_count<3>
                                                       hv_position1/v_count_0
    SLICE_X15Y16.D3      net (fanout=10)       0.416   hv_position1/v_count<0>
    SLICE_X15Y16.D       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<5>111
    SLICE_X15Y16.C1      net (fanout=1)        0.959   hv_position1/Msub_y_pos_xor<5>11
    SLICE_X15Y16.C       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<7>1
    RAMB16_X1Y6.ADDRB12  net (fanout=2)        0.883   y_pos<7>
    RAMB16_X1Y6.CLKB     Trcck_ADDRB           0.400   RAMB16BWER_bottom
                                                       RAMB16BWER_bottom
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (1.394ns logic, 2.258ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point RAMB16BWER_top (RAMB16_X1Y4.ADDRB13), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_0 (FF)
  Destination:          RAMB16BWER_top (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 2)
  Clock Path Skew:      1.230ns (1.777 - 0.547)
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_in_IBUFG_BUFG rising at 60.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_0 to RAMB16BWER_top
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.AQ      Tcko                  0.476   hv_position1/v_count<3>
                                                       hv_position1/v_count_0
    SLICE_X15Y15.B2      net (fanout=10)       1.236   hv_position1/v_count<0>
    SLICE_X15Y15.B       Tilo                  0.259   N223
                                                       hv_position1/Msub_y_pos_xor<8>12_F
    SLICE_X15Y15.A5      net (fanout=1)        0.230   N223
    SLICE_X15Y15.A       Tilo                  0.259   N223
                                                       hv_position1/Msub_y_pos_xor<8>121
    RAMB16_X1Y4.ADDRB13  net (fanout=2)        1.073   y_pos<8>
    RAMB16_X1Y4.CLKB     Trcck_ADDRB           0.400   RAMB16BWER_top
                                                       RAMB16BWER_top
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.394ns logic, 2.539ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_8 (FF)
  Destination:          RAMB16BWER_top (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.648ns (Levels of Logic = 2)
  Clock Path Skew:      1.232ns (1.777 - 0.545)
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_in_IBUFG_BUFG rising at 60.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_8 to RAMB16BWER_top
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.AQ      Tcko                  0.476   hv_position1/v_count<9>
                                                       hv_position1/v_count_8
    SLICE_X15Y15.B1      net (fanout=6)        0.951   hv_position1/v_count<8>
    SLICE_X15Y15.B       Tilo                  0.259   N223
                                                       hv_position1/Msub_y_pos_xor<8>12_F
    SLICE_X15Y15.A5      net (fanout=1)        0.230   N223
    SLICE_X15Y15.A       Tilo                  0.259   N223
                                                       hv_position1/Msub_y_pos_xor<8>121
    RAMB16_X1Y4.ADDRB13  net (fanout=2)        1.073   y_pos<8>
    RAMB16_X1Y4.CLKB     Trcck_ADDRB           0.400   RAMB16BWER_top
                                                       RAMB16BWER_top
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (1.394ns logic, 2.254ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_5 (FF)
  Destination:          RAMB16BWER_top (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 2)
  Clock Path Skew:      1.231ns (1.777 - 0.546)
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_in_IBUFG_BUFG rising at 60.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_5 to RAMB16BWER_top
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.BQ      Tcko                  0.476   hv_position1/v_count<7>
                                                       hv_position1/v_count_5
    SLICE_X15Y16.A3      net (fanout=6)        0.570   hv_position1/v_count<5>
    SLICE_X15Y16.A       Tilo                  0.259   hv_position1/Msub_y_pos_xor<5>11
                                                       hv_position1/Msub_y_pos_xor<8>111
    SLICE_X15Y15.A4      net (fanout=6)        0.509   hv_position1/Msub_y_pos_xor<8>11
    SLICE_X15Y15.A       Tilo                  0.259   N223
                                                       hv_position1/Msub_y_pos_xor<8>121
    RAMB16_X1Y4.ADDRB13  net (fanout=2)        1.073   y_pos<8>
    RAMB16_X1Y4.CLKB     Trcck_ADDRB           0.400   RAMB16BWER_top
                                                       RAMB16BWER_top
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (1.394ns logic, 2.152ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y12.DIA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_build_snake/din_9 (FF)
  Destination:          my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         clk_in_IBUFG_BUFG rising at 20.000ns
  Destination Clock:    clk_in_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_build_snake/din_9 to my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.CQ      Tcko                  0.198   my_build_snake/din<11>
                                                       my_build_snake/din_9
    RAMB16_X1Y12.DIA11   net (fanout=2)        0.166   my_build_snake/din<9>
    RAMB16_X1Y12.CLKA    Trckd_DIA   (-Th)     0.053   my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.145ns logic, 0.166ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y12.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_build_snake/din_3 (FF)
  Destination:          my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         clk_in_IBUFG_BUFG rising at 20.000ns
  Destination Clock:    clk_in_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_build_snake/din_3 to my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.234   my_build_snake/din<6>
                                                       my_build_snake/din_3
    RAMB16_X1Y12.DIA3    net (fanout=2)        0.166   my_build_snake/din<3>
    RAMB16_X1Y12.CLKA    Trckd_DIA   (-Th)     0.053   my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.181ns logic, 0.166ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y12.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_build_snake/din_4 (FF)
  Destination:          my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         clk_in_IBUFG_BUFG rising at 20.000ns
  Destination Clock:    clk_in_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_build_snake/din_4 to my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.BQ      Tcko                  0.234   my_build_snake/din<6>
                                                       my_build_snake/din_4
    RAMB16_X1Y12.DIA4    net (fanout=2)        0.166   my_build_snake/din<4>
    RAMB16_X1Y12.CLKA    Trckd_DIA   (-Th)     0.053   my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       my_build_snake/my_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.181ns logic, 0.166ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_sys_clk_pin * 
0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1305 paths analyzed, 176 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.735ns.
--------------------------------------------------------------------------------

Paths for end point hv_position1/v_count_9 (SLICE_X14Y18.CIN), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_9 (FF)
  Destination:          hv_position1/v_count_9 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.600ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_9MHz falling at 150.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_9 to hv_position1/v_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.BQ      Tcko                  0.476   hv_position1/v_count<9>
                                                       hv_position1/v_count_9
    SLICE_X12Y16.C1      net (fanout=4)        0.982   hv_position1/v_count<9>
    SLICE_X12Y16.CMUX    Tilo                  0.326   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>_SW0
    SLICE_X12Y16.A2      net (fanout=1)        0.741   N137
    SLICE_X12Y16.A       Tilo                  0.254   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>
    SLICE_X14Y16.B1      net (fanout=10)       0.969   hv_position1/v_count[9]_GND_12_o_equal_10_o
    SLICE_X14Y16.COUT    Topcyb                0.448   hv_position1/v_count<3>
                                                       hv_position1/Mcount_v_count_lut<1>
                                                       hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.COUT    Tbyp                  0.091   hv_position1/v_count<7>
                                                       hv_position1/Mcount_v_count_cy<7>
    SLICE_X14Y18.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<7>
    SLICE_X14Y18.CLK     Tcinck                0.307   hv_position1/v_count<9>
                                                       hv_position1/Mcount_v_count_xor<9>
                                                       hv_position1/v_count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.600ns (1.902ns logic, 2.698ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_9 (FF)
  Destination:          hv_position1/v_count_9 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_9MHz falling at 150.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_9 to hv_position1/v_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.BQ      Tcko                  0.476   hv_position1/v_count<9>
                                                       hv_position1/v_count_9
    SLICE_X12Y16.C1      net (fanout=4)        0.982   hv_position1/v_count<9>
    SLICE_X12Y16.CMUX    Tilo                  0.326   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>_SW0
    SLICE_X12Y16.A2      net (fanout=1)        0.741   N137
    SLICE_X12Y16.A       Tilo                  0.254   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>
    SLICE_X14Y17.A2      net (fanout=10)       0.941   hv_position1/v_count[9]_GND_12_o_equal_10_o
    SLICE_X14Y17.COUT    Topcya                0.472   hv_position1/v_count<7>
                                                       hv_position1/Mcount_v_count_lut<4>
                                                       hv_position1/Mcount_v_count_cy<7>
    SLICE_X14Y18.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<7>
    SLICE_X14Y18.CLK     Tcinck                0.307   hv_position1/v_count<9>
                                                       hv_position1/Mcount_v_count_xor<9>
                                                       hv_position1/v_count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (1.835ns logic, 2.667ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_9 (FF)
  Destination:          hv_position1/v_count_9 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.429ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_9MHz falling at 150.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_9 to hv_position1/v_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.BQ      Tcko                  0.476   hv_position1/v_count<9>
                                                       hv_position1/v_count_9
    SLICE_X12Y16.C1      net (fanout=4)        0.982   hv_position1/v_count<9>
    SLICE_X12Y16.CMUX    Tilo                  0.326   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>_SW0
    SLICE_X12Y16.A2      net (fanout=1)        0.741   N137
    SLICE_X12Y16.A       Tilo                  0.254   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>
    SLICE_X14Y16.A1      net (fanout=10)       0.774   hv_position1/v_count[9]_GND_12_o_equal_10_o
    SLICE_X14Y16.COUT    Topcya                0.472   hv_position1/v_count<3>
                                                       hv_position1/Mcount_v_count_lut<0>
                                                       hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.COUT    Tbyp                  0.091   hv_position1/v_count<7>
                                                       hv_position1/Mcount_v_count_cy<7>
    SLICE_X14Y18.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<7>
    SLICE_X14Y18.CLK     Tcinck                0.307   hv_position1/v_count<9>
                                                       hv_position1/Mcount_v_count_xor<9>
                                                       hv_position1/v_count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (1.926ns logic, 2.503ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point hv_position1/v_count_8 (SLICE_X14Y18.CIN), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_9 (FF)
  Destination:          hv_position1/v_count_8 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.533ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_9MHz falling at 150.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_9 to hv_position1/v_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.BQ      Tcko                  0.476   hv_position1/v_count<9>
                                                       hv_position1/v_count_9
    SLICE_X12Y16.C1      net (fanout=4)        0.982   hv_position1/v_count<9>
    SLICE_X12Y16.CMUX    Tilo                  0.326   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>_SW0
    SLICE_X12Y16.A2      net (fanout=1)        0.741   N137
    SLICE_X12Y16.A       Tilo                  0.254   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>
    SLICE_X14Y16.B1      net (fanout=10)       0.969   hv_position1/v_count[9]_GND_12_o_equal_10_o
    SLICE_X14Y16.COUT    Topcyb                0.448   hv_position1/v_count<3>
                                                       hv_position1/Mcount_v_count_lut<1>
                                                       hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.COUT    Tbyp                  0.091   hv_position1/v_count<7>
                                                       hv_position1/Mcount_v_count_cy<7>
    SLICE_X14Y18.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<7>
    SLICE_X14Y18.CLK     Tcinck                0.240   hv_position1/v_count<9>
                                                       hv_position1/Mcount_v_count_xor<9>
                                                       hv_position1/v_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.533ns (1.835ns logic, 2.698ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_9 (FF)
  Destination:          hv_position1/v_count_8 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.435ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_9MHz falling at 150.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_9 to hv_position1/v_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.BQ      Tcko                  0.476   hv_position1/v_count<9>
                                                       hv_position1/v_count_9
    SLICE_X12Y16.C1      net (fanout=4)        0.982   hv_position1/v_count<9>
    SLICE_X12Y16.CMUX    Tilo                  0.326   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>_SW0
    SLICE_X12Y16.A2      net (fanout=1)        0.741   N137
    SLICE_X12Y16.A       Tilo                  0.254   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>
    SLICE_X14Y17.A2      net (fanout=10)       0.941   hv_position1/v_count[9]_GND_12_o_equal_10_o
    SLICE_X14Y17.COUT    Topcya                0.472   hv_position1/v_count<7>
                                                       hv_position1/Mcount_v_count_lut<4>
                                                       hv_position1/Mcount_v_count_cy<7>
    SLICE_X14Y18.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<7>
    SLICE_X14Y18.CLK     Tcinck                0.240   hv_position1/v_count<9>
                                                       hv_position1/Mcount_v_count_xor<9>
                                                       hv_position1/v_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (1.768ns logic, 2.667ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_9 (FF)
  Destination:          hv_position1/v_count_8 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_9MHz falling at 150.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_9 to hv_position1/v_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.BQ      Tcko                  0.476   hv_position1/v_count<9>
                                                       hv_position1/v_count_9
    SLICE_X12Y16.C1      net (fanout=4)        0.982   hv_position1/v_count<9>
    SLICE_X12Y16.CMUX    Tilo                  0.326   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>_SW0
    SLICE_X12Y16.A2      net (fanout=1)        0.741   N137
    SLICE_X12Y16.A       Tilo                  0.254   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>
    SLICE_X14Y16.A1      net (fanout=10)       0.774   hv_position1/v_count[9]_GND_12_o_equal_10_o
    SLICE_X14Y16.COUT    Topcya                0.472   hv_position1/v_count<3>
                                                       hv_position1/Mcount_v_count_lut<0>
                                                       hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.COUT    Tbyp                  0.091   hv_position1/v_count<7>
                                                       hv_position1/Mcount_v_count_cy<7>
    SLICE_X14Y18.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<7>
    SLICE_X14Y18.CLK     Tcinck                0.240   hv_position1/v_count<9>
                                                       hv_position1/Mcount_v_count_xor<9>
                                                       hv_position1/v_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (1.859ns logic, 2.503ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point hv_position1/v_count_6 (SLICE_X14Y17.CIN), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_9 (FF)
  Destination:          hv_position1/v_count_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_9MHz falling at 150.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_9 to hv_position1/v_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.BQ      Tcko                  0.476   hv_position1/v_count<9>
                                                       hv_position1/v_count_9
    SLICE_X12Y16.C1      net (fanout=4)        0.982   hv_position1/v_count<9>
    SLICE_X12Y16.CMUX    Tilo                  0.326   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>_SW0
    SLICE_X12Y16.A2      net (fanout=1)        0.741   N137
    SLICE_X12Y16.A       Tilo                  0.254   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>
    SLICE_X14Y16.B1      net (fanout=10)       0.969   hv_position1/v_count[9]_GND_12_o_equal_10_o
    SLICE_X14Y16.COUT    Topcyb                0.448   hv_position1/v_count<3>
                                                       hv_position1/Mcount_v_count_lut<1>
                                                       hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.CLK     Tcinck                0.319   hv_position1/v_count<7>
                                                       hv_position1/Mcount_v_count_cy<7>
                                                       hv_position1/v_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (1.823ns logic, 2.695ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_9 (FF)
  Destination:          hv_position1/v_count_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.347ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_9MHz falling at 150.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_9 to hv_position1/v_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.BQ      Tcko                  0.476   hv_position1/v_count<9>
                                                       hv_position1/v_count_9
    SLICE_X12Y16.C1      net (fanout=4)        0.982   hv_position1/v_count<9>
    SLICE_X12Y16.CMUX    Tilo                  0.326   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>_SW0
    SLICE_X12Y16.A2      net (fanout=1)        0.741   N137
    SLICE_X12Y16.A       Tilo                  0.254   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>
    SLICE_X14Y16.A1      net (fanout=10)       0.774   hv_position1/v_count[9]_GND_12_o_equal_10_o
    SLICE_X14Y16.COUT    Topcya                0.472   hv_position1/v_count<3>
                                                       hv_position1/Mcount_v_count_lut<0>
                                                       hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.CLK     Tcinck                0.319   hv_position1/v_count<7>
                                                       hv_position1/Mcount_v_count_cy<7>
                                                       hv_position1/v_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (1.847ns logic, 2.500ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hv_position1/v_count_8 (FF)
  Destination:          hv_position1/v_count_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.313ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_9MHz falling at 50.000ns
  Destination Clock:    clk_9MHz falling at 150.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hv_position1/v_count_8 to hv_position1/v_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.AQ      Tcko                  0.476   hv_position1/v_count<9>
                                                       hv_position1/v_count_8
    SLICE_X12Y16.C4      net (fanout=6)        0.777   hv_position1/v_count<8>
    SLICE_X12Y16.CMUX    Tilo                  0.326   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>_SW0
    SLICE_X12Y16.A2      net (fanout=1)        0.741   N137
    SLICE_X12Y16.A       Tilo                  0.254   N135
                                                       hv_position1/v_count[9]_GND_12_o_equal_10_o<9>
    SLICE_X14Y16.B1      net (fanout=10)       0.969   hv_position1/v_count[9]_GND_12_o_equal_10_o
    SLICE_X14Y16.COUT    Topcyb                0.448   hv_position1/v_count<3>
                                                       hv_position1/Mcount_v_count_lut<1>
                                                       hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.CIN     net (fanout=1)        0.003   hv_position1/Mcount_v_count_cy<3>
    SLICE_X14Y17.CLK     Tcinck                0.319   hv_position1/v_count<7>
                                                       hv_position1/Mcount_v_count_cy<7>
                                                       hv_position1/v_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.313ns (1.823ns logic, 2.490ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_sys_clk_pin * 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hv_position1/h_count_8 (SLICE_X16Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hv_position1/h_count_8 (FF)
  Destination:          hv_position1/h_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_9MHz falling at 150.000ns
  Destination Clock:    clk_9MHz falling at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hv_position1/h_count_8 to hv_position1/h_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.AQ      Tcko                  0.234   hv_position1/h_count<9>
                                                       hv_position1/h_count_8
    SLICE_X16Y13.A6      net (fanout=4)        0.026   hv_position1/h_count<8>
    SLICE_X16Y13.CLK     Tah         (-Th)    -0.243   hv_position1/h_count<9>
                                                       hv_position1/Mcount_h_count_lut<8>
                                                       hv_position1/Mcount_h_count_xor<9>
                                                       hv_position1/h_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.477ns logic, 0.026ns route)
                                                       (94.8% logic, 5.2% route)

--------------------------------------------------------------------------------

Paths for end point hv_position1/v_count_9 (SLICE_X14Y18.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hv_position1/v_count_9 (FF)
  Destination:          hv_position1/v_count_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_9MHz falling at 150.000ns
  Destination Clock:    clk_9MHz falling at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hv_position1/v_count_9 to hv_position1/v_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.BQ      Tcko                  0.200   hv_position1/v_count<9>
                                                       hv_position1/v_count_9
    SLICE_X14Y18.B5      net (fanout=4)        0.086   hv_position1/v_count<9>
    SLICE_X14Y18.CLK     Tah         (-Th)    -0.234   hv_position1/v_count<9>
                                                       hv_position1/Mcount_v_count_lut<9>
                                                       hv_position1/Mcount_v_count_xor<9>
                                                       hv_position1/v_count_9
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.434ns logic, 0.086ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Paths for end point hv_position1/h_count_9 (SLICE_X16Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hv_position1/h_count_8 (FF)
  Destination:          hv_position1/h_count_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_9MHz falling at 150.000ns
  Destination Clock:    clk_9MHz falling at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hv_position1/h_count_8 to hv_position1/h_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.AQ      Tcko                  0.234   hv_position1/h_count<9>
                                                       hv_position1/h_count_8
    SLICE_X16Y13.A6      net (fanout=4)        0.026   hv_position1/h_count<8>
    SLICE_X16Y13.CLK     Tah         (-Th)    -0.265   hv_position1/h_count<9>
                                                       hv_position1/Mcount_h_count_lut<8>
                                                       hv_position1/Mcount_h_count_xor<9>
                                                       hv_position1/h_count_9
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.499ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_sys_clk_pin * 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: pll/clkfx
--------------------------------------------------------------------------------
Slack: 97.751ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: clk_LCD_OBUF/CLK0
  Logical resource: ODDR2_inst/CK0
  Location pin: OLOGIC_X2Y2.CLK0
  Clock network: clk_9MHz
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hv_position1/h_count<3>/CLK
  Logical resource: hv_position1/h_count_0/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_9MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkdv = PERIOD TIMEGRP "pll_clkdv" TS_sys_clk_pin / 5 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkdv = PERIOD TIMEGRP "pll_clkdv" TS_sys_clk_pin / 5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout2_buf/I0
  Logical resource: pll/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: pll/clkdv
--------------------------------------------------------------------------------
Slack: 97.960ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: clk_LCD_OBUF/CLK1
  Logical resource: ODDR2_inst/CK1
  Location pin: OLOGIC_X2Y2.CLK1
  Clock network: clk_9MHz_n
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.920ns|      1.147ns|            0|            0|         6884|         1305|
| TS_pll_clkfx                  |    100.000ns|      5.735ns|          N/A|            0|            0|         1305|            0|
| TS_pll_clkdv                  |    100.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    7.127|    4.460|         |    8.098|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8189 paths, 0 nets, and 2501 connections

Design statistics:
   Minimum period:   8.920ns{1}   (Maximum frequency: 112.108MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 13 23:19:37 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



