$date
	Sun Oct 23 04:50:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#809207
b1001 !
1"
#809210
b1001 &
b1001 %
1$
#809211
0"
#809214
b11100 &
b11100 %
#809218
b1110 &
b1110 %
#809222
b111 &
b111 %
#809226
b10110 &
b10110 %
#809230
b1011 &
b1011 %
#809234
b100010 &
b100010 %
#809238
b10001 &
b10001 %
#809242
b110100 &
b110100 %
#809246
b11010 &
b11010 %
#809250
b1101 &
b1101 %
#809254
b101000 &
b101000 %
#809258
b10100 &
b10100 %
#809262
b1010 &
b1010 %
#809266
b101 &
b101 %
#809270
b10000 &
b10000 %
#809274
b1000 &
b1000 %
#809278
b100 &
b100 %
#809282
b10 &
b10 %
#809286
b1 &
1#
b1 %
#809290
b0 &
b0 %
0#
0$
#1875526
b1000 &
b1000 %
1$
b1000 !
1"
#1875527
0"
#1875530
b100 &
b100 %
#1875534
b10 &
b10 %
#1875538
b1 &
b1 %
1#
#1875542
b0 &
0#
b0 %
0$
#2846119
b1100 !
1"
#2846122
b1100 &
b1100 %
1$
#2846123
0"
#2846126
b110 &
b110 %
#2846130
b11 &
b11 %
#2846134
b1010 &
b1010 %
#2846138
b101 &
b101 %
#2846142
b10000 &
b10000 %
#2846146
b1000 &
b1000 %
#2846150
b100 &
b100 %
#2846154
b10 &
b10 %
#2846158
b1 &
1#
b1 %
#2846162
b0 &
b0 %
0#
0$
#4500012
