<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="loop-memcpy-expansion4.load.3," ID="seq" BundleName="sparse_data" VarName="inputs" LoopName="anonymous" ParentFunc="void load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;(unsigned int, unsigned int, unsigned int, unsigned int, ap_uint&lt;256&gt;*, unsigned char*, unsigned char*, ap_int&lt;8&gt; (*) [32], unsigned int, unsigned int)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="loop-memcpy-expansion.load.3," ID="seq20" BundleName="sparse_data" VarName="inputs" LoopName="anonymous" ParentFunc="void load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;(unsigned int, unsigned int, unsigned int, unsigned int, ap_uint&lt;256&gt;*, unsigned char*, unsigned char*, ap_int&lt;8&gt; (*) [32], unsigned int, unsigned int)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:84:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="for.body.i.i.store.335," ID="scevgepseq" BundleName="sparse_data" VarName="outputs" LoopLoc="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:84:19" LoopName="VITIS_LOOP_84_1" ParentFunc="void store&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, 32u&gt;(hls::stream&lt;WideType&lt;ap_int&lt;8&gt;, 32u, (sizeof (ap_int&lt;8&gt;)) * (8), void&gt;::t_TypeInt, 0&gt;&amp;, ap_uint&lt;256&gt;*, unsigned int, unsigned int, unsigned int, bool&amp;)" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="seq20" BundleName="sparse_data" VarName="inputs" LoopName="anonymous" ParentFunc="void load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;(unsigned int, unsigned int, unsigned int, unsigned int, ap_uint&lt;256&gt;*, unsigned char*, unsigned char*, ap_int&lt;8&gt; (*) [32], unsigned int, unsigned int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="seq" BundleName="sparse_data" VarName="inputs" LoopName="anonymous" ParentFunc="void load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;(unsigned int, unsigned int, unsigned int, unsigned int, ap_uint&lt;256&gt;*, unsigned char*, unsigned char*, ap_int&lt;8&gt; (*) [32], unsigned int, unsigned int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:84:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="sparse_data" VarName="outputs" LoopLoc="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:84:19" LoopName="VITIS_LOOP_84_1" ParentFunc="void store&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, 32u&gt;(hls::stream&lt;WideType&lt;ap_int&lt;8&gt;, 32u, (sizeof (ap_int&lt;8&gt;)) * (8), void&gt;::t_TypeInt, 0&gt;&amp;, ap_uint&lt;256&gt;*, unsigned int, unsigned int, unsigned int, bool&amp;)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:84:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 256 in loop 'VITIS_LOOP_84_1' has been inferred on bundle 'sparse_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="sparse_data" LoopLoc="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:84:19" LoopName="VITIS_LOOP_84_1" Length="variable" Width="256" Direction="write"/>
</VitisHLS:BurstInfo>

