// Library - TOP, Cell - top, View - schematic
// LAST TIME SAVED: Feb  7 07:37:55 2024
// NETLIST TIME: Feb  9 05:08:08 2024
`timescale 1ns / 1ps 

`worklib TOP
`view schematic

(* cds_ams_schematic *) 
(* dfII_lib="TOP", dfII_cell="top", dfII_view="schematic", worklib_name="TOP", view_name="schematic", last_save_time="Feb  7 07:37:55 2024" *)

module top (CLK, ENABLE, GNDA, GNDD, GNDHV, GNDOHV, GNDOR, GNDORA, INL, 
    OUT0, OUT1, OUT2, OUTHV, OUTL, PSUB, RESET, VDDA, VDDD, VDDHV, 
    VDDOR, VDDORA);

inout  CLK, ENABLE, GNDA, GNDD, GNDHV, GNDOHV, GNDOR, GNDORA, INL, 
    OUT0, OUT1, OUT2, OUTHV, OUTL, PSUB, RESET, VDDA, VDDD, VDDHV, 
    VDDOR, VDDORA;

// Buses in the design

wire  [7:0]  out;


ioring I0 ( .GNDA(GNDA), .GNDD(GNDD), .GNDHV(GNDHV), .GNDOHV(GNDOHV), 
    .GNDOR(GNDOR), .GNDORA(GNDORA), .VDDA(VDDA), .VDDD(VDDD), 
    .VDDHV(VDDHV), .VDDOR(VDDOR), .VDDORA(VDDORA), .reset_core(reset), 
    .out2_core(out[2]), .out1_core(out[1]), .out0_core(out[0]), 
    .inl_core(INL), .enable_core(enable), .clk_core(clk), 
    .ENABLE(ENABLE), .CLK(CLK), .RESET(RESET), .PSUB(PSUB), 
    .OUTL(OUTL), .OUTHV(OUTHV), .OUT2(OUT2), .OUT1(OUT1), .OUT0(OUT0), 
    .INL(INL));

inv I1 ( .VS(GNDA), .VD(VDDA), .OUT(OUTL), .IN(INL));

inv_hv I2 ( .GNDHV(GNDHV), .VSUB(PSUB), .VDDHV(VDDHV), .OUT(OUTHV), 
    .IN(out[2]));

counter (* 
integer cds_net_set
[0:1] = { "power_vdd3i","ground_gnd3i" };
integer power_vdd3i = "VDDD";
integer ground_gnd3i = "GNDD";
*) I3 ( .out(out[7:0]), .reset(reset), .clk(clk), .enable(enable));

endmodule
