# <span style="font-size: 2.5em;">NYCU 2022 Fall - VLSI Lab</span>
### Each folder contains further details in report.pdf 

## <span style="font-size: 1.8em;">Lab1:</span> 1-bit CMOS FA Hspice Pre-sim  
![Lab1](image/Lab1.png)

## <span style="font-size: 1.8em;">Lab2:</span> 1-bit FA with stdcell layout  
![Lab2](image/Lab2.png)

## <span style="font-size: 1.8em;">Lab3:</span> 4-bit FA with DFF  
![Lab3](image/Lab3.png)

## <span style="font-size: 1.8em;">Lab4:</span> Logic Synthesis on adder/multiplier  
![Lab4](image/Lab4.png)

## <span style="font-size: 1.8em;">Lab5:</span> 6-bit MAC using Booth encoding & Parallel Prefix adder  
![Lab5](image/Lab5.png)

## <span style="font-size: 1.8em;">Final:</span> 6-bit MAC with 3-stage pipeline  
![Final](image/Final.png)
