{
  "cve_id": "CVE-2017-6952",
  "cve_desc": "Integer overflow in the cs_winkernel_malloc function in winkernel_mm.c in Capstone 3.0.4 and earlier allows attackers to cause a denial of service (heap-based buffer overflow in a kernel driver) or possibly have unspecified other impact via a large value.",
  "repo": "aquynh/capstone",
  "patch_hash": "6fe86eef621b9849f51a5e1e5d73258a93440403",
  "patch_info": {
    "commit_hash": "6fe86eef621b9849f51a5e1e5d73258a93440403",
    "repo": "aquynh/capstone",
    "commit_url": "https://github.com/aquynh/capstone/commit/6fe86eef621b9849f51a5e1e5d73258a93440403",
    "files": [
      "windows/winkernel_mm.c"
    ],
    "message": "provide a validity check to prevent against Integer overflow conditions (#870)\n\n* provide a validity check to prevent against Integer overflow conditions\n\n* fix some style issues.",
    "before_after_code_files": [
      "windows/winkernel_mm.c||windows/winkernel_mm.c"
    ]
  },
  "patch_diff": {
    "windows/winkernel_mm.c||windows/winkernel_mm.c": [
      "File: windows/winkernel_mm.c -> windows/winkernel_mm.c",
      "--- Hunk 1 ---",
      "[Context before]",
      "4: #include \"winkernel_mm.h\"",
      "5: #include <ntddk.h>",
      "8: static const ULONG CS_WINKERNEL_POOL_TAG = 'kwsC';",
      "",
      "[Removed Lines]",
      "[None]",
      "",
      "[Added Lines]",
      "6: #include <Ntintsafe.h>",
      "",
      "---------------",
      "--- Hunk 2 ---",
      "[Context before]",
      "35: #pragma prefast(suppress : 30030)  // Allocating executable POOL_TYPE memory",
      "38:  if (!block) {",
      "39:   return NULL;",
      "40:  }",
      "",
      "[Removed Lines]",
      "36:  CS_WINKERNEL_MEMBLOCK *block = (CS_WINKERNEL_MEMBLOCK *)ExAllocatePoolWithTag(",
      "37:    NonPagedPool, size + sizeof(CS_WINKERNEL_MEMBLOCK), CS_WINKERNEL_POOL_TAG);",
      "",
      "[Added Lines]",
      "37:  size_t number_of_bytes = 0;",
      "38:  CS_WINKERNEL_MEMBLOCK *block = NULL;",
      "42:  if (!NT_SUCCESS(RtlSizeTAdd(size, sizeof(CS_WINKERNEL_MEMBLOCK), &number_of_bytes))) {",
      "43:   return NULL;",
      "44:  }",
      "45:  block = (CS_WINKERNEL_MEMBLOCK *)ExAllocatePoolWithTag(",
      "46:    NonPagedPool, number_of_bytes, CS_WINKERNEL_POOL_TAG);",
      "",
      "---------------"
    ]
  },
  "candidates": [
    {
      "candidate_hash": "256090a8c8a32c35c5aeaeb307900f8bb00836ea",
      "candidate_info": {
        "commit_hash": "256090a8c8a32c35c5aeaeb307900f8bb00836ea",
        "repo": "aquynh/capstone",
        "commit_url": "https://github.com/aquynh/capstone/commit/256090a8c8a32c35c5aeaeb307900f8bb00836ea",
        "files": [
          "arch/ARM/ARMInstPrinter.c",
          "bindings/python/capstone/__init__.py",
          "cs.c",
          "cs_priv.h",
          "include/capstone/capstone.h"
        ],
        "message": "add CS_OPT_UNSIGNED option to print immediate in unsigned form. only ARM is supported for now (issue #585)",
        "before_after_code_files": [
          "arch/ARM/ARMInstPrinter.c||arch/ARM/ARMInstPrinter.c",
          "bindings/python/capstone/__init__.py||bindings/python/capstone/__init__.py",
          "cs.c||cs.c",
          "cs_priv.h||cs_priv.h",
          "include/capstone/capstone.h||include/capstone/capstone.h"
        ]
      },
      "candidate_patch_features": {
        "candidate_earlier_than_patch": 1,
        "same_pr": 1,
        "olp_pr_links": [
          "https://github.com/NeatNerdPrime/capstone/pull/17"
        ],
        "olp_code_files": {
          "patch": [],
          "candidate": []
        }
      },
      "candidate_diff": {
        "arch/ARM/ARMInstPrinter.c||arch/ARM/ARMInstPrinter.c": [
          "File: arch/ARM/ARMInstPrinter.c -> arch/ARM/ARMInstPrinter.c",
          "--- Hunk 1 ---",
          "[Context before]",
          "847:     imm += (int32_t)MI->address + 8;",
          "848:    }",
          "858:   } else {",
          "859:    switch(MI->flat_insn->id) {",
          "860:     default:",
          "872:      break;",
          "873:     case ARM_INS_AND:",
          "874:     case ARM_INS_ORR:",
          "",
          "[Removed Lines]",
          "850:    if (imm >= 0) {",
          "851:     if (imm > HEX_THRESHOLD)",
          "852:      SStream_concat(O, \"#0x%x\", imm);",
          "853:     else",
          "854:      SStream_concat(O, \"#%u\", imm);",
          "855:    } else {",
          "856:     SStream_concat(O, \"#0x%x\", imm);",
          "857:    }",
          "861:      if (imm >= 0) {",
          "862:       if (imm > HEX_THRESHOLD)",
          "863:        SStream_concat(O, \"#0x%x\", imm);",
          "864:       else",
          "865:        SStream_concat(O, \"#%u\", imm);",
          "866:      } else {",
          "867:       if (imm < -HEX_THRESHOLD)",
          "868:        SStream_concat(O, \"#-0x%x\", -imm);",
          "869:       else",
          "870:        SStream_concat(O, \"#-%u\", -imm);",
          "871:      }",
          "",
          "[Added Lines]",
          "851:    printUInt32Bang(O, imm);",
          "855:      if (MI->csh->imm_unsigned)",
          "856:       printUInt32Bang(O, imm);",
          "857:      else",
          "858:       printInt32Bang(O, imm);",
          "",
          "---------------",
          "--- Hunk 2 ---",
          "[Context before]",
          "876:     case ARM_INS_BIC:",
          "877:     case ARM_INS_MVN:",
          "883:      break;",
          "884:    }",
          "885:   }",
          "",
          "[Removed Lines]",
          "879:      if (imm >= 0 && imm <= HEX_THRESHOLD)",
          "880:       SStream_concat(O, \"#%u\", imm);",
          "881:      else",
          "882:       SStream_concat(O, \"#0x%x\", imm);",
          "",
          "[Added Lines]",
          "866:      printUInt32Bang(O, imm);",
          "",
          "---------------",
          "--- Hunk 3 ---",
          "[Context before]",
          "912:  if (isSub) {",
          "913:   SStream_concat(O, \"#-0x%x\", -OffImm);",
          "914:  } else {",
          "919:  }",
          "921:  SStream_concat0(O, \"]\");",
          "",
          "[Removed Lines]",
          "915:   if (OffImm > HEX_THRESHOLD)",
          "916:    SStream_concat(O, \"#0x%x\", OffImm);",
          "917:   else",
          "918:    SStream_concat(O, \"#%u\", OffImm);",
          "",
          "[Added Lines]",
          "899:   printUInt32Bang(O, OffImm);",
          "",
          "---------------",
          "--- Hunk 4 ---",
          "[Context before]",
          "1386:  int32_t width = (32 - CountLeadingZeros_32 (v)) - lsb;",
          "1394:  if (width > HEX_THRESHOLD)",
          "1395:   SStream_concat(O, \", #0x%x\", width);",
          "",
          "[Removed Lines]",
          "1389:  if (lsb > HEX_THRESHOLD)",
          "1390:   SStream_concat(O, \"#0x%x\", lsb);",
          "1391:  else",
          "1392:   SStream_concat(O, \"#%u\", lsb);",
          "",
          "[Added Lines]",
          "1370:  printUInt32Bang(O, lsb);",
          "",
          "---------------",
          "--- Hunk 5 ---",
          "[Context before]",
          "1895: static void printThumbS4ImmOperand(MCInst *MI, unsigned OpNum, SStream *O)",
          "1896: {",
          "1897:  unsigned tmp = (unsigned int)MCOperand_getImm(MCInst_getOperand(MI, OpNum)) * 4;",
          "1902:  if (MI->csh->detail) {",
          "1903:   MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].type = ARM_OP_IMM;",
          "1904:   MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].imm = tmp;",
          "",
          "[Removed Lines]",
          "1898:  if (tmp > HEX_THRESHOLD)",
          "1899:   SStream_concat(O, \"#0x%x\", tmp);",
          "1900:  else",
          "1901:   SStream_concat(O, \"#%u\", tmp);",
          "",
          "[Added Lines]",
          "1877:  printUInt32Bang(O, tmp);",
          "",
          "---------------",
          "--- Hunk 6 ---",
          "[Context before]",
          "1910: {",
          "1911:  unsigned Imm = (unsigned int)MCOperand_getImm(MCInst_getOperand(MI, OpNum));",
          "1912:  unsigned tmp = Imm == 0 ? 32 : Imm;",
          "1918:  if (MI->csh->detail) {",
          "1919:   MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].type = ARM_OP_IMM;",
          "",
          "[Removed Lines]",
          "1913:  if (tmp > HEX_THRESHOLD)",
          "1914:   SStream_concat(O, \"#0x%x\", tmp);",
          "1915:  else",
          "1916:   SStream_concat(O, \"#%u\", tmp);",
          "",
          "[Added Lines]",
          "1891:  printUInt32Bang(O, tmp);",
          "",
          "---------------",
          "--- Hunk 7 ---",
          "[Context before]",
          "1988:  if (ImmOffs) {",
          "1989:   tmp = ImmOffs * Scale;",
          "1990:   SStream_concat0(O, \", \");",
          "1995:   if (MI->csh->detail)",
          "1996:    MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].mem.disp = tmp;",
          "1997:  }",
          "",
          "[Removed Lines]",
          "1991:   if (tmp > HEX_THRESHOLD)",
          "1992:    SStream_concat(O, \"#0x%x\", tmp);",
          "1993:   else",
          "1994:    SStream_concat(O, \"#%u\", tmp);",
          "",
          "[Added Lines]",
          "1966:   printUInt32Bang(O, tmp);",
          "",
          "---------------",
          "--- Hunk 8 ---",
          "[Context before]",
          "2184:  if (MCOperand_getImm(MO2)) {",
          "2185:   SStream_concat0(O, \", \");",
          "2186:   tmp = (unsigned int)MCOperand_getImm(MO2) * 4;",
          "2191:   if (MI->csh->detail)",
          "2192:    MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].mem.disp = tmp;",
          "2193:  }",
          "",
          "[Removed Lines]",
          "2187:   if (tmp > HEX_THRESHOLD)",
          "2188:    SStream_concat(O, \"#0x%x\", tmp);",
          "2189:   else",
          "2190:    SStream_concat(O, \"#%u\", tmp);",
          "",
          "[Added Lines]",
          "2159:   printUInt32Bang(O, tmp);",
          "",
          "---------------",
          "--- Hunk 9 ---",
          "[Context before]",
          "2209:    MI->flat_insn->detail->arm.op_count++;",
          "2210:   }",
          "2211:  } else {",
          "2223:   if (MI->csh->detail) {",
          "2224:    MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].type = ARM_OP_IMM;",
          "2225:    MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].imm = OffImm;",
          "",
          "[Removed Lines]",
          "2212:   if (OffImm < 0) {",
          "2213:    if (OffImm < -HEX_THRESHOLD)",
          "2214:     SStream_concat(O, \"#-0x%x\", -OffImm);",
          "2215:    else",
          "2216:     SStream_concat(O, \"#-%u\", -OffImm);",
          "2217:   } else {",
          "2218:    if (OffImm > HEX_THRESHOLD)",
          "2219:     SStream_concat(O, \"#0x%x\", OffImm);",
          "2220:    else",
          "2221:     SStream_concat(O, \"#%u\", OffImm);",
          "2222:   }",
          "",
          "[Added Lines]",
          "2181:   printInt32Bang(O, OffImm);",
          "",
          "---------------",
          "--- Hunk 10 ---",
          "[Context before]",
          "2245:    MI->flat_insn->detail->arm.op_count++;",
          "2246:   }",
          "2247:  } else {",
          "2259:   if (MI->csh->detail) {",
          "2260:    MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].type = ARM_OP_IMM;",
          "2261:    MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].imm = OffImm;",
          "",
          "[Removed Lines]",
          "2248:   if (OffImm < 0) {",
          "2249:    if (OffImm < -HEX_THRESHOLD)",
          "2250:     SStream_concat(O, \"#-0x%x\", -OffImm);",
          "2251:    else",
          "2252:     SStream_concat(O, \"#-%u\", -OffImm);",
          "2253:   } else {",
          "2254:    if (OffImm > HEX_THRESHOLD)",
          "2255:     SStream_concat(O, \"#0x%x\", OffImm);",
          "2256:    else",
          "2257:     SStream_concat(O, \"#%u\", OffImm);",
          "2258:   }",
          "",
          "[Added Lines]",
          "2207:   printInt32Bang(O, OffImm);",
          "",
          "---------------",
          "--- Hunk 11 ---",
          "[Context before]",
          "2417:  unsigned tmp;",
          "2419:  tmp = 16 - (unsigned int)MCOperand_getImm(MCInst_getOperand(MI, OpNum));",
          "2424:  if (MI->csh->detail) {",
          "2425:   MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].type = ARM_OP_IMM;",
          "2426:   MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].imm = tmp;",
          "",
          "[Removed Lines]",
          "2420:  if (tmp > HEX_THRESHOLD)",
          "2421:   SStream_concat(O, \"#0x%x\", tmp);",
          "2422:  else",
          "2423:   SStream_concat(O, \"#%u\", tmp);",
          "",
          "[Added Lines]",
          "2369:  printUInt32Bang(O, tmp);",
          "",
          "---------------",
          "--- Hunk 12 ---",
          "[Context before]",
          "2433:  unsigned tmp;",
          "2435:  tmp = 32 - (unsigned int)MCOperand_getImm(MCInst_getOperand(MI, OpNum));",
          "2440:  if (MI->csh->detail) {",
          "2441:   MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].type = ARM_OP_IMM;",
          "2442:   MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].imm = tmp;",
          "",
          "[Removed Lines]",
          "2436:  if (tmp > HEX_THRESHOLD)",
          "2437:   SStream_concat(O, \"#0x%x\", tmp);",
          "2438:  else",
          "2439:   SStream_concat(O, \"#%u\", tmp);",
          "",
          "[Added Lines]",
          "2383:  printUInt32Bang(O, tmp);",
          "",
          "---------------"
        ],
        "bindings/python/capstone/__init__.py||bindings/python/capstone/__init__.py": [
          "File: bindings/python/capstone/__init__.py -> bindings/python/capstone/__init__.py",
          "--- Hunk 1 ---",
          "[Context before]",
          "161: CS_OPT_SKIPDATA = 5  # Skip data when disassembling",
          "162: CS_OPT_SKIPDATA_SETUP = 6      # Setup user-defined function for SKIPDATA option",
          "163: CS_OPT_MNEMONIC = 7  # Customize instruction mnemonic",
          "165: # Capstone option value",
          "166: CS_OPT_OFF = 0             # Turn OFF an option - default option of CS_OPT_DETAIL",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "164: CS_OPT_UNSIGNED = 8  # Print immediate in unsigned form",
          "",
          "---------------",
          "--- Hunk 2 ---",
          "[Context before]",
          "771:             self._syntax = None",
          "773:         self._detail = False  # by default, do not produce instruction details",
          "774:         self._diet = cs_support(CS_SUPPORT_DIET)",
          "775:         self._x86reduce = cs_support(CS_SUPPORT_X86_REDUCE)",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "775:         self._imm_unsigned = False  # by default, print immediate operands as signed numbers",
          "",
          "---------------",
          "--- Hunk 3 ---",
          "[Context before]",
          "900:         self._detail = opt",
          "903:     # return disassembly mode of this engine.",
          "904:     @property",
          "905:     def mode(self):",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "905:     # is detail mode enable?",
          "906:     @property",
          "907:     def imm_unsigned(self):",
          "908:         return self._imm_unsigned",
          "911:     # modify detail mode.",
          "912:     @imm_unsigned.setter",
          "913:     def imm_unsigned(self, opt):  # opt is boolean type, so must be either 'True' or 'False'",
          "914:         if opt == False:",
          "915:             status = _cs.cs_option(self.csh, CS_OPT_UNSIGNED, CS_OPT_OFF)",
          "916:         else:",
          "917:             status = _cs.cs_option(self.csh, CS_OPT_UNSIGNED, CS_OPT_ON)",
          "918:         if status != CS_ERR_OK:",
          "919:             raise CsError(status)",
          "920:         # save detail",
          "921:         self._imm_unsigned = opt",
          "",
          "---------------"
        ],
        "cs.c||cs.c": [
          "File: cs.c -> cs.c",
          "--- Hunk 1 ---",
          "[Context before]",
          "423:   default:",
          "424:    break;",
          "426:   case CS_OPT_DETAIL:",
          "427:    handle->detail = (cs_opt_value)value;",
          "428:    return CS_ERR_OK;",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "426:   case CS_OPT_UNSIGNED:",
          "427:    handle->imm_unsigned = (cs_opt_value)value;",
          "428:    return CS_ERR_OK;",
          "",
          "---------------"
        ],
        "cs_priv.h||cs_priv.h": [
          "File: cs_priv.h -> cs_priv.h",
          "--- Hunk 1 ---",
          "[Context before]",
          "63:  PostPrinter_t post_printer;",
          "64:  cs_err errnum;",
          "65:  ARM_ITStatus ITBlock; // for Arm only",
          "67:  int syntax; // asm syntax for simple printer such as ARM, Mips & PPC",
          "68:  bool doing_mem; // handling memory operand in InstPrinter code",
          "69:  unsigned short *insn_cache; // index caching for mapping.c",
          "",
          "[Removed Lines]",
          "66:  cs_opt_value detail;",
          "",
          "[Added Lines]",
          "66:  cs_opt_value detail, imm_unsigned;",
          "",
          "---------------"
        ],
        "include/capstone/capstone.h||include/capstone/capstone.h": [
          "File: include/capstone/capstone.h -> include/capstone/capstone.h",
          "--- Hunk 1 ---",
          "[Context before]",
          "151:  CS_OPT_SKIPDATA, // Skip data when disassembling. Then engine is in SKIPDATA mode.",
          "152:  CS_OPT_SKIPDATA_SETUP, // Setup user-defined function for SKIPDATA option",
          "153:  CS_OPT_MNEMONIC, // Customize instruction mnemonic",
          "154: } cs_opt_type;",
          "157: typedef enum cs_opt_value {",
          "159:  CS_OPT_ON = 3, // Turn ON an option (CS_OPT_DETAIL, CS_OPT_SKIPDATA).",
          "160:  CS_OPT_SYNTAX_DEFAULT = 0, // Default asm syntax (CS_OPT_SYNTAX).",
          "161:  CS_OPT_SYNTAX_INTEL, // X86 Intel asm syntax - default on X86 (CS_OPT_SYNTAX).",
          "",
          "[Removed Lines]",
          "158:  CS_OPT_OFF = 0,  // Turn OFF an option - default option of CS_OPT_DETAIL, CS_OPT_SKIPDATA.",
          "",
          "[Added Lines]",
          "154:  CS_OPT_UNSIGNED, // print immediate operands in unsigned form",
          "159:  CS_OPT_OFF = 0,  // Turn OFF an option - default for CS_OPT_DETAIL, CS_OPT_SKIPDATA, CS_OPT_UNSIGNED.",
          "",
          "---------------"
        ]
      }
    },
    {
      "candidate_hash": "a09a81813c834ea7a154b50de2ecda2ca4c26f2b",
      "candidate_info": {
        "commit_hash": "a09a81813c834ea7a154b50de2ecda2ca4c26f2b",
        "repo": "aquynh/capstone",
        "commit_url": "https://github.com/aquynh/capstone/commit/a09a81813c834ea7a154b50de2ecda2ca4c26f2b",
        "files": [
          "arch/AArch64/AArch64MappingInsn.inc",
          "arch/ARM/ARMMappingInsn.inc",
          "arch/M68K/M68KDisassembler.c",
          "arch/Mips/MipsMappingInsn.inc",
          "arch/X86/X86MappingInsn.inc",
          "include/capstone/arm.h",
          "include/capstone/arm64.h",
          "include/capstone/capstone.h",
          "include/capstone/m68k.h",
          "include/capstone/mips.h",
          "include/capstone/x86.h"
        ],
        "message": "Relative branch group (#964)\n\n* Add a new group for relative branching instructions\n\n* x86: Add relative branch group to appropiate instructions\n\n* Rename RELATIVE_BRANCH to BRANCH_RELATIVE\n\n* aarch64: Add relative branch group to appropiate instructions\n\n* arm: Add relative branch group to appropiate instructions\n\n* m68k: Add relative branch group to appropiate instructions\n\n* mips: Add relative branch group to appropiate instructions",
        "before_after_code_files": [
          "arch/AArch64/AArch64MappingInsn.inc||arch/AArch64/AArch64MappingInsn.inc",
          "arch/ARM/ARMMappingInsn.inc||arch/ARM/ARMMappingInsn.inc",
          "arch/M68K/M68KDisassembler.c||arch/M68K/M68KDisassembler.c",
          "arch/Mips/MipsMappingInsn.inc||arch/Mips/MipsMappingInsn.inc",
          "arch/X86/X86MappingInsn.inc||arch/X86/X86MappingInsn.inc",
          "include/capstone/arm.h||include/capstone/arm.h",
          "include/capstone/arm64.h||include/capstone/arm64.h",
          "include/capstone/capstone.h||include/capstone/capstone.h",
          "include/capstone/m68k.h||include/capstone/m68k.h",
          "include/capstone/mips.h||include/capstone/mips.h",
          "include/capstone/x86.h||include/capstone/x86.h"
        ]
      },
      "candidate_patch_features": {
        "candidate_earlier_than_patch": 0,
        "same_pr": 1,
        "olp_pr_links": [
          "https://github.com/NeatNerdPrime/capstone/pull/17"
        ],
        "olp_code_files": {
          "patch": [],
          "candidate": []
        }
      },
      "candidate_diff": {
        "arch/AArch64/AArch64MappingInsn.inc||arch/AArch64/AArch64MappingInsn.inc": [
          "File: arch/AArch64/AArch64MappingInsn.inc -> arch/AArch64/AArch64MappingInsn.inc",
          "--- Hunk 1 ---",
          "[Context before]",
          "430: {",
          "431:  AArch64_B, ARM64_INS_B,",
          "432: #ifndef CAPSTONE_DIET",
          "434: #endif",
          "435: },",
          "436: {",
          "",
          "[Removed Lines]",
          "433:  { 0 }, { 0 }, { ARM64_GRP_JUMP, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "433:  { 0 }, { 0 }, { ARM64_GRP_JUMP, ARM64_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 2 ---",
          "[Context before]",
          "532: {",
          "533:  AArch64_BL, ARM64_INS_BL,",
          "534: #ifndef CAPSTONE_DIET",
          "536: #endif",
          "537: },",
          "538: {",
          "539:  AArch64_BLR, ARM64_INS_BLR,",
          "540: #ifndef CAPSTONE_DIET",
          "542: #endif",
          "543: },",
          "544: {",
          "",
          "[Removed Lines]",
          "535:  { 0 }, { ARM64_REG_LR, 0 }, { ARM64_GRP_JUMP, 0 }, 1, 0",
          "541:  { 0 }, { ARM64_REG_LR, 0 }, { ARM64_GRP_JUMP, 0 }, 1, 1",
          "",
          "[Added Lines]",
          "535:  { 0 }, { ARM64_REG_LR, 0 }, { ARM64_GRP_JUMP, ARM64_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "541:  { 0 }, { ARM64_REG_LR, 0 }, { ARM64_GRP_JUMP, ARM64_GRP_BRANCH_RELATIVE, 0 }, 1, 1",
          "",
          "---------------",
          "--- Hunk 3 ---",
          "[Context before]",
          "568: {",
          "569:  AArch64_Bcc, ARM64_INS_B,",
          "570: #ifndef CAPSTONE_DIET",
          "572: #endif",
          "573: },",
          "574: {",
          "575:  AArch64_CBNZW, ARM64_INS_CBNZ,",
          "576: #ifndef CAPSTONE_DIET",
          "578: #endif",
          "579: },",
          "580: {",
          "581:  AArch64_CBNZX, ARM64_INS_CBNZ,",
          "582: #ifndef CAPSTONE_DIET",
          "584: #endif",
          "585: },",
          "586: {",
          "587:  AArch64_CBZW, ARM64_INS_CBZ,",
          "588: #ifndef CAPSTONE_DIET",
          "590: #endif",
          "591: },",
          "592: {",
          "593:  AArch64_CBZX, ARM64_INS_CBZ,",
          "594: #ifndef CAPSTONE_DIET",
          "596: #endif",
          "597: },",
          "598: {",
          "",
          "[Removed Lines]",
          "571:  { ARM64_REG_NZCV, 0 }, { 0 }, { ARM64_GRP_JUMP, 0 }, 1, 0",
          "577:  { 0 }, { 0 }, { ARM64_GRP_JUMP, 0 }, 1, 0",
          "583:  { 0 }, { 0 }, { ARM64_GRP_JUMP, 0 }, 1, 0",
          "589:  { 0 }, { 0 }, { ARM64_GRP_JUMP, 0 }, 1, 0",
          "595:  { 0 }, { 0 }, { ARM64_GRP_JUMP, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "571:  { ARM64_REG_NZCV, 0 }, { 0 }, { ARM64_GRP_JUMP, ARM64_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "577:  { 0 }, { 0 }, { ARM64_GRP_JUMP, ARM64_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "583:  { 0 }, { 0 }, { ARM64_GRP_JUMP, ARM64_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "589:  { 0 }, { 0 }, { ARM64_GRP_JUMP, ARM64_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "595:  { 0 }, { 0 }, { ARM64_GRP_JUMP, ARM64_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 4 ---",
          "[Context before]",
          "11632: {",
          "11633:  AArch64_TBNZW, ARM64_INS_TBNZ,",
          "11634: #ifndef CAPSTONE_DIET",
          "11636: #endif",
          "11637: },",
          "11638: {",
          "11639:  AArch64_TBNZX, ARM64_INS_TBNZ,",
          "11640: #ifndef CAPSTONE_DIET",
          "11642: #endif",
          "11643: },",
          "11644: {",
          "",
          "[Removed Lines]",
          "11635:  { 0 }, { 0 }, { ARM64_GRP_JUMP, 0 }, 1, 0",
          "11641:  { 0 }, { 0 }, { ARM64_GRP_JUMP, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "11635:  { 0 }, { 0 }, { ARM64_GRP_JUMP, ARM64_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "11641:  { 0 }, { 0 }, { ARM64_GRP_JUMP, ARM64_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 5 ---",
          "[Context before]",
          "11692: {",
          "11693:  AArch64_TBZW, ARM64_INS_TBZ,",
          "11694: #ifndef CAPSTONE_DIET",
          "11696: #endif",
          "11697: },",
          "11698: {",
          "11699:  AArch64_TBZX, ARM64_INS_TBZ,",
          "11700: #ifndef CAPSTONE_DIET",
          "11702: #endif",
          "11703: },",
          "11704: {",
          "",
          "[Removed Lines]",
          "11695:  { 0 }, { 0 }, { ARM64_GRP_JUMP, 0 }, 1, 0",
          "11701:  { 0 }, { 0 }, { ARM64_GRP_JUMP, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "11695:  { 0 }, { 0 }, { ARM64_GRP_JUMP, ARM64_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "11701:  { 0 }, { 0 }, { ARM64_GRP_JUMP, ARM64_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "",
          "---------------"
        ],
        "arch/ARM/ARMMappingInsn.inc||arch/ARM/ARMMappingInsn.inc": [
          "File: arch/ARM/ARMMappingInsn.inc -> arch/ARM/ARMMappingInsn.inc",
          "--- Hunk 1 ---",
          "[Context before]",
          "148: {",
          "149:  ARM_BL, ARM_INS_BL,",
          "150: #ifndef CAPSTONE_DIET",
          "152: #endif",
          "153: },",
          "154: {",
          "",
          "[Removed Lines]",
          "151:  { ARM_REG_PC, 0 }, { ARM_REG_LR, ARM_REG_PC, 0 }, { ARM_GRP_CALL, ARM_GRP_ARM, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "151:  { ARM_REG_PC, 0 }, { ARM_REG_LR, ARM_REG_PC, 0 }, { ARM_GRP_CALL, ARM_GRP_BRANCH_RELATIVE, ARM_GRP_ARM, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 2 ---",
          "[Context before]",
          "166: {",
          "167:  ARM_BLXi, ARM_INS_BLX,",
          "168: #ifndef CAPSTONE_DIET",
          "170: #endif",
          "171: },",
          "172: {",
          "173:  ARM_BL_pred, ARM_INS_BL,",
          "174: #ifndef CAPSTONE_DIET",
          "176: #endif",
          "177: },",
          "178: {",
          "",
          "[Removed Lines]",
          "169:  { ARM_REG_PC, 0 }, { ARM_REG_LR, 0 }, { ARM_GRP_CALL, ARM_GRP_ARM, ARM_GRP_V5T, 0 }, 1, 0",
          "175:  { ARM_REG_PC, 0 }, { ARM_REG_LR, 0 }, { ARM_GRP_CALL, ARM_GRP_ARM, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "169:  { ARM_REG_PC, 0 }, { ARM_REG_LR, 0 }, { ARM_GRP_CALL, ARM_GRP_BRANCH_RELATIVE, ARM_GRP_ARM, ARM_GRP_V5T, 0 }, 1, 0",
          "175:  { ARM_REG_PC, 0 }, { ARM_REG_LR, 0 }, { ARM_GRP_CALL, ARM_GRP_BRANCH_RELATIVE, ARM_GRP_ARM, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 3 ---",
          "[Context before]",
          "202: {",
          "203:  ARM_Bcc, ARM_INS_B,",
          "204: #ifndef CAPSTONE_DIET",
          "206: #endif",
          "207: },",
          "208: {",
          "",
          "[Removed Lines]",
          "205:  { ARM_REG_PC, 0 }, { ARM_REG_PC, 0 }, { ARM_GRP_ARM, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "205:  { ARM_REG_PC, 0 }, { ARM_REG_PC, 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_ARM, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 4 ---",
          "[Context before]",
          "10732: {",
          "10733:  ARM_t2B, ARM_INS_B,",
          "10734: #ifndef CAPSTONE_DIET",
          "10736: #endif",
          "10737: },",
          "10738: {",
          "",
          "[Removed Lines]",
          "10735:  { 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "10735:  { 0 }, { 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB2, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 5 ---",
          "[Context before]",
          "10774: {",
          "10775:  ARM_t2Bcc, ARM_INS_B,",
          "10776: #ifndef CAPSTONE_DIET",
          "10778: #endif",
          "10779: },",
          "10780: {",
          "",
          "[Removed Lines]",
          "10777:  { 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "10777:  { 0 }, { 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB2, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 6 ---",
          "[Context before]",
          "12904: {",
          "12905:  ARM_tB, ARM_INS_B,",
          "12906: #ifndef CAPSTONE_DIET",
          "12908: #endif",
          "12909: },",
          "12910: {",
          "",
          "[Removed Lines]",
          "12907:  { 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "12907:  { 0 }, { 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 7 ---",
          "[Context before]",
          "12922: {",
          "12923:  ARM_tBL, ARM_INS_BL,",
          "12924: #ifndef CAPSTONE_DIET",
          "12926: #endif",
          "12927: },",
          "12928: {",
          "12929:  ARM_tBLXi, ARM_INS_BLX,",
          "12930: #ifndef CAPSTONE_DIET",
          "12932: #endif",
          "12933: },",
          "12934: {",
          "",
          "[Removed Lines]",
          "12925:  { ARM_REG_PC, 0 }, { ARM_REG_LR, 0 }, { ARM_GRP_THUMB, ARM_GRP_CALL, 0 }, 1, 0",
          "12931:  { ARM_REG_PC, 0 }, { ARM_REG_LR, 0 }, { ARM_GRP_THUMB, ARM_GRP_V5T, ARM_GRP_NOTMCLASS, ARM_GRP_CALL, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "12925:  { ARM_REG_PC, 0 }, { ARM_REG_LR, 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB, ARM_GRP_CALL, 0 }, 1, 0",
          "12931:  { ARM_REG_PC, 0 }, { ARM_REG_LR, 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB, ARM_GRP_V5T, ARM_GRP_NOTMCLASS, ARM_GRP_CALL, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 8 ---",
          "[Context before]",
          "12946: {",
          "12947:  ARM_tBcc, ARM_INS_B,",
          "12948: #ifndef CAPSTONE_DIET",
          "12950: #endif",
          "12951: },",
          "12952: {",
          "12953:  ARM_tCBNZ, ARM_INS_CBNZ,",
          "12954: #ifndef CAPSTONE_DIET",
          "12956: #endif",
          "12957: },",
          "12958: {",
          "12959:  ARM_tCBZ, ARM_INS_CBZ,",
          "12960: #ifndef CAPSTONE_DIET",
          "12962: #endif",
          "12963: },",
          "12964: {",
          "",
          "[Removed Lines]",
          "12949:  { 0 }, { 0 }, { ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 1, 0",
          "12955:  { 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 1, 0",
          "12961:  { 0 }, { 0 }, { ARM_GRP_THUMB2, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "12949:  { 0 }, { 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB, ARM_GRP_THUMB1ONLY, 0 }, 1, 0",
          "12955:  { 0 }, { 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB2, 0 }, 1, 0",
          "12961:  { 0 }, { 0 }, { ARM_GRP_BRANCH_RELATIVE, ARM_GRP_THUMB2, 0 }, 1, 0",
          "",
          "---------------"
        ],
        "arch/M68K/M68KDisassembler.c||arch/M68K/M68KDisassembler.c": [
          "File: arch/M68K/M68KDisassembler.c -> arch/M68K/M68KDisassembler.c",
          "--- Hunk 1 ---",
          "[Context before]",
          "771:  op->imm = jump_offset;",
          "773:  set_insn_group(info, M68K_GRP_JUMP);",
          "774: }",
          "776: static void build_bcc(m68k_info *info, int size, int jump_offset)",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "774:  set_insn_group(info, M68K_GRP_BRANCH_RELATIVE);",
          "",
          "---------------",
          "--- Hunk 2 ---",
          "[Context before]",
          "800:  op1->imm = jump_offset;",
          "802:  set_insn_group(info, M68K_GRP_JUMP);",
          "803: }",
          "805: static void build_dbcc(m68k_info *info, int size, int jump_offset)",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "804:  set_insn_group(info, M68K_GRP_BRANCH_RELATIVE);",
          "",
          "---------------",
          "--- Hunk 3 ---",
          "[Context before]",
          "1806:  op0->address_mode = M68K_AM_IMMEDIATE;",
          "1807:  op0->type = M68K_OP_IMM;",
          "1808:  op0->imm = new_pc;",
          "1809: }",
          "1811: static void d68020_cpbcc_32(m68k_info *info)",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "1812:  set_insn_group(info, M68K_GRP_BRANCH_RELATIVE);",
          "",
          "---------------",
          "--- Hunk 4 ---",
          "[Context before]",
          "1830:  op0->type = M68K_OP_IMM;",
          "1831:  op0->address_mode = M68K_AM_IMMEDIATE;",
          "1832:  op0->imm = new_pc;",
          "1833: }",
          "1835: static void d68020_cpdbcc(m68k_info *info)",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "1838:  set_insn_group(info, M68K_GRP_BRANCH_RELATIVE);",
          "",
          "---------------",
          "--- Hunk 5 ---",
          "[Context before]",
          "1859:  op1->address_mode = M68K_AM_IMMEDIATE;",
          "1860:  op1->type = M68K_OP_IMM;",
          "1861:  op1->imm = new_pc;",
          "1862: }",
          "1864: static void fmove_fpcr(m68k_info *info, uint extension)",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "1869:  set_insn_group(info, M68K_GRP_BRANCH_RELATIVE);",
          "",
          "---------------"
        ],
        "arch/Mips/MipsMappingInsn.inc||arch/Mips/MipsMappingInsn.inc": [
          "File: arch/Mips/MipsMappingInsn.inc -> arch/Mips/MipsMappingInsn.inc",
          "--- Hunk 1 ---",
          "[Context before]",
          "634: {",
          "635:  Mips_B16_MM, MIPS_INS_B16,",
          "636: #ifndef CAPSTONE_DIET",
          "638: #endif",
          "639: },",
          "640: {",
          "",
          "[Removed Lines]",
          "637:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "637:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 2 ---",
          "[Context before]",
          "646: {",
          "647:  Mips_BAL, MIPS_INS_BAL,",
          "648: #ifndef CAPSTONE_DIET",
          "650: #endif",
          "651: },",
          "652: {",
          "653:  Mips_BALC, MIPS_INS_BALC,",
          "654: #ifndef CAPSTONE_DIET",
          "656: #endif",
          "657: },",
          "658: {",
          "",
          "[Removed Lines]",
          "649:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "655:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "649:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "655:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 3 ---",
          "[Context before]",
          "664: {",
          "665:  Mips_BBIT0, MIPS_INS_BBIT0,",
          "666: #ifndef CAPSTONE_DIET",
          "668: #endif",
          "669: },",
          "670: {",
          "671:  Mips_BBIT032, MIPS_INS_BBIT032,",
          "672: #ifndef CAPSTONE_DIET",
          "674: #endif",
          "675: },",
          "676: {",
          "677:  Mips_BBIT1, MIPS_INS_BBIT1,",
          "678: #ifndef CAPSTONE_DIET",
          "680: #endif",
          "681: },",
          "682: {",
          "683:  Mips_BBIT132, MIPS_INS_BBIT132,",
          "684: #ifndef CAPSTONE_DIET",
          "686: #endif",
          "687: },",
          "688: {",
          "689:  Mips_BC, MIPS_INS_BC,",
          "690: #ifndef CAPSTONE_DIET",
          "692: #endif",
          "693: },",
          "694: {",
          "695:  Mips_BC0F, MIPS_INS_BC0F,",
          "696: #ifndef CAPSTONE_DIET",
          "698: #endif",
          "699: },",
          "700: {",
          "701:  Mips_BC0FL, MIPS_INS_BC0FL,",
          "702: #ifndef CAPSTONE_DIET",
          "704: #endif",
          "705: },",
          "706: {",
          "707:  Mips_BC0T, MIPS_INS_BC0T,",
          "708: #ifndef CAPSTONE_DIET",
          "710: #endif",
          "711: },",
          "712: {",
          "713:  Mips_BC0TL, MIPS_INS_BC0TL,",
          "714: #ifndef CAPSTONE_DIET",
          "716: #endif",
          "717: },",
          "718: {",
          "719:  Mips_BC1EQZ, MIPS_INS_BC1EQZ,",
          "720: #ifndef CAPSTONE_DIET",
          "722: #endif",
          "723: },",
          "724: {",
          "725:  Mips_BC1F, MIPS_INS_BC1F,",
          "726: #ifndef CAPSTONE_DIET",
          "728: #endif",
          "729: },",
          "730: {",
          "731:  Mips_BC1FL, MIPS_INS_BC1FL,",
          "732: #ifndef CAPSTONE_DIET",
          "734: #endif",
          "735: },",
          "736: {",
          "737:  Mips_BC1F_MM, MIPS_INS_BC1F,",
          "738: #ifndef CAPSTONE_DIET",
          "740: #endif",
          "741: },",
          "742: {",
          "743:  Mips_BC1NEZ, MIPS_INS_BC1NEZ,",
          "744: #ifndef CAPSTONE_DIET",
          "746: #endif",
          "747: },",
          "748: {",
          "749:  Mips_BC1T, MIPS_INS_BC1T,",
          "750: #ifndef CAPSTONE_DIET",
          "752: #endif",
          "753: },",
          "754: {",
          "755:  Mips_BC1TL, MIPS_INS_BC1TL,",
          "756: #ifndef CAPSTONE_DIET",
          "758: #endif",
          "759: },",
          "760: {",
          "761:  Mips_BC1T_MM, MIPS_INS_BC1T,",
          "762: #ifndef CAPSTONE_DIET",
          "764: #endif",
          "765: },",
          "766: {",
          "767:  Mips_BC2EQZ, MIPS_INS_BC2EQZ,",
          "768: #ifndef CAPSTONE_DIET",
          "770: #endif",
          "771: },",
          "772: {",
          "773:  Mips_BC2F, MIPS_INS_BC2F,",
          "774: #ifndef CAPSTONE_DIET",
          "776: #endif",
          "777: },",
          "778: {",
          "779:  Mips_BC2FL, MIPS_INS_BC2FL,",
          "780: #ifndef CAPSTONE_DIET",
          "782: #endif",
          "783: },",
          "784: {",
          "785:  Mips_BC2NEZ, MIPS_INS_BC2NEZ,",
          "786: #ifndef CAPSTONE_DIET",
          "788: #endif",
          "789: },",
          "790: {",
          "791:  Mips_BC2T, MIPS_INS_BC2T,",
          "792: #ifndef CAPSTONE_DIET",
          "794: #endif",
          "795: },",
          "796: {",
          "797:  Mips_BC2TL, MIPS_INS_BC2TL,",
          "798: #ifndef CAPSTONE_DIET",
          "800: #endif",
          "801: },",
          "802: {",
          "803:  Mips_BC3F, MIPS_INS_BC3F,",
          "804: #ifndef CAPSTONE_DIET",
          "806: #endif",
          "807: },",
          "808: {",
          "809:  Mips_BC3FL, MIPS_INS_BC3FL,",
          "810: #ifndef CAPSTONE_DIET",
          "812: #endif",
          "813: },",
          "814: {",
          "815:  Mips_BC3T, MIPS_INS_BC3T,",
          "816: #ifndef CAPSTONE_DIET",
          "818: #endif",
          "819: },",
          "820: {",
          "821:  Mips_BC3TL, MIPS_INS_BC3TL,",
          "822: #ifndef CAPSTONE_DIET",
          "824: #endif",
          "825: },",
          "826: {",
          "",
          "[Removed Lines]",
          "667:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_CNMIPS, 0 }, 1, 0",
          "673:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_CNMIPS, 0 }, 1, 0",
          "679:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_CNMIPS, 0 }, 1, 0",
          "685:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_CNMIPS, 0 }, 1, 0",
          "691:  { 0 }, { 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "697:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "703:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "709:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "715:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "721:  { 0 }, { 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "727:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "733:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "739:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "745:  { 0 }, { 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "751:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "757:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "763:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "769:  { 0 }, { 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "775:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "781:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "787:  { 0 }, { 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "793:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "799:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "805:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "811:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "817:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "823:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "667:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_CNMIPS, 0 }, 1, 0",
          "673:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_CNMIPS, 0 }, 1, 0",
          "679:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_CNMIPS, 0 }, 1, 0",
          "685:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_CNMIPS, 0 }, 1, 0",
          "691:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "697:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "703:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "709:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "715:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "721:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "727:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "733:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "739:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "745:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "751:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "757:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "763:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "769:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "775:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "781:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "787:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "793:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "799:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "805:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "811:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "817:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "823:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 4 ---",
          "[Context before]",
          "874: {",
          "875:  Mips_BEQ, MIPS_INS_BEQ,",
          "876: #ifndef CAPSTONE_DIET",
          "878: #endif",
          "879: },",
          "880: {",
          "881:  Mips_BEQ64, MIPS_INS_BEQ,",
          "882: #ifndef CAPSTONE_DIET",
          "884: #endif",
          "885: },",
          "886: {",
          "887:  Mips_BEQC, MIPS_INS_BEQC,",
          "888: #ifndef CAPSTONE_DIET",
          "890: #endif",
          "891: },",
          "892: {",
          "893:  Mips_BEQL, MIPS_INS_BEQL,",
          "894: #ifndef CAPSTONE_DIET",
          "896: #endif",
          "897: },",
          "898: {",
          "899:  Mips_BEQZ16_MM, MIPS_INS_BEQZ16,",
          "900: #ifndef CAPSTONE_DIET",
          "902: #endif",
          "903: },",
          "904: {",
          "905:  Mips_BEQZALC, MIPS_INS_BEQZALC,",
          "906: #ifndef CAPSTONE_DIET",
          "908: #endif",
          "909: },",
          "910: {",
          "911:  Mips_BEQZC, MIPS_INS_BEQZC,",
          "912: #ifndef CAPSTONE_DIET",
          "914: #endif",
          "915: },",
          "916: {",
          "917:  Mips_BEQZC_MM, MIPS_INS_BEQZC,",
          "918: #ifndef CAPSTONE_DIET",
          "920: #endif",
          "921: },",
          "922: {",
          "923:  Mips_BEQ_MM, MIPS_INS_BEQ,",
          "924: #ifndef CAPSTONE_DIET",
          "926: #endif",
          "927: },",
          "928: {",
          "929:  Mips_BGEC, MIPS_INS_BGEC,",
          "930: #ifndef CAPSTONE_DIET",
          "932: #endif",
          "933: },",
          "934: {",
          "935:  Mips_BGEUC, MIPS_INS_BGEUC,",
          "936: #ifndef CAPSTONE_DIET",
          "938: #endif",
          "939: },",
          "940: {",
          "941:  Mips_BGEZ, MIPS_INS_BGEZ,",
          "942: #ifndef CAPSTONE_DIET",
          "944: #endif",
          "945: },",
          "946: {",
          "947:  Mips_BGEZ64, MIPS_INS_BGEZ,",
          "948: #ifndef CAPSTONE_DIET",
          "950: #endif",
          "951: },",
          "952: {",
          "953:  Mips_BGEZAL, MIPS_INS_BGEZAL,",
          "954: #ifndef CAPSTONE_DIET",
          "956: #endif",
          "957: },",
          "958: {",
          "959:  Mips_BGEZALC, MIPS_INS_BGEZALC,",
          "960: #ifndef CAPSTONE_DIET",
          "962: #endif",
          "963: },",
          "964: {",
          "965:  Mips_BGEZALL, MIPS_INS_BGEZALL,",
          "966: #ifndef CAPSTONE_DIET",
          "968: #endif",
          "969: },",
          "970: {",
          "971:  Mips_BGEZALS_MM, MIPS_INS_BGEZALS,",
          "972: #ifndef CAPSTONE_DIET",
          "974: #endif",
          "975: },",
          "976: {",
          "977:  Mips_BGEZAL_MM, MIPS_INS_BGEZAL,",
          "978: #ifndef CAPSTONE_DIET",
          "980: #endif",
          "981: },",
          "982: {",
          "983:  Mips_BGEZC, MIPS_INS_BGEZC,",
          "984: #ifndef CAPSTONE_DIET",
          "986: #endif",
          "987: },",
          "988: {",
          "989:  Mips_BGEZL, MIPS_INS_BGEZL,",
          "990: #ifndef CAPSTONE_DIET",
          "992: #endif",
          "993: },",
          "994: {",
          "995:  Mips_BGEZ_MM, MIPS_INS_BGEZ,",
          "996: #ifndef CAPSTONE_DIET",
          "998: #endif",
          "999: },",
          "1000: {",
          "1001:  Mips_BGTZ, MIPS_INS_BGTZ,",
          "1002: #ifndef CAPSTONE_DIET",
          "1004: #endif",
          "1005: },",
          "1006: {",
          "1007:  Mips_BGTZ64, MIPS_INS_BGTZ,",
          "1008: #ifndef CAPSTONE_DIET",
          "1010: #endif",
          "1011: },",
          "1012: {",
          "1013:  Mips_BGTZALC, MIPS_INS_BGTZALC,",
          "1014: #ifndef CAPSTONE_DIET",
          "1016: #endif",
          "1017: },",
          "1018: {",
          "1019:  Mips_BGTZC, MIPS_INS_BGTZC,",
          "1020: #ifndef CAPSTONE_DIET",
          "1022: #endif",
          "1023: },",
          "1024: {",
          "1025:  Mips_BGTZL, MIPS_INS_BGTZL,",
          "1026: #ifndef CAPSTONE_DIET",
          "1028: #endif",
          "1029: },",
          "1030: {",
          "1031:  Mips_BGTZ_MM, MIPS_INS_BGTZ,",
          "1032: #ifndef CAPSTONE_DIET",
          "1034: #endif",
          "1035: },",
          "1036: {",
          "",
          "[Removed Lines]",
          "877:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, 0 }, 1, 0",
          "883:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, 0 }, 1, 0",
          "889:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "895:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "901:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "907:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "913:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "919:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "925:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "931:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "937:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "943:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, 0 }, 1, 0",
          "949:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, 0 }, 1, 0",
          "955:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 0, 0",
          "961:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "967:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 0, 0",
          "973:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 0, 0",
          "979:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 0, 0",
          "985:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "991:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "997:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "1003:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, 0 }, 1, 0",
          "1009:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, 0 }, 1, 0",
          "1015:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1021:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1027:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "1033:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "877:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, 0 }, 1, 0",
          "883:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, 0 }, 1, 0",
          "889:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "895:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "901:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "907:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "913:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "919:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "925:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "931:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "937:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "943:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, 0 }, 1, 0",
          "949:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, 0 }, 1, 0",
          "955:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 0, 0",
          "961:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "967:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 0, 0",
          "973:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 0, 0",
          "979:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 0, 0",
          "985:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "991:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "997:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "1003:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, 0 }, 1, 0",
          "1009:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, 0 }, 1, 0",
          "1015:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1021:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1027:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "1033:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 5 ---",
          "[Context before]",
          "1144: {",
          "1145:  Mips_BLEZ, MIPS_INS_BLEZ,",
          "1146: #ifndef CAPSTONE_DIET",
          "1148: #endif",
          "1149: },",
          "1150: {",
          "1151:  Mips_BLEZ64, MIPS_INS_BLEZ,",
          "1152: #ifndef CAPSTONE_DIET",
          "1154: #endif",
          "1155: },",
          "1156: {",
          "1157:  Mips_BLEZALC, MIPS_INS_BLEZALC,",
          "1158: #ifndef CAPSTONE_DIET",
          "1160: #endif",
          "1161: },",
          "1162: {",
          "1163:  Mips_BLEZC, MIPS_INS_BLEZC,",
          "1164: #ifndef CAPSTONE_DIET",
          "1166: #endif",
          "1167: },",
          "1168: {",
          "1169:  Mips_BLEZL, MIPS_INS_BLEZL,",
          "1170: #ifndef CAPSTONE_DIET",
          "1172: #endif",
          "1173: },",
          "1174: {",
          "1175:  Mips_BLEZ_MM, MIPS_INS_BLEZ,",
          "1176: #ifndef CAPSTONE_DIET",
          "1178: #endif",
          "1179: },",
          "1180: {",
          "1181:  Mips_BLTC, MIPS_INS_BLTC,",
          "1182: #ifndef CAPSTONE_DIET",
          "1184: #endif",
          "1185: },",
          "1186: {",
          "1187:  Mips_BLTUC, MIPS_INS_BLTUC,",
          "1188: #ifndef CAPSTONE_DIET",
          "1190: #endif",
          "1191: },",
          "1192: {",
          "1193:  Mips_BLTZ, MIPS_INS_BLTZ,",
          "1194: #ifndef CAPSTONE_DIET",
          "1196: #endif",
          "1197: },",
          "1198: {",
          "1199:  Mips_BLTZ64, MIPS_INS_BLTZ,",
          "1200: #ifndef CAPSTONE_DIET",
          "1202: #endif",
          "1203: },",
          "1204: {",
          "1205:  Mips_BLTZAL, MIPS_INS_BLTZAL,",
          "1206: #ifndef CAPSTONE_DIET",
          "1208: #endif",
          "1209: },",
          "1210: {",
          "1211:  Mips_BLTZALC, MIPS_INS_BLTZALC,",
          "1212: #ifndef CAPSTONE_DIET",
          "1214: #endif",
          "1215: },",
          "1216: {",
          "1217:  Mips_BLTZALL, MIPS_INS_BLTZALL,",
          "1218: #ifndef CAPSTONE_DIET",
          "1220: #endif",
          "1221: },",
          "1222: {",
          "1223:  Mips_BLTZALS_MM, MIPS_INS_BLTZALS,",
          "1224: #ifndef CAPSTONE_DIET",
          "1226: #endif",
          "1227: },",
          "1228: {",
          "1229:  Mips_BLTZAL_MM, MIPS_INS_BLTZAL,",
          "1230: #ifndef CAPSTONE_DIET",
          "1232: #endif",
          "1233: },",
          "1234: {",
          "1235:  Mips_BLTZC, MIPS_INS_BLTZC,",
          "1236: #ifndef CAPSTONE_DIET",
          "1238: #endif",
          "1239: },",
          "1240: {",
          "1241:  Mips_BLTZL, MIPS_INS_BLTZL,",
          "1242: #ifndef CAPSTONE_DIET",
          "1244: #endif",
          "1245: },",
          "1246: {",
          "1247:  Mips_BLTZ_MM, MIPS_INS_BLTZ,",
          "1248: #ifndef CAPSTONE_DIET",
          "1250: #endif",
          "1251: },",
          "1252: {",
          "",
          "[Removed Lines]",
          "1147:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, 0 }, 1, 0",
          "1153:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, 0 }, 1, 0",
          "1159:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1165:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1171:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "1177:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "1183:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1189:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1195:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, 0 }, 1, 0",
          "1201:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, 0 }, 1, 0",
          "1207:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 0, 0",
          "1213:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1219:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 0, 0",
          "1225:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 0, 0",
          "1231:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 0, 0",
          "1237:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1243:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "1249:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "1147:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, 0 }, 1, 0",
          "1153:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, 0 }, 1, 0",
          "1159:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1165:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1171:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "1177:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "1183:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1189:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1195:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, 0 }, 1, 0",
          "1201:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, 0 }, 1, 0",
          "1207:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 0, 0",
          "1213:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1219:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 0, 0",
          "1225:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 0, 0",
          "1231:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 0, 0",
          "1237:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1243:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "1249:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 6 ---",
          "[Context before]",
          "1276: {",
          "1277:  Mips_BNE, MIPS_INS_BNE,",
          "1278: #ifndef CAPSTONE_DIET",
          "1280: #endif",
          "1281: },",
          "1282: {",
          "1283:  Mips_BNE64, MIPS_INS_BNE,",
          "1284: #ifndef CAPSTONE_DIET",
          "1286: #endif",
          "1287: },",
          "1288: {",
          "1289:  Mips_BNEC, MIPS_INS_BNEC,",
          "1290: #ifndef CAPSTONE_DIET",
          "1292: #endif",
          "1293: },",
          "1294: {",
          "",
          "[Removed Lines]",
          "1279:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, 0 }, 1, 0",
          "1285:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, 0 }, 1, 0",
          "1291:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "1279:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, 0 }, 1, 0",
          "1285:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, 0 }, 1, 0",
          "1291:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 7 ---",
          "[Context before]",
          "1342: {",
          "1343:  Mips_BNEL, MIPS_INS_BNEL,",
          "1344: #ifndef CAPSTONE_DIET",
          "1346: #endif",
          "1347: },",
          "1348: {",
          "1349:  Mips_BNEZ16_MM, MIPS_INS_BNEZ16,",
          "1350: #ifndef CAPSTONE_DIET",
          "1352: #endif",
          "1353: },",
          "1354: {",
          "1355:  Mips_BNEZALC, MIPS_INS_BNEZALC,",
          "1356: #ifndef CAPSTONE_DIET",
          "1358: #endif",
          "1359: },",
          "1360: {",
          "1361:  Mips_BNEZC, MIPS_INS_BNEZC,",
          "1362: #ifndef CAPSTONE_DIET",
          "1364: #endif",
          "1365: },",
          "1366: {",
          "1367:  Mips_BNEZC_MM, MIPS_INS_BNEZC,",
          "1368: #ifndef CAPSTONE_DIET",
          "1370: #endif",
          "1371: },",
          "1372: {",
          "1373:  Mips_BNE_MM, MIPS_INS_BNE,",
          "1374: #ifndef CAPSTONE_DIET",
          "1376: #endif",
          "1377: },",
          "1378: {",
          "1379:  Mips_BNVC, MIPS_INS_BNVC,",
          "1380: #ifndef CAPSTONE_DIET",
          "1382: #endif",
          "1383: },",
          "1384: {",
          "1385:  Mips_BNZ_B, MIPS_INS_BNZ,",
          "1386: #ifndef CAPSTONE_DIET",
          "1388: #endif",
          "1389: },",
          "1390: {",
          "1391:  Mips_BNZ_D, MIPS_INS_BNZ,",
          "1392: #ifndef CAPSTONE_DIET",
          "1394: #endif",
          "1395: },",
          "1396: {",
          "1397:  Mips_BNZ_H, MIPS_INS_BNZ,",
          "1398: #ifndef CAPSTONE_DIET",
          "1400: #endif",
          "1401: },",
          "1402: {",
          "1403:  Mips_BNZ_V, MIPS_INS_BNZ,",
          "1404: #ifndef CAPSTONE_DIET",
          "1406: #endif",
          "1407: },",
          "1408: {",
          "1409:  Mips_BNZ_W, MIPS_INS_BNZ,",
          "1410: #ifndef CAPSTONE_DIET",
          "1412: #endif",
          "1413: },",
          "1414: {",
          "1415:  Mips_BOVC, MIPS_INS_BOVC,",
          "1416: #ifndef CAPSTONE_DIET",
          "1418: #endif",
          "1419: },",
          "1420: {",
          "1421:  Mips_BPOSGE32, MIPS_INS_BPOSGE32,",
          "1422: #ifndef CAPSTONE_DIET",
          "1424: #endif",
          "1425: },",
          "1426: {",
          "",
          "[Removed Lines]",
          "1345:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "1351:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "1357:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1363:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1369:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "1375:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "1381:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1387:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MSA, 0 }, 1, 0",
          "1393:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MSA, 0 }, 1, 0",
          "1399:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MSA, 0 }, 1, 0",
          "1405:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MSA, 0 }, 1, 0",
          "1411:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MSA, 0 }, 1, 0",
          "1417:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1423:  { 0 }, { 0 }, { MIPS_GRP_DSP, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "1345:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS2, MIPS_GRP_NOTMIPS32R6, MIPS_GRP_NOTMIPS64R6, 0 }, 1, 0",
          "1351:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "1357:  { 0 }, { MIPS_REG_RA, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1363:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1369:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "1375:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MICROMIPS, 0 }, 1, 0",
          "1381:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1387:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MSA, 0 }, 1, 0",
          "1393:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MSA, 0 }, 1, 0",
          "1399:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MSA, 0 }, 1, 0",
          "1405:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MSA, 0 }, 1, 0",
          "1411:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MSA, 0 }, 1, 0",
          "1417:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_STDENC, MIPS_GRP_MIPS32R6, 0 }, 1, 0",
          "1423:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_DSP, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 8 ---",
          "[Context before]",
          "1504: {",
          "1505:  Mips_BZ_B, MIPS_INS_BZ,",
          "1506: #ifndef CAPSTONE_DIET",
          "1508: #endif",
          "1509: },",
          "1510: {",
          "1511:  Mips_BZ_D, MIPS_INS_BZ,",
          "1512: #ifndef CAPSTONE_DIET",
          "1514: #endif",
          "1515: },",
          "1516: {",
          "1517:  Mips_BZ_H, MIPS_INS_BZ,",
          "1518: #ifndef CAPSTONE_DIET",
          "1520: #endif",
          "1521: },",
          "1522: {",
          "1523:  Mips_BZ_V, MIPS_INS_BZ,",
          "1524: #ifndef CAPSTONE_DIET",
          "1526: #endif",
          "1527: },",
          "1528: {",
          "1529:  Mips_BZ_W, MIPS_INS_BZ,",
          "1530: #ifndef CAPSTONE_DIET",
          "1532: #endif",
          "1533: },",
          "1534: {",
          "1535:  Mips_BeqzRxImm16, MIPS_INS_BEQZ,",
          "1536: #ifndef CAPSTONE_DIET",
          "1538: #endif",
          "1539: },",
          "1540: {",
          "1541:  Mips_BeqzRxImmX16, MIPS_INS_BEQZ,",
          "1542: #ifndef CAPSTONE_DIET",
          "1544: #endif",
          "1545: },",
          "1546: {",
          "1547:  Mips_Bimm16, MIPS_INS_B,",
          "1548: #ifndef CAPSTONE_DIET",
          "1550: #endif",
          "1551: },",
          "1552: {",
          "1553:  Mips_BimmX16, MIPS_INS_B,",
          "1554: #ifndef CAPSTONE_DIET",
          "1556: #endif",
          "1557: },",
          "1558: {",
          "1559:  Mips_BnezRxImm16, MIPS_INS_BNEZ,",
          "1560: #ifndef CAPSTONE_DIET",
          "1562: #endif",
          "1563: },",
          "1564: {",
          "1565:  Mips_BnezRxImmX16, MIPS_INS_BNEZ,",
          "1566: #ifndef CAPSTONE_DIET",
          "1568: #endif",
          "1569: },",
          "1570: {",
          "1571:  Mips_Break16, MIPS_INS_BREAK,",
          "1572: #ifndef CAPSTONE_DIET",
          "1574: #endif",
          "1575: },",
          "1576: {",
          "1577:  Mips_Bteqz16, MIPS_INS_BTEQZ,",
          "1578: #ifndef CAPSTONE_DIET",
          "1580: #endif",
          "1581: },",
          "1582: {",
          "1583:  Mips_BteqzX16, MIPS_INS_BTEQZ,",
          "1584: #ifndef CAPSTONE_DIET",
          "1586: #endif",
          "1587: },",
          "1588: {",
          "1589:  Mips_Btnez16, MIPS_INS_BTNEZ,",
          "1590: #ifndef CAPSTONE_DIET",
          "1592: #endif",
          "1593: },",
          "1594: {",
          "1595:  Mips_BtnezX16, MIPS_INS_BTNEZ,",
          "1596: #ifndef CAPSTONE_DIET",
          "1598: #endif",
          "1599: },",
          "1600: {",
          "",
          "[Removed Lines]",
          "1507:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MSA, 0 }, 1, 0",
          "1513:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MSA, 0 }, 1, 0",
          "1519:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MSA, 0 }, 1, 0",
          "1525:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MSA, 0 }, 1, 0",
          "1531:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_MSA, 0 }, 1, 0",
          "1537:  { 0 }, { 0 }, { MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1543:  { 0 }, { 0 }, { MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1549:  { 0 }, { 0 }, { MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1555:  { 0 }, { 0 }, { MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1561:  { 0 }, { 0 }, { MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1567:  { 0 }, { 0 }, { MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1573:  { 0 }, { 0 }, { MIPS_GRP_MIPS16MODE, 0 }, 0, 0",
          "1579:  { MIPS_REG_T8, 0 }, { 0 }, { MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1585:  { MIPS_REG_T8, 0 }, { 0 }, { MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1591:  { MIPS_REG_T8, 0 }, { 0 }, { MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1597:  { MIPS_REG_T8, 0 }, { 0 }, { MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "1507:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MSA, 0 }, 1, 0",
          "1513:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MSA, 0 }, 1, 0",
          "1519:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MSA, 0 }, 1, 0",
          "1525:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MSA, 0 }, 1, 0",
          "1531:  { 0 }, { MIPS_REG_AT, 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MSA, 0 }, 1, 0",
          "1537:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1543:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1549:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1555:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1561:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1567:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1573:  { 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MIPS16MODE, 0 }, 0, 0",
          "1579:  { MIPS_REG_T8, 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1585:  { MIPS_REG_T8, 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1591:  { MIPS_REG_T8, 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "1597:  { MIPS_REG_T8, 0 }, { 0 }, { MIPS_GRP_BRANCH_RELATIVE, MIPS_GRP_MIPS16MODE, 0 }, 1, 0",
          "",
          "---------------"
        ],
        "arch/X86/X86MappingInsn.inc||arch/X86/X86MappingInsn.inc": [
          "File: arch/X86/X86MappingInsn.inc -> arch/X86/X86MappingInsn.inc",
          "--- Hunk 1 ---",
          "[Context before]",
          "1798: {",
          "1799:  X86_CALL64pcrel32, X86_INS_CALL,",
          "1800: #ifndef CAPSTONE_DIET",
          "1802: #endif",
          "1803: },",
          "1804: {",
          "",
          "[Removed Lines]",
          "1801:  { X86_REG_RSP, X86_REG_RIP, 0 }, { X86_REG_RSP, 0 }, { X86_GRP_CALL, X86_GRP_MODE64, 0 }, 0, 0",
          "",
          "[Added Lines]",
          "1801:  { X86_REG_RSP, X86_REG_RIP, 0 }, { X86_REG_RSP, 0 }, { X86_GRP_CALL, X86_GRP_BRANCH_RELATIVE, X86_GRP_MODE64, 0 }, 0, 0",
          "",
          "---------------",
          "--- Hunk 2 ---",
          "[Context before]",
          "1810: {",
          "1811:  X86_CALLpcrel16, X86_INS_CALL,",
          "1812: #ifndef CAPSTONE_DIET",
          "1814: #endif",
          "1815: },",
          "1816: {",
          "1817:  X86_CALLpcrel32, X86_INS_CALL,",
          "1818: #ifndef CAPSTONE_DIET",
          "1820: #endif",
          "1821: },",
          "1822: {",
          "",
          "[Removed Lines]",
          "1813:  { X86_REG_ESP, X86_REG_EIP, 0 }, { X86_REG_ESP, 0 }, { X86_GRP_CALL, 0 }, 0, 0",
          "1819:  { X86_REG_ESP, X86_REG_EIP, 0 }, { X86_REG_ESP, 0 }, { X86_GRP_CALL, X86_GRP_NOT64BITMODE, 0 }, 0, 0",
          "",
          "[Added Lines]",
          "1813:  { X86_REG_ESP, X86_REG_EIP, 0 }, { X86_REG_ESP, 0 }, { X86_GRP_CALL, X86_GRP_BRANCH_RELATIVE, 0 }, 0, 0",
          "1819:  { X86_REG_ESP, X86_REG_EIP, 0 }, { X86_REG_ESP, 0 }, { X86_GRP_CALL, X86_GRP_BRANCH_RELATIVE, X86_GRP_NOT64BITMODE, 0 }, 0, 0",
          "",
          "---------------",
          "--- Hunk 3 ---",
          "[Context before]",
          "5440: {",
          "5441:  X86_JAE_1, X86_INS_JAE,",
          "5442: #ifndef CAPSTONE_DIET",
          "5444: #endif",
          "5445: },",
          "5446: {",
          "5447:  X86_JAE_2, X86_INS_JAE,",
          "5448: #ifndef CAPSTONE_DIET",
          "5450: #endif",
          "5451: },",
          "5452: {",
          "5453:  X86_JAE_4, X86_INS_JAE,",
          "5454: #ifndef CAPSTONE_DIET",
          "5456: #endif",
          "5457: },",
          "5458: {",
          "5459:  X86_JA_1, X86_INS_JA,",
          "5460: #ifndef CAPSTONE_DIET",
          "5462: #endif",
          "5463: },",
          "5464: {",
          "5465:  X86_JA_2, X86_INS_JA,",
          "5466: #ifndef CAPSTONE_DIET",
          "5468: #endif",
          "5469: },",
          "5470: {",
          "5471:  X86_JA_4, X86_INS_JA,",
          "5472: #ifndef CAPSTONE_DIET",
          "5474: #endif",
          "5475: },",
          "5476: {",
          "5477:  X86_JBE_1, X86_INS_JBE,",
          "5478: #ifndef CAPSTONE_DIET",
          "5480: #endif",
          "5481: },",
          "5482: {",
          "5483:  X86_JBE_2, X86_INS_JBE,",
          "5484: #ifndef CAPSTONE_DIET",
          "5486: #endif",
          "5487: },",
          "5488: {",
          "5489:  X86_JBE_4, X86_INS_JBE,",
          "5490: #ifndef CAPSTONE_DIET",
          "5492: #endif",
          "5493: },",
          "5494: {",
          "5495:  X86_JB_1, X86_INS_JB,",
          "5496: #ifndef CAPSTONE_DIET",
          "5498: #endif",
          "5499: },",
          "5500: {",
          "5501:  X86_JB_2, X86_INS_JB,",
          "5502: #ifndef CAPSTONE_DIET",
          "5504: #endif",
          "5505: },",
          "5506: {",
          "5507:  X86_JB_4, X86_INS_JB,",
          "5508: #ifndef CAPSTONE_DIET",
          "5510: #endif",
          "5511: },",
          "5512: {",
          "5513:  X86_JCXZ, X86_INS_JCXZ,",
          "5514: #ifndef CAPSTONE_DIET",
          "5516: #endif",
          "5517: },",
          "5518: {",
          "5519:  X86_JECXZ, X86_INS_JECXZ,",
          "5520: #ifndef CAPSTONE_DIET",
          "5522: #endif",
          "5523: },",
          "5524: {",
          "5525:  X86_JE_1, X86_INS_JE,",
          "5526: #ifndef CAPSTONE_DIET",
          "5528: #endif",
          "5529: },",
          "5530: {",
          "5531:  X86_JE_2, X86_INS_JE,",
          "5532: #ifndef CAPSTONE_DIET",
          "5534: #endif",
          "5535: },",
          "5536: {",
          "5537:  X86_JE_4, X86_INS_JE,",
          "5538: #ifndef CAPSTONE_DIET",
          "5540: #endif",
          "5541: },",
          "5542: {",
          "5543:  X86_JGE_1, X86_INS_JGE,",
          "5544: #ifndef CAPSTONE_DIET",
          "5546: #endif",
          "5547: },",
          "5548: {",
          "5549:  X86_JGE_2, X86_INS_JGE,",
          "5550: #ifndef CAPSTONE_DIET",
          "5552: #endif",
          "5553: },",
          "5554: {",
          "5555:  X86_JGE_4, X86_INS_JGE,",
          "5556: #ifndef CAPSTONE_DIET",
          "5558: #endif",
          "5559: },",
          "5560: {",
          "5561:  X86_JG_1, X86_INS_JG,",
          "5562: #ifndef CAPSTONE_DIET",
          "5564: #endif",
          "5565: },",
          "5566: {",
          "5567:  X86_JG_2, X86_INS_JG,",
          "5568: #ifndef CAPSTONE_DIET",
          "5570: #endif",
          "5571: },",
          "5572: {",
          "5573:  X86_JG_4, X86_INS_JG,",
          "5574: #ifndef CAPSTONE_DIET",
          "5576: #endif",
          "5577: },",
          "5578: {",
          "5579:  X86_JLE_1, X86_INS_JLE,",
          "5580: #ifndef CAPSTONE_DIET",
          "5582: #endif",
          "5583: },",
          "5584: {",
          "5585:  X86_JLE_2, X86_INS_JLE,",
          "5586: #ifndef CAPSTONE_DIET",
          "5588: #endif",
          "5589: },",
          "5590: {",
          "5591:  X86_JLE_4, X86_INS_JLE,",
          "5592: #ifndef CAPSTONE_DIET",
          "5594: #endif",
          "5595: },",
          "5596: {",
          "5597:  X86_JL_1, X86_INS_JL,",
          "5598: #ifndef CAPSTONE_DIET",
          "5600: #endif",
          "5601: },",
          "5602: {",
          "5603:  X86_JL_2, X86_INS_JL,",
          "5604: #ifndef CAPSTONE_DIET",
          "5606: #endif",
          "5607: },",
          "5608: {",
          "5609:  X86_JL_4, X86_INS_JL,",
          "5610: #ifndef CAPSTONE_DIET",
          "5612: #endif",
          "5613: },",
          "5614: {",
          "",
          "[Removed Lines]",
          "5443:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5449:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5455:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5461:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5467:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5473:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5479:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5485:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5491:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5497:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5503:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5509:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5515:  { X86_REG_CX, 0 }, { 0 }, { 0 }, 1, 0",
          "5521:  { X86_REG_ECX, 0 }, { 0 }, { 0 }, 1, 0",
          "5527:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5533:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5539:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5545:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5551:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5557:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5563:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5569:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5575:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5581:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5587:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5593:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5599:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5605:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5611:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "",
          "[Added Lines]",
          "5443:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5449:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5455:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5461:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5467:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5473:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5479:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5485:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5491:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5497:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5503:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5509:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5515:  { X86_REG_CX, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5521:  { X86_REG_ECX, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5527:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5533:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5539:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5545:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5551:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5557:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5563:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5569:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5575:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5581:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5587:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5593:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5599:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5605:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5611:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 4 ---",
          "[Context before]",
          "5650: {",
          "5651:  X86_JMP_1, X86_INS_JMP,",
          "5652: #ifndef CAPSTONE_DIET",
          "5654: #endif",
          "5655: },",
          "5656: {",
          "5657:  X86_JMP_2, X86_INS_JMP,",
          "5658: #ifndef CAPSTONE_DIET",
          "5660: #endif",
          "5661: },",
          "5662: {",
          "5663:  X86_JMP_4, X86_INS_JMP,",
          "5664: #ifndef CAPSTONE_DIET",
          "5666: #endif",
          "5667: },",
          "5668: {",
          "5669:  X86_JNE_1, X86_INS_JNE,",
          "5670: #ifndef CAPSTONE_DIET",
          "5672: #endif",
          "5673: },",
          "5674: {",
          "5675:  X86_JNE_2, X86_INS_JNE,",
          "5676: #ifndef CAPSTONE_DIET",
          "5678: #endif",
          "5679: },",
          "5680: {",
          "5681:  X86_JNE_4, X86_INS_JNE,",
          "5682: #ifndef CAPSTONE_DIET",
          "5684: #endif",
          "5685: },",
          "5686: {",
          "5687:  X86_JNO_1, X86_INS_JNO,",
          "5688: #ifndef CAPSTONE_DIET",
          "5690: #endif",
          "5691: },",
          "5692: {",
          "5693:  X86_JNO_2, X86_INS_JNO,",
          "5694: #ifndef CAPSTONE_DIET",
          "5696: #endif",
          "5697: },",
          "5698: {",
          "5699:  X86_JNO_4, X86_INS_JNO,",
          "5700: #ifndef CAPSTONE_DIET",
          "5702: #endif",
          "5703: },",
          "5704: {",
          "5705:  X86_JNP_1, X86_INS_JNP,",
          "5706: #ifndef CAPSTONE_DIET",
          "5708: #endif",
          "5709: },",
          "5710: {",
          "5711:  X86_JNP_2, X86_INS_JNP,",
          "5712: #ifndef CAPSTONE_DIET",
          "5714: #endif",
          "5715: },",
          "5716: {",
          "5717:  X86_JNP_4, X86_INS_JNP,",
          "5718: #ifndef CAPSTONE_DIET",
          "5720: #endif",
          "5721: },",
          "5722: {",
          "5723:  X86_JNS_1, X86_INS_JNS,",
          "5724: #ifndef CAPSTONE_DIET",
          "5726: #endif",
          "5727: },",
          "5728: {",
          "5729:  X86_JNS_2, X86_INS_JNS,",
          "5730: #ifndef CAPSTONE_DIET",
          "5732: #endif",
          "5733: },",
          "5734: {",
          "5735:  X86_JNS_4, X86_INS_JNS,",
          "5736: #ifndef CAPSTONE_DIET",
          "5738: #endif",
          "5739: },",
          "5740: {",
          "5741:  X86_JO_1, X86_INS_JO,",
          "5742: #ifndef CAPSTONE_DIET",
          "5744: #endif",
          "5745: },",
          "5746: {",
          "5747:  X86_JO_2, X86_INS_JO,",
          "5748: #ifndef CAPSTONE_DIET",
          "5750: #endif",
          "5751: },",
          "5752: {",
          "5753:  X86_JO_4, X86_INS_JO,",
          "5754: #ifndef CAPSTONE_DIET",
          "5756: #endif",
          "5757: },",
          "5758: {",
          "5759:  X86_JP_1, X86_INS_JP,",
          "5760: #ifndef CAPSTONE_DIET",
          "5762: #endif",
          "5763: },",
          "5764: {",
          "5765:  X86_JP_2, X86_INS_JP,",
          "5766: #ifndef CAPSTONE_DIET",
          "5768: #endif",
          "5769: },",
          "5770: {",
          "5771:  X86_JP_4, X86_INS_JP,",
          "5772: #ifndef CAPSTONE_DIET",
          "5774: #endif",
          "5775: },",
          "5776: {",
          "5777:  X86_JRCXZ, X86_INS_JRCXZ,",
          "5778: #ifndef CAPSTONE_DIET",
          "5780: #endif",
          "5781: },",
          "5782: {",
          "5783:  X86_JS_1, X86_INS_JS,",
          "5784: #ifndef CAPSTONE_DIET",
          "5786: #endif",
          "5787: },",
          "5788: {",
          "5789:  X86_JS_2, X86_INS_JS,",
          "5790: #ifndef CAPSTONE_DIET",
          "5792: #endif",
          "5793: },",
          "5794: {",
          "5795:  X86_JS_4, X86_INS_JS,",
          "5796: #ifndef CAPSTONE_DIET",
          "5798: #endif",
          "5799: },",
          "5800: {",
          "",
          "[Removed Lines]",
          "5653:  { 0 }, { 0 }, { 0 }, 1, 0",
          "5659:  { 0 }, { 0 }, { 0 }, 1, 0",
          "5665:  { 0 }, { 0 }, { 0 }, 1, 0",
          "5671:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5677:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5683:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5689:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5695:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5701:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5707:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5713:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5719:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5725:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5731:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5737:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5743:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5749:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5755:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5761:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5767:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5773:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5779:  { X86_REG_RCX, 0 }, { 0 }, { 0 }, 1, 0",
          "5785:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5791:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "5797:  { X86_REG_EFLAGS, 0 }, { 0 }, { 0 }, 1, 0",
          "",
          "[Added Lines]",
          "5653:  { 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5659:  { 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5665:  { 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5671:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5677:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5683:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5689:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5695:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5701:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5707:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5713:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5719:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5725:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5731:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5737:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5743:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5749:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5755:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5761:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5767:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5773:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5779:  { X86_REG_RCX, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5785:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5791:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "5797:  { X86_REG_EFLAGS, 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 1, 0",
          "",
          "---------------",
          "--- Hunk 5 ---",
          "[Context before]",
          "6832: {",
          "6833:  X86_LOOP, X86_INS_LOOP,",
          "6834: #ifndef CAPSTONE_DIET",
          "6836: #endif",
          "6837: },",
          "6838: {",
          "6839:  X86_LOOPE, X86_INS_LOOPE,",
          "6840: #ifndef CAPSTONE_DIET",
          "6842: #endif",
          "6843: },",
          "6844: {",
          "6845:  X86_LOOPNE, X86_INS_LOOPNE,",
          "6846: #ifndef CAPSTONE_DIET",
          "6848: #endif",
          "6849: },",
          "6850: {",
          "",
          "[Removed Lines]",
          "6835:  { 0 }, { 0 }, { 0 }, 0, 0",
          "6841:  { 0 }, { 0 }, { 0 }, 0, 0",
          "6847:  { 0 }, { 0 }, { 0 }, 0, 0",
          "",
          "[Added Lines]",
          "6835:  { 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 0, 0",
          "6841:  { 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 0, 0",
          "6847:  { 0 }, { 0 }, { X86_GRP_BRANCH_RELATIVE, 0 }, 0, 0",
          "",
          "---------------",
          "--- Hunk 6 ---",
          "[Context before]",
          "50404: {",
          "50405:  X86_XBEGIN_2, X86_INS_XBEGIN,",
          "50406: #ifndef CAPSTONE_DIET",
          "50408: #endif",
          "50409: },",
          "50410: {",
          "50411:  X86_XBEGIN_4, X86_INS_XBEGIN,",
          "50412: #ifndef CAPSTONE_DIET",
          "50414: #endif",
          "50415: },",
          "50416: {",
          "",
          "[Removed Lines]",
          "50407:  { 0 }, { X86_REG_EAX, 0 }, { X86_GRP_RTM, 0 }, 1, 0",
          "50413:  { 0 }, { X86_REG_EAX, 0 }, { X86_GRP_RTM, 0 }, 1, 0",
          "",
          "[Added Lines]",
          "50407:  { 0 }, { X86_REG_EAX, 0 }, { X86_GRP_BRANCH_RELATIVE, X86_GRP_RTM, 0 }, 1, 0",
          "50413:  { 0 }, { X86_REG_EAX, 0 }, { X86_GRP_BRANCH_RELATIVE, X86_GRP_RTM, 0 }, 1, 0",
          "",
          "---------------"
        ],
        "include/capstone/arm.h||include/capstone/arm.h": [
          "File: include/capstone/arm.h -> include/capstone/arm.h",
          "--- Hunk 1 ---",
          "[Context before]",
          "888:  ARM_GRP_CALL, // = CS_GRP_CALL",
          "889:  ARM_GRP_INT = 4, // = CS_GRP_INT",
          "890:  ARM_GRP_PRIVILEGE = 6, // = CS_GRP_PRIVILEGE",
          "893:  ARM_GRP_CRYPTO = 128,",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "891:  ARM_GRP_BRANCH_RELATIVE, // = CS_GRP_BRANCH_RELATIVE",
          "",
          "---------------"
        ],
        "include/capstone/arm64.h||include/capstone/arm64.h": [
          "File: include/capstone/arm64.h -> include/capstone/arm64.h",
          "--- Hunk 1 ---",
          "[Context before]",
          "1146:  ARM64_GRP_RET,",
          "1147:  ARM64_GRP_INT,",
          "1148:  ARM64_GRP_PRIVILEGE = 6, // = CS_GRP_PRIVILEGE",
          "1151:  ARM64_GRP_CRYPTO = 128,",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "1149:  ARM64_GRP_BRANCH_RELATIVE, // = CS_GRP_BRANCH_RELATIVE",
          "",
          "---------------"
        ],
        "include/capstone/capstone.h||include/capstone/capstone.h": [
          "File: include/capstone/capstone.h -> include/capstone/capstone.h",
          "--- Hunk 1 ---",
          "[Context before]",
          "201:  CS_GRP_INT,     // all interrupt instructions (int+syscall)",
          "202:  CS_GRP_IRET,    // all interrupt return instructions",
          "203:  CS_GRP_PRIVILEGE,    // all privileged instructions",
          "204: } cs_group_type;",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "204:  CS_GRP_BRANCH_RELATIVE, // all relative branching instructions",
          "",
          "---------------"
        ],
        "include/capstone/m68k.h||include/capstone/m68k.h": [
          "File: include/capstone/m68k.h -> include/capstone/m68k.h",
          "--- Hunk 1 ---",
          "[Context before]",
          "581:  M68K_GRP_JUMP,  // = CS_GRP_JUMP",
          "582:  M68K_GRP_RET = 3,  // = CS_GRP_RET",
          "583:  M68K_GRP_IRET = 5, // = CS_GRP_IRET",
          "585:  M68K_GRP_ENDING,// <-- mark the end of the list of groups",
          "586: } m68k_group_type;",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "584:  M68K_GRP_BRANCH_RELATIVE = 7, // = CS_GRP_BRANCH_RELATIVE",
          "",
          "---------------"
        ],
        "include/capstone/mips.h||include/capstone/mips.h": [
          "File: include/capstone/mips.h -> include/capstone/mips.h",
          "--- Hunk 1 ---",
          "[Context before]",
          "908:  MIPS_GRP_IRET, // = CS_GRP_IRET",
          "910:  MIPS_GRP_PRIVILEGE, // = CS_GRP_PRIVILEGE",
          "913:  MIPS_GRP_BITCOUNT = 128,",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "912:  MIPS_GRP_BRANCH_RELATIVE, // = CS_GRP_BRANCH_RELATIVE",
          "",
          "---------------"
        ],
        "include/capstone/x86.h||include/capstone/x86.h": [
          "File: include/capstone/x86.h -> include/capstone/x86.h",
          "--- Hunk 1 ---",
          "[Context before]",
          "1899:  X86_GRP_IRET, // = CS_GRP_IRET",
          "1901:  X86_GRP_PRIVILEGE, // = CS_GRP_PRIVILEGE",
          "1904:  X86_GRP_VM = 128, // all virtualization instructions (VT-x + AMD-V)",
          "",
          "[Removed Lines]",
          "[None]",
          "",
          "[Added Lines]",
          "1903:  X86_GRP_BRANCH_RELATIVE, // = CS_GRP_BRANCH_RELATIVE",
          "",
          "---------------"
        ]
      }
    },
    {
      "candidate_hash": "9e6605b60f022b3df9c8666b746182ca4d82400d",
      "candidate_info": {
        "commit_hash": "9e6605b60f022b3df9c8666b746182ca4d82400d",
        "repo": "aquynh/capstone",
        "commit_url": "https://github.com/aquynh/capstone/commit/9e6605b60f022b3df9c8666b746182ca4d82400d",
        "files": [
          "bindings/python/setup.py"
        ],
        "message": "python: cleanup",
        "before_after_code_files": [
          "bindings/python/setup.py||bindings/python/setup.py"
        ]
      },
      "candidate_patch_features": {
        "candidate_earlier_than_patch": 0,
        "same_pr": 1,
        "olp_pr_links": [
          "https://github.com/NeatNerdPrime/capstone/pull/17"
        ],
        "olp_code_files": {
          "patch": [],
          "candidate": []
        }
      },
      "candidate_diff": {
        "bindings/python/setup.py||bindings/python/setup.py": [
          "File: bindings/python/setup.py -> bindings/python/setup.py",
          "--- Hunk 1 ---",
          "[Context before]",
          "147:     # only copy static library if it exists (it's a build option)",
          "148:     if STATIC_LIBRARY_FILE and os.path.exists(STATIC_LIBRARY_FILE):",
          "149:         shutil.copy(STATIC_LIBRARY_FILE, LIBS_DIR)",
          "151:     os.chdir(cwd)",
          "",
          "[Removed Lines]",
          "150:     shutil.copy(LIBRARY_FILE, LIBS_DIR)",
          "",
          "[Added Lines]",
          "[None]",
          "",
          "---------------"
        ]
      }
    },
    {
      "candidate_hash": "f852cf9a81c7ed56c850ce908afa40b918db4594",
      "candidate_info": {
        "commit_hash": "f852cf9a81c7ed56c850ce908afa40b918db4594",
        "repo": "aquynh/capstone",
        "commit_url": "https://github.com/aquynh/capstone/commit/f852cf9a81c7ed56c850ce908afa40b918db4594",
        "files": [
          "arch/AArch64/AArch64InstPrinter.c"
        ],
        "message": "AArch64 set good extender",
        "before_after_code_files": [
          "arch/AArch64/AArch64InstPrinter.c||arch/AArch64/AArch64InstPrinter.c"
        ]
      },
      "candidate_patch_features": {
        "candidate_earlier_than_patch": 1,
        "same_pr": 1,
        "olp_pr_links": [
          "https://github.com/NeatNerdPrime/capstone/pull/17"
        ],
        "olp_code_files": {
          "patch": [],
          "candidate": []
        }
      },
      "candidate_diff": {
        "arch/AArch64/AArch64InstPrinter.c||arch/AArch64/AArch64InstPrinter.c": [
          "File: arch/AArch64/AArch64InstPrinter.c -> arch/AArch64/AArch64InstPrinter.c",
          "--- Hunk 1 ---",
          "[Context before]",
          "838:   switch(ExtType) {",
          "839:    default: // never reach",
          "840:    case AArch64_AM_UXTB:",
          "842:     break;",
          "843:    case AArch64_AM_UXTH:",
          "845:     break;",
          "846:    case AArch64_AM_UXTW:",
          "847:     ext = ARM64_EXT_UXTW;",
          "848:     break;",
          "849:    case AArch64_AM_UXTX:",
          "851:     break;",
          "852:    case AArch64_AM_SXTB:",
          "854:     break;",
          "855:    case AArch64_AM_SXTH:",
          "857:     break;",
          "858:    case AArch64_AM_SXTW:",
          "860:     break;",
          "861:    case AArch64_AM_SXTX:",
          "863:     break;",
          "864:   }",
          "",
          "[Removed Lines]",
          "841:     ext = ARM64_EXT_UXTW;",
          "844:     ext = ARM64_EXT_UXTW;",
          "850:     ext = ARM64_EXT_UXTW;",
          "853:     ext = ARM64_EXT_UXTW;",
          "856:     ext = ARM64_EXT_UXTW;",
          "859:     ext = ARM64_EXT_UXTW;",
          "862:     ext = ARM64_EXT_UXTW;",
          "",
          "[Added Lines]",
          "841:     ext = ARM64_EXT_UXTB;",
          "844:     ext = ARM64_EXT_UXTH;",
          "850:     ext = ARM64_EXT_UXTX;",
          "853:     ext = ARM64_EXT_SXTB;",
          "856:     ext = ARM64_EXT_SXTH;",
          "859:     ext = ARM64_EXT_SXTW;",
          "862:     ext = ARM64_EXT_SXTX;",
          "",
          "---------------"
        ]
      }
    },
    {
      "candidate_hash": "a0f082d32ca3e9d7e6d0b8fbc9b19f2a0978d8e9",
      "candidate_info": {
        "commit_hash": "a0f082d32ca3e9d7e6d0b8fbc9b19f2a0978d8e9",
        "repo": "aquynh/capstone",
        "commit_url": "https://github.com/aquynh/capstone/commit/a0f082d32ca3e9d7e6d0b8fbc9b19f2a0978d8e9",
        "files": [
          "arch/ARM/ARMMapping.c",
          "arch/ARM/ARMMappingInsnOp.inc"
        ],
        "message": "arm: fix issue #744",
        "before_after_code_files": [
          "arch/ARM/ARMMapping.c||arch/ARM/ARMMapping.c",
          "arch/ARM/ARMMappingInsnOp.inc||arch/ARM/ARMMappingInsnOp.inc"
        ]
      },
      "candidate_patch_features": {
        "candidate_earlier_than_patch": 1,
        "same_pr": 1,
        "olp_pr_links": [
          "https://github.com/NeatNerdPrime/capstone/pull/17"
        ],
        "olp_code_files": {
          "patch": [],
          "candidate": []
        }
      },
      "candidate_diff": {
        "arch/ARM/ARMMapping.c||arch/ARM/ARMMapping.c": [
          "File: arch/ARM/ARMMapping.c -> arch/ARM/ARMMapping.c"
        ],
        "arch/ARM/ARMMappingInsnOp.inc||arch/ARM/ARMMappingInsnOp.inc": [
          "File: arch/ARM/ARMMappingInsnOp.inc -> arch/ARM/ARMMappingInsnOp.inc",
          "--- Hunk 1 ---",
          "[Context before]",
          "314:  { CS_AC_READ, CS_AC_WRITE, 0 }",
          "315: },",
          "318: },",
          "320:  { CS_AC_READ, CS_AC_WRITE, 0 }",
          "",
          "[Removed Lines]",
          "317:  { CS_AC_READ | CS_AC_WRITE, CS_AC_WRITE, 0 }",
          "",
          "[Added Lines]",
          "317:  { CS_AC_WRITE, CS_AC_WRITE, 0 }",
          "",
          "---------------",
          "--- Hunk 2 ---",
          "[Context before]",
          "5564:  { CS_AC_READ, CS_AC_WRITE, 0 }",
          "5565: },",
          "5568: },",
          "5570:  { CS_AC_WRITE, 0 }",
          "",
          "[Removed Lines]",
          "5567:  { CS_AC_READ | CS_AC_WRITE, CS_AC_WRITE, 0 }",
          "",
          "[Added Lines]",
          "5567:  { CS_AC_WRITE, CS_AC_WRITE, 0 }",
          "",
          "---------------",
          "--- Hunk 3 ---",
          "[Context before]",
          "6569:  { CS_AC_READ | CS_AC_WRITE, CS_AC_READ, 0 }",
          "6570: },",
          "6573: },",
          "6576: },",
          "6578:  { CS_AC_WRITE, CS_AC_READ, 0 }",
          "",
          "[Removed Lines]",
          "6572:  { 0 }",
          "6575:  { 0 }",
          "",
          "[Added Lines]",
          "6572:  { CS_AC_WRITE, 0 }",
          "6575:  { CS_AC_READ, 0 }",
          "",
          "---------------"
        ]
      }
    }
  ]
}