module clock_divider (clk, div_clk);
	input logic clk;
	output logic [31:0] div_clk;
	
	always_ff @(posedge clk) begin
		div_clk <= div_clk + 1;
	end
endmodule
