--------------------------------------------------------------------------------
-- Company: 
-- Engineer:
--
-- Create Date:   18:41:49 02/27/2022
-- Design Name:   
-- Module Name:   E:/Kimia_ISE_Projects/decoder/decoder_2x4_tb.vhd
-- Project Name:  decoder
-- Target Device:  
-- Tool versions:  
-- Description:   
-- 
-- VHDL Test Bench Created by ISE for module: decoder_2x4
-- 
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- Notes: 
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for the ports of the unit under test.  Xilinx recommends
-- that these types always be used for the top-level I/O of a design in order
-- to guarantee that the testbench will bind correctly to the post-implementation 
-- simulation model.
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
 
ENTITY decoder_2x4_tb IS
END decoder_2x4_tb;
 
ARCHITECTURE behavior OF decoder_2x4_tb IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT decoder_2x4
    PORT(
         A : IN  std_logic_vector(1 downto 0);
         Z : OUT  std_logic_vector(3 downto 0)
        );
    END COMPONENT;
    

   --Inputs
   signal A : std_logic_vector(1 downto 0) := "11";

 	--Outputs
   signal Z : std_logic_vector(3 downto 0);
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: decoder_2x4 PORT MAP (
          A => A,
          Z => Z
        );
 
   -- Stimulus process
   stim_proc: process
   begin		
	
      wait for 100 ns;	
		A <= "10";
		wait for 100 ns;
		A <= "01";
		wait for 100 ns;
		A <= "00";

   end process;

END;
