# Git submodule definition file
#
# Reference:
#
# * Git - gitmodules Documentation
#   https://git-scm.com/docs/gitmodules
#
# Copyright 2021 林博仁(Buo-ren, Lin) <Buo.Ren.Lin@gmail.com>
# SPDX-License-Identifier: CC-BY-SA-4.0
[submodule "Verilog 硬體描述語言"]
	path = Verilog 硬體描述語言
	url = https://github.com/libre-knowledge/verilog.git
	ignore = dirty
