#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Oct 10 11:20:59 2024
# Process ID: 34504
# Current directory: C:/Users/lcardie/Downloads/lab2-2024/Lab2/Vivado/Lab1/Lab1.runs/synth_1
# Command line: vivado.exe -log top_demo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_demo.tcl
# Log file: C:/Users/lcardie/Downloads/lab2-2024/Lab2/Vivado/Lab1/Lab1.runs/synth_1/top_demo.vds
# Journal file: C:/Users/lcardie/Downloads/lab2-2024/Lab2/Vivado/Lab1/Lab1.runs/synth_1\vivado.jou
# Running On: CEAT-ENDV350-01, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 68426 MB
#-----------------------------------------------------------
source top_demo.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 566.965 ; gain = 183.117
Command: synth_design -top top_demo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17156
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1426.809 ; gain = 439.855
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near 'begin' [C:/Users/lcardie/Downloads/lab2-2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv:56]
ERROR: [Synth 8-10307] SystemVerilog keyword 'begin' used in incorrect context [C:/Users/lcardie/Downloads/lab2-2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv:56]
WARNING: [Synth 8-6901] identifier 'MSG_SIZE' is used before its declaration [C:/Users/lcardie/Downloads/lab2-2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv:49]
ERROR: [Synth 8-8925] 's' is not a type [C:/Users/lcardie/Downloads/lab2-2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv:59]
ERROR: [Synth 8-8925] 's' is not a type [C:/Users/lcardie/Downloads/lab2-2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv:60]
ERROR: [Synth 8-8925] 's' is not a type [C:/Users/lcardie/Downloads/lab2-2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv:61]
INFO: [Synth 8-10285] module 'top_demo' is ignored due to previous errors [C:/Users/lcardie/Downloads/lab2-2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv:93]
INFO: [Synth 8-9084] Verilog file 'C:/Users/lcardie/Downloads/lab2-2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv' ignored due to errors
ERROR: [Synth 8-439] module 'top_demo' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1533.652 ; gain = 546.699
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 1 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 11:21:30 2024...
