{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570718955963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570718955964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 16:49:15 2019 " "Processing started: Thu Oct 10 16:49:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570718955964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570718955964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maxv_top -c maxv_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off maxv_top -c maxv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570718955964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570718956074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570718956074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src/enc_prio_4in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src/enc_prio_4in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enc_prio_4in-flot_don " "Found design unit 1: enc_prio_4in-flot_don" {  } { { "../src/enc_prio_4in.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src/enc_prio_4in.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570718963521 ""} { "Info" "ISGN_ENTITY_NAME" "1 enc_prio_4in " "Found entity 1: enc_prio_4in" {  } { { "../src/enc_prio_4in.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src/enc_prio_4in.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570718963521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570718963521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maxv_top-struct " "Found design unit 1: maxv_top-struct" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570718963522 ""} { "Info" "ISGN_ENTITY_NAME" "1 maxv_top " "Found entity 1: maxv_top" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570718963522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570718963522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src/enc_prio_16in_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src/enc_prio_16in_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enc_prio_16in_top-struct " "Found design unit 1: enc_prio_16in_top-struct" {  } { { "../src/enc_prio_16in_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src/enc_prio_16in_top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570718963522 ""} { "Info" "ISGN_ENTITY_NAME" "1 enc_prio_16in_top " "Found entity 1: enc_prio_16in_top" {  } { { "../src/enc_prio_16in_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src/enc_prio_16in_top.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570718963522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570718963522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maxv_top " "Elaborating entity \"maxv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570718963606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Button_s maxv_top.vhd(73) " "Verilog HDL or VHDL warning at maxv_top.vhd(73): object \"Button_s\" assigned a value but never read" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570718963607 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_DO_s\[79..13\] maxv_top.vhd(68) " "Using initial value X (don't care) for net \"Con_80p_DO_s\[79..13\]\" at maxv_top.vhd(68)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570718963610 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_DO_s\[8..3\] maxv_top.vhd(68) " "Using initial value X (don't care) for net \"Con_80p_DO_s\[8..3\]\" at maxv_top.vhd(68)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570718963610 "|maxv_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "enc_prio_16in_top enc_prio_16in_top:U1 A:struct " "Elaborating entity \"enc_prio_16in_top\" using architecture \"A:struct\" for hierarchy \"enc_prio_16in_top:U1\"" {  } { { "../src_cpld/maxv_top.vhd" "U1" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570718963676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "enc_prio_4in enc_prio_16in_top:U1\|enc_prio_4in:ENC4_3 A:flot_don " "Elaborating entity \"enc_prio_4in\" using architecture \"A:flot_don\" for hierarchy \"enc_prio_16in_top:U1\|enc_prio_4in:ENC4_3\"" {  } { { "../src/enc_prio_16in_top.vhd" "ENC4_3" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src/enc_prio_16in_top.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570718963679 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[1\] " "bidirectional pin \"Con_25p_io\[1\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[2\] " "bidirectional pin \"Con_25p_io\[2\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[3\] " "bidirectional pin \"Con_25p_io\[3\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[4\] " "bidirectional pin \"Con_25p_io\[4\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[5\] " "bidirectional pin \"Con_25p_io\[5\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[6\] " "bidirectional pin \"Con_25p_io\[6\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[7\] " "bidirectional pin \"Con_25p_io\[7\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[8\] " "bidirectional pin \"Con_25p_io\[8\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[9\] " "bidirectional pin \"Con_25p_io\[9\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[10\] " "bidirectional pin \"Con_25p_io\[10\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[11\] " "bidirectional pin \"Con_25p_io\[11\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[12\] " "bidirectional pin \"Con_25p_io\[12\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[13\] " "bidirectional pin \"Con_25p_io\[13\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[14\] " "bidirectional pin \"Con_25p_io\[14\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[15\] " "bidirectional pin \"Con_25p_io\[15\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[16\] " "bidirectional pin \"Con_25p_io\[16\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[17\] " "bidirectional pin \"Con_25p_io\[17\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[18\] " "bidirectional pin \"Con_25p_io\[18\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[19\] " "bidirectional pin \"Con_25p_io\[19\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[20\] " "bidirectional pin \"Con_25p_io\[20\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[21\] " "bidirectional pin \"Con_25p_io\[21\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[22\] " "bidirectional pin \"Con_25p_io\[22\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[23\] " "bidirectional pin \"Con_25p_io\[23\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[24\] " "bidirectional pin \"Con_25p_io\[24\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Con_25p_io\[25\] " "bidirectional pin \"Con_25p_io\[25\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[5\] " "bidirectional pin \"Mezzanine_io\[5\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[6\] " "bidirectional pin \"Mezzanine_io\[6\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[7\] " "bidirectional pin \"Mezzanine_io\[7\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[8\] " "bidirectional pin \"Mezzanine_io\[8\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[9\] " "bidirectional pin \"Mezzanine_io\[9\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[10\] " "bidirectional pin \"Mezzanine_io\[10\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[11\] " "bidirectional pin \"Mezzanine_io\[11\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[12\] " "bidirectional pin \"Mezzanine_io\[12\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[13\] " "bidirectional pin \"Mezzanine_io\[13\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[14\] " "bidirectional pin \"Mezzanine_io\[14\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[15\] " "bidirectional pin \"Mezzanine_io\[15\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[16\] " "bidirectional pin \"Mezzanine_io\[16\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[17\] " "bidirectional pin \"Mezzanine_io\[17\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[18\] " "bidirectional pin \"Mezzanine_io\[18\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[19\] " "bidirectional pin \"Mezzanine_io\[19\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[20\] " "bidirectional pin \"Mezzanine_io\[20\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570718964022 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1570718964022 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[3\] GND pin " "The pin \"Con_80p_io\[3\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[4\] GND pin " "The pin \"Con_80p_io\[4\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[5\] GND pin " "The pin \"Con_80p_io\[5\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[6\] GND pin " "The pin \"Con_80p_io\[6\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[7\] GND pin " "The pin \"Con_80p_io\[7\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[8\] GND pin " "The pin \"Con_80p_io\[8\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[13\] GND pin " "The pin \"Con_80p_io\[13\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[14\] GND pin " "The pin \"Con_80p_io\[14\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[15\] GND pin " "The pin \"Con_80p_io\[15\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[16\] GND pin " "The pin \"Con_80p_io\[16\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[17\] GND pin " "The pin \"Con_80p_io\[17\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[18\] GND pin " "The pin \"Con_80p_io\[18\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[19\] GND pin " "The pin \"Con_80p_io\[19\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[20\] GND pin " "The pin \"Con_80p_io\[20\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[21\] GND pin " "The pin \"Con_80p_io\[21\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[22\] GND pin " "The pin \"Con_80p_io\[22\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[23\] GND pin " "The pin \"Con_80p_io\[23\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[24\] GND pin " "The pin \"Con_80p_io\[24\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[25\] GND pin " "The pin \"Con_80p_io\[25\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[26\] GND pin " "The pin \"Con_80p_io\[26\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[27\] GND pin " "The pin \"Con_80p_io\[27\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[28\] GND pin " "The pin \"Con_80p_io\[28\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[29\] GND pin " "The pin \"Con_80p_io\[29\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[30\] GND pin " "The pin \"Con_80p_io\[30\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[31\] GND pin " "The pin \"Con_80p_io\[31\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[32\] GND pin " "The pin \"Con_80p_io\[32\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[33\] GND pin " "The pin \"Con_80p_io\[33\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[34\] GND pin " "The pin \"Con_80p_io\[34\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[35\] GND pin " "The pin \"Con_80p_io\[35\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[36\] GND pin " "The pin \"Con_80p_io\[36\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[37\] GND pin " "The pin \"Con_80p_io\[37\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[38\] GND pin " "The pin \"Con_80p_io\[38\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[39\] GND pin " "The pin \"Con_80p_io\[39\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[40\] GND pin " "The pin \"Con_80p_io\[40\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1570718964023 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1570718964023 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[2\]~synth " "Node \"Con_80p_io\[2\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964039 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[9\]~synth " "Node \"Con_80p_io\[9\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964039 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[10\]~synth " "Node \"Con_80p_io\[10\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964039 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[11\]~synth " "Node \"Con_80p_io\[11\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964039 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[12\]~synth " "Node \"Con_80p_io\[12\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964039 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570718964039 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[0\] VCC " "Pin \"nLed_o\[0\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nLed_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[1\] VCC " "Pin \"nLed_o\[1\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nLed_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[2\] VCC " "Pin \"nLed_o\[2\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nLed_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[3\] VCC " "Pin \"nLed_o\[3\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nLed_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[4\] VCC " "Pin \"nLed_o\[4\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nLed_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[5\] VCC " "Pin \"nLed_o\[5\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nLed_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[6\] VCC " "Pin \"nLed_o\[6\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nLed_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[7\] VCC " "Pin \"nLed_o\[7\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nLed_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_RGB_o\[0\] GND " "Pin \"Led_RGB_o\[0\]\" is stuck at GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|Led_RGB_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_RGB_o\[1\] GND " "Pin \"Led_RGB_o\[1\]\" is stuck at GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|Led_RGB_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_RGB_o\[2\] GND " "Pin \"Led_RGB_o\[2\]\" is stuck at GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|Led_RGB_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[0\] VCC " "Pin \"nSeven_Seg_o\[0\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nSeven_Seg_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[1\] VCC " "Pin \"nSeven_Seg_o\[1\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nSeven_Seg_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[2\] VCC " "Pin \"nSeven_Seg_o\[2\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nSeven_Seg_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[3\] VCC " "Pin \"nSeven_Seg_o\[3\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nSeven_Seg_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[4\] VCC " "Pin \"nSeven_Seg_o\[4\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nSeven_Seg_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[5\] VCC " "Pin \"nSeven_Seg_o\[5\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nSeven_Seg_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[6\] VCC " "Pin \"nSeven_Seg_o\[6\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570718964040 "|maxv_top|nSeven_Seg_o[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570718964040 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk_Gen_i " "No output dependent on input pin \"Clk_Gen_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|Clk_Gen_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encoder_A_i " "No output dependent on input pin \"Encoder_A_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|Encoder_A_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encoder_B_i " "No output dependent on input pin \"Encoder_B_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|Encoder_B_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[1\] " "No output dependent on input pin \"nButton_i\[1\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|nButton_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[2\] " "No output dependent on input pin \"nButton_i\[2\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|nButton_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[3\] " "No output dependent on input pin \"nButton_i\[3\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|nButton_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[4\] " "No output dependent on input pin \"nButton_i\[4\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|nButton_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[5\] " "No output dependent on input pin \"nButton_i\[5\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|nButton_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[6\] " "No output dependent on input pin \"nButton_i\[6\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|nButton_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[7\] " "No output dependent on input pin \"nButton_i\[7\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|nButton_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[8\] " "No output dependent on input pin \"nButton_i\[8\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|nButton_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[0\] " "No output dependent on input pin \"Switch_i\[0\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|Switch_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[1\] " "No output dependent on input pin \"Switch_i\[1\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|Switch_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[2\] " "No output dependent on input pin \"Switch_i\[2\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|Switch_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[3\] " "No output dependent on input pin \"Switch_i\[3\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|Switch_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[4\] " "No output dependent on input pin \"Switch_i\[4\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|Switch_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[5\] " "No output dependent on input pin \"Switch_i\[5\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|Switch_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[6\] " "No output dependent on input pin \"Switch_i\[6\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|Switch_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[7\] " "No output dependent on input pin \"Switch_i\[7\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570718964200 "|maxv_top|Switch_i[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570718964200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570718964201 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570718964201 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "119 " "Implemented 119 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1570718964201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570718964201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570718964201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "945 " "Peak virtual memory: 945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570718964803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 16:49:24 2019 " "Processing ended: Thu Oct 10 16:49:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570718964803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570718964803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570718964803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570718964803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1570718966575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570718966576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 16:49:25 2019 " "Processing started: Thu Oct 10 16:49:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570718966576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1570718966576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off maxv_top -c maxv_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off maxv_top -c maxv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1570718966576 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1570718967083 ""}
{ "Info" "0" "" "Project  = maxv_top" {  } {  } 0 0 "Project  = maxv_top" 0 0 "Fitter" 0 0 1570718967088 ""}
{ "Info" "0" "" "Revision = maxv_top" {  } {  } 0 0 "Revision = maxv_top" 0 0 "Fitter" 0 0 1570718967088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1570718967139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1570718967139 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "maxv_top 5M570ZF256C5 " "Selected device 5M570ZF256C5 for design \"maxv_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570718967181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570718967221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570718967221 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570718967392 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256I5 " "Device 5M570ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570718967901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C5 " "Device 5M1270ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570718967901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256I5 " "Device 5M1270ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570718967901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C5 " "Device 5M2210ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570718967901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256I5 " "Device 5M2210ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570718967901 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570718967901 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "159 159 " "No exact pin location assignment(s) for 159 pins of 159 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1570718967976 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "maxv_top.sdc " "Synopsys Design Constraints File file not found: 'maxv_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1570718968068 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1570718968069 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1570718968152 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1570718968152 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570718968178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570718968178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   Clk_Main_i " "   1.000   Clk_Main_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570718968178 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1570718968178 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570718968197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570718968197 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1570718968209 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clk_Main_i Global clock in PIN H5 " "Automatically promoted signal \"Clk_Main_i\" to use Global clock in PIN H5" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 40 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1570718968237 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "nReset_i Global clock in PIN J5 " "Automatically promoted signal \"nReset_i\" to use Global clock in PIN J5" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1570718968237 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1570718968237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1570718968261 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1570718968269 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1570718968292 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1570718968293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1570718968293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570718968293 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "157 unused 3.3V 19 19 119 " "Number of I/O pins in group: 157 (unused VREF, 3.3V VCCIO, 19 input, 19 output, 119 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1570718968294 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1570718968294 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1570718968294 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 76 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  76 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570718968294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 81 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570718968294 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1570718968294 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1570718968294 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570718968371 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1570718968488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570718968667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570718968789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570718968800 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570718969326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570718969326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570718969337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1570718969404 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570718969404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1570718969426 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570718969426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570718969426 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1570718969449 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570718969453 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "119 " "Following 119 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[1\] a permanently disabled " "Pin Con_25p_io\[1\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[1] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[2\] a permanently disabled " "Pin Con_25p_io\[2\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[2] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[3\] a permanently disabled " "Pin Con_25p_io\[3\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[3] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[4\] a permanently disabled " "Pin Con_25p_io\[4\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[4] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[5\] a permanently disabled " "Pin Con_25p_io\[5\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[5] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[6\] a permanently disabled " "Pin Con_25p_io\[6\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[6] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[7\] a permanently disabled " "Pin Con_25p_io\[7\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[7] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[8\] a permanently disabled " "Pin Con_25p_io\[8\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[8] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[9\] a permanently disabled " "Pin Con_25p_io\[9\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[9] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[10\] a permanently disabled " "Pin Con_25p_io\[10\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[10] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[11\] a permanently disabled " "Pin Con_25p_io\[11\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[11] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[12\] a permanently disabled " "Pin Con_25p_io\[12\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[12] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[13\] a permanently disabled " "Pin Con_25p_io\[13\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[13] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[14\] a permanently disabled " "Pin Con_25p_io\[14\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[14] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[15\] a permanently disabled " "Pin Con_25p_io\[15\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[15] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[16\] a permanently disabled " "Pin Con_25p_io\[16\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[16] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[17\] a permanently disabled " "Pin Con_25p_io\[17\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[17] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[18\] a permanently disabled " "Pin Con_25p_io\[18\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[18] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[19\] a permanently disabled " "Pin Con_25p_io\[19\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[19] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[20\] a permanently disabled " "Pin Con_25p_io\[20\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[20] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[21\] a permanently disabled " "Pin Con_25p_io\[21\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[21] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[22\] a permanently disabled " "Pin Con_25p_io\[22\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[22] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[23\] a permanently disabled " "Pin Con_25p_io\[23\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[23] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[24\] a permanently disabled " "Pin Con_25p_io\[24\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[24] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[25\] a permanently disabled " "Pin Con_25p_io\[25\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[25] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[5\] a permanently disabled " "Pin Mezzanine_io\[5\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[5] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[6\] a permanently disabled " "Pin Mezzanine_io\[6\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[6] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[7\] a permanently disabled " "Pin Mezzanine_io\[7\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[7] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[8\] a permanently disabled " "Pin Mezzanine_io\[8\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[8] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[9\] a permanently disabled " "Pin Mezzanine_io\[9\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[9] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[10\] a permanently disabled " "Pin Mezzanine_io\[10\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[10] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[11\] a permanently disabled " "Pin Mezzanine_io\[11\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[11] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[12\] a permanently disabled " "Pin Mezzanine_io\[12\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[12] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[13\] a permanently disabled " "Pin Mezzanine_io\[13\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[13] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[14\] a permanently disabled " "Pin Mezzanine_io\[14\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[14] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[15\] a permanently disabled " "Pin Mezzanine_io\[15\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[15] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[16\] a permanently disabled " "Pin Mezzanine_io\[16\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[16] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[17\] a permanently disabled " "Pin Mezzanine_io\[17\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[17] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[18\] a permanently disabled " "Pin Mezzanine_io\[18\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[18] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[19\] a permanently disabled " "Pin Mezzanine_io\[19\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[19] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[20\] a permanently disabled " "Pin Mezzanine_io\[20\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[20] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[2\] a permanently enabled " "Pin Con_80p_io\[2\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[2] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[3\] a permanently enabled " "Pin Con_80p_io\[3\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[3] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[4\] a permanently enabled " "Pin Con_80p_io\[4\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[4] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[5\] a permanently enabled " "Pin Con_80p_io\[5\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[5] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[6\] a permanently enabled " "Pin Con_80p_io\[6\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[6] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[7\] a permanently enabled " "Pin Con_80p_io\[7\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[7] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[8\] a permanently enabled " "Pin Con_80p_io\[8\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[8] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[9\] a permanently enabled " "Pin Con_80p_io\[9\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[9] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[10\] a permanently enabled " "Pin Con_80p_io\[10\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[10] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[11\] a permanently enabled " "Pin Con_80p_io\[11\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[11] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[12\] a permanently enabled " "Pin Con_80p_io\[12\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[12] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[13\] a permanently enabled " "Pin Con_80p_io\[13\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[13] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[14\] a permanently enabled " "Pin Con_80p_io\[14\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[14] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[15\] a permanently enabled " "Pin Con_80p_io\[15\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[15] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[16\] a permanently enabled " "Pin Con_80p_io\[16\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[16] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[17\] a permanently enabled " "Pin Con_80p_io\[17\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[17] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[18\] a permanently enabled " "Pin Con_80p_io\[18\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[18] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[19\] a permanently enabled " "Pin Con_80p_io\[19\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[19] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[20\] a permanently enabled " "Pin Con_80p_io\[20\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[20] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[21\] a permanently enabled " "Pin Con_80p_io\[21\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[21] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[22\] a permanently enabled " "Pin Con_80p_io\[22\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[22] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[23\] a permanently enabled " "Pin Con_80p_io\[23\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[23] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[24\] a permanently enabled " "Pin Con_80p_io\[24\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[24] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[25\] a permanently enabled " "Pin Con_80p_io\[25\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[25] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[26\] a permanently enabled " "Pin Con_80p_io\[26\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[26] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[27\] a permanently enabled " "Pin Con_80p_io\[27\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[27] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[28\] a permanently enabled " "Pin Con_80p_io\[28\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[28] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[29\] a permanently enabled " "Pin Con_80p_io\[29\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[29] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[30\] a permanently enabled " "Pin Con_80p_io\[30\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[30] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[31\] a permanently enabled " "Pin Con_80p_io\[31\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[31] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[32\] a permanently enabled " "Pin Con_80p_io\[32\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[32] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[33\] a permanently enabled " "Pin Con_80p_io\[33\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[33] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[34\] a permanently enabled " "Pin Con_80p_io\[34\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[34] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[35\] a permanently enabled " "Pin Con_80p_io\[35\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[35] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[36\] a permanently enabled " "Pin Con_80p_io\[36\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[36] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[37\] a permanently enabled " "Pin Con_80p_io\[37\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[37] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[38\] a permanently enabled " "Pin Con_80p_io\[38\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[38] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[39\] a permanently enabled " "Pin Con_80p_io\[39\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[39] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[40\] a permanently enabled " "Pin Con_80p_io\[40\] has a permanently enabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[40] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[41\] a permanently disabled " "Pin Con_80p_io\[41\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[41] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[42\] a permanently disabled " "Pin Con_80p_io\[42\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[42] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[43\] a permanently disabled " "Pin Con_80p_io\[43\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[43] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[44\] a permanently disabled " "Pin Con_80p_io\[44\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[44] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[45\] a permanently disabled " "Pin Con_80p_io\[45\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[45] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[46\] a permanently disabled " "Pin Con_80p_io\[46\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[46] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[47\] a permanently disabled " "Pin Con_80p_io\[47\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[47] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[48\] a permanently disabled " "Pin Con_80p_io\[48\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[48] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[49\] a permanently disabled " "Pin Con_80p_io\[49\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[49] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[50\] a permanently disabled " "Pin Con_80p_io\[50\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[50] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[51\] a permanently disabled " "Pin Con_80p_io\[51\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[51] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[52\] a permanently disabled " "Pin Con_80p_io\[52\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[52] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[53\] a permanently disabled " "Pin Con_80p_io\[53\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[53] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[54\] a permanently disabled " "Pin Con_80p_io\[54\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[54] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[55\] a permanently disabled " "Pin Con_80p_io\[55\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[55] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[56\] a permanently disabled " "Pin Con_80p_io\[56\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[56] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[57\] a permanently disabled " "Pin Con_80p_io\[57\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[57] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[58\] a permanently disabled " "Pin Con_80p_io\[58\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[58] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[59\] a permanently disabled " "Pin Con_80p_io\[59\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[59] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[60\] a permanently disabled " "Pin Con_80p_io\[60\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[60] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[61\] a permanently disabled " "Pin Con_80p_io\[61\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[61] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[62\] a permanently disabled " "Pin Con_80p_io\[62\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[62] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[63\] a permanently disabled " "Pin Con_80p_io\[63\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[63] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[64\] a permanently disabled " "Pin Con_80p_io\[64\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[64] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[65\] a permanently disabled " "Pin Con_80p_io\[65\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[65] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[66\] a permanently disabled " "Pin Con_80p_io\[66\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[66] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[67\] a permanently disabled " "Pin Con_80p_io\[67\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[67] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[68\] a permanently disabled " "Pin Con_80p_io\[68\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[68] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[69\] a permanently disabled " "Pin Con_80p_io\[69\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[69] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[70\] a permanently disabled " "Pin Con_80p_io\[70\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[70] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[71\] a permanently disabled " "Pin Con_80p_io\[71\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[71] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[72\] a permanently disabled " "Pin Con_80p_io\[72\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[72] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[73\] a permanently disabled " "Pin Con_80p_io\[73\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[73] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[74\] a permanently disabled " "Pin Con_80p_io\[74\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[74] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[75\] a permanently disabled " "Pin Con_80p_io\[75\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[75] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[76\] a permanently disabled " "Pin Con_80p_io\[76\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[76] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[77\] a permanently disabled " "Pin Con_80p_io\[77\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[77] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[78\] a permanently disabled " "Pin Con_80p_io\[78\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[78] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[79\] a permanently disabled " "Pin Con_80p_io\[79\] has a permanently disabled output enable" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cours_REDS/intelFPGA/17.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[79] } } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/src_cpld/maxv_top.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570718969494 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1570718969494 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1570718969498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/output_files/maxv_top.fit.smsg " "Generated suppressed messages file /cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/output_files/maxv_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570718969605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1104 " "Peak virtual memory: 1104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570718969616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 16:49:29 2019 " "Processing ended: Thu Oct 10 16:49:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570718969616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570718969616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570718969616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570718969616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1570718971550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570718971551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 16:49:31 2019 " "Processing started: Thu Oct 10 16:49:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570718971551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1570718971551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off maxv_top -c maxv_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off maxv_top -c maxv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1570718971551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1570718971673 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1570718971737 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1570718971770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570718972087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 16:49:32 2019 " "Processing ended: Thu Oct 10 16:49:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570718972087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570718972087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570718972087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1570718972087 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1570718972224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1570718973082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570718973082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 16:49:32 2019 " "Processing started: Thu Oct 10 16:49:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570718973082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta maxv_top -c maxv_top " "Command: quartus_sta maxv_top -c maxv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973082 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1570718973123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973238 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973275 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "maxv_top.sdc " "Synopsys Design Constraints File file not found: 'maxv_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973291 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973291 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_Main_i Clk_Main_i " "create_clock -period 1.000 -name Clk_Main_i Clk_Main_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1570718973292 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973292 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1570718973293 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1570718973297 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.424 " "Worst-case setup slack is -10.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570718973297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570718973297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.424            -189.195 Clk_Main_i  " "  -10.424            -189.195 Clk_Main_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570718973297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 3.375 " "Worst-case hold slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570718973298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570718973298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 Clk_Main_i  " "    3.375               0.000 Clk_Main_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570718973298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570718973299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570718973299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 Clk_Main_i  " "   -2.289              -2.289 Clk_Main_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570718973299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973299 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973305 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973309 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570718973319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 16:49:33 2019 " "Processing ended: Thu Oct 10 16:49:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570718973319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570718973319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570718973319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718973319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1570718974283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570718974284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 16:49:34 2019 " "Processing started: Thu Oct 10 16:49:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570718974284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1570718974284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off maxv_top -c maxv_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off maxv_top -c maxv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1570718974284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1570718974426 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "maxv_top.vho maxv_top_vhd.sdo /cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/simulation/modelsim/ simulation " "Generated files \"maxv_top.vho\" and \"maxv_top_vhd.sdo\" in directory \"/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo2/enc_prio/pr2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570718974553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1032 " "Peak virtual memory: 1032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570718974563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 16:49:34 2019 " "Processing ended: Thu Oct 10 16:49:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570718974563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570718974563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570718974563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1570718974563 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 136 s " "Quartus Prime Full Compilation was successful. 0 errors, 136 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1570718974641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570719001499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570719001500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 16:50:01 2019 " "Processing started: Thu Oct 10 16:50:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570719001500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1570719001500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp maxv_top -c maxv_top --netlist_type=sgate " "Command: quartus_npp maxv_top -c maxv_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1570719001500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1570719001556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "798 " "Peak virtual memory: 798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570719001564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 16:50:01 2019 " "Processing ended: Thu Oct 10 16:50:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570719001564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570719001564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570719001564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1570719001564 ""}
