

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU'
================================================================
* Date:           Thu Nov  2 23:32:27 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.908 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  5.120 us|  5.120 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      510|      510|         2|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 5 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln111_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln111"   --->   Operation 6 'read' 'sext_ln111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln108_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln108"   --->   Operation 7 'read' 'sext_ln108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln111_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln111_1"   --->   Operation 8 'read' 'sub_ln111_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln111_cast = sext i30 %sext_ln111_read"   --->   Operation 9 'sext' 'sext_ln111_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln108_cast = sext i30 %sext_ln108_read"   --->   Operation 10 'sext' 'sext_ln108_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.0.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bw_3 = load i8 %bw" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 13 'load' 'bw_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%icmp_ln108 = icmp_eq  i8 %bw_3, i8 255" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 14 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln108 = add i8 %bw_3, i8 1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 15 'add' 'add_ln108' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.body8.0.i.split, void %for.end.0.i.exitStub" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 16 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %bw_3" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 17 'zext' 'zext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.80ns)   --->   "%add_ln111_2 = add i12 %sub_ln111_1_read, i12 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 18 'add' 'add_ln111_2' <Predicate = (!icmp_ln108)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i12 %add_ln111_2" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 19 'zext' 'zext_ln111_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln111_2" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 20 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i12 %output_fm_buffer_addr" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 21 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln108 = store i8 %add_ln108, i8 %bw" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 22 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.90>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_10" [src/conv2.cpp:109->src/conv2.cpp:51]   --->   Operation 23 'specpipeline' 'specpipeline_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 25 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i12 %output_fm_buffer_addr" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 26 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i32 %output_fm_buffer_load" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 27 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.01ns)   --->   "%add_ln111 = add i32 %output_fm_buffer_load, i32 %sext_ln108_cast" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 28 'add' 'add_ln111' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.00ns)   --->   "%add_ln113 = add i31 %trunc_ln111, i31 %sext_ln111_cast" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 29 'add' 'add_ln113' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln111, i32 31" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 30 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.41ns)   --->   "%select_ln113 = select i1 %tmp, i31 0, i31 %add_ln113" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 31 'select' 'select_ln113' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%select_ln113_cast = zext i31 %select_ln113" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 32 'zext' 'select_ln113_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i12 %output_fm_buffer_addr" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 33 'store' 'store_ln113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.body8.0.i" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 34 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.046ns
The critical path consists of the following:
	'alloca' operation ('bw') [5]  (0.000 ns)
	'load' operation ('bw', src/conv2.cpp:108->src/conv2.cpp:51) on local variable 'bw' [14]  (0.000 ns)
	'add' operation ('add_ln111_2', src/conv2.cpp:111->src/conv2.cpp:51) [20]  (0.809 ns)
	'getelementptr' operation ('output_fm_buffer_addr', src/conv2.cpp:111->src/conv2.cpp:51) [22]  (0.000 ns)
	'load' operation ('output_fm_buffer_load', src/conv2.cpp:111->src/conv2.cpp:51) on array 'output_fm_buffer' [26]  (1.237 ns)

 <State 2>: 3.908ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load', src/conv2.cpp:111->src/conv2.cpp:51) on array 'output_fm_buffer' [26]  (1.237 ns)
	'add' operation ('add_ln111', src/conv2.cpp:111->src/conv2.cpp:51) [28]  (1.016 ns)
	'select' operation ('select_ln113', src/conv2.cpp:113->src/conv2.cpp:51) [31]  (0.418 ns)
	'store' operation ('store_ln113', src/conv2.cpp:113->src/conv2.cpp:51) of variable 'select_ln113_cast', src/conv2.cpp:113->src/conv2.cpp:51 on array 'output_fm_buffer' [33]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
