 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: CountOnes                           Date:  3- 4-2021, 10:51AM
Device Used: XC9572-7-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
37 /72  ( 51%) 243 /360  ( 67%) 78 /144 ( 54%)   29 /72  ( 40%) 26 /34  ( 76%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1           8/18       29/36       29          77/90       4/ 9
FB2           8/18       20/36       20          78/90       4/ 9
FB3          15/18       22/36       22          76/90       5/ 8
FB4           6/18        7/36        7          12/90       6/ 8
             -----       -----                   -----       -----     
             37/72       78/144                 243/360     19/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'reset' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    5           5    |  I/O              :    24      28
Output        :    3           3    |  GCK/IO           :     1       3
Bidirectional :   16          16    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     26          26

** Power Data **

There are 37 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'CountOnes.ise'.
*************************  Summary of Mapped Logic  ************************

** 19 Outputs **

Signal                                                                                                       Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                                                                         Pts   Inps          No.  Type    Use     Mode Rate State
BCD0<1>                                                                                                      20    16    FB1_2   1    I/O     I/O     STD  FAST RESET
BCD0<2>                                                                                                      19    12    FB1_6   3    I/O     I/O     STD  FAST RESET
BCD2<1>                                                                                                      5     7     FB1_15  8    I/O     I/O     STD  FAST RESET
BCD2<3>                                                                                                      4     7     FB1_17  9    I/O     O       STD  FAST RESET
BCD0<3>                                                                                                      22    10    FB2_2   35   I/O     I/O     STD  FAST RESET
BCD0<0>                                                                                                      24    7     FB2_8   38   I/O     I/O     STD  FAST RESET
BCD2<2>                                                                                                      3     6     FB2_15  43   I/O     I/O     STD  FAST RESET
cs1                                                                                                          2     7     FB2_17  44   I/O     I/O     STD  FAST RESET
BCD1<1>                                                                                                      5     7     FB3_2   11   I/O     I/O     STD  FAST RESET
BCD1<3>                                                                                                      4     7     FB3_8   13   I/O     I/O     STD  FAST RESET
BCD2<0>                                                                                                      3     4     FB3_11  18   I/O     I/O     STD  FAST RESET
BCD1<0>                                                                                                      3     4     FB3_14  19   I/O     I/O     STD  FAST RESET
BCD1<2>                                                                                                      3     6     FB3_17  22   I/O     I/O     STD  FAST RESET
cs2                                                                                                          3     7     FB4_2   24   I/O     O       STD  FAST SET
addr<0>                                                                                                      2     3     FB4_5   25   I/O     I/O     STD  FAST RESET
addr<1>                                                                                                      2     4     FB4_8   26   I/O     I/O     STD  FAST RESET
addr<2>                                                                                                      2     5     FB4_9   27   I/O     I/O     STD  FAST RESET
addr<3>                                                                                                      2     6     FB4_11  28   I/O     I/O     STD  FAST RESET
LED                                                                                                          1     1     FB4_14  29   I/O     O       STD  FAST RESET

** 18 Buried Nodes **

Signal                                                                                                       Total Total Loc     Pwr  Reg Init
Name                                                                                                         Pts   Inps          Mode State
zero_old                                                                                                     1     1     FB1_10  STD  RESET
rco_unit                                                                                                     23    14    FB1_13  STD  RESET
Madd_counter_unit_add0000_Mxor_Result<2>__xor0000/Madd_counter_unit_add0000_Mxor_Result<2>__xor0000_D        2     5     FB1_16  STD  
rco_tenth                                                                                                    3     8     FB1_18  STD  RESET
startknapp_old                                                                                               1     1     FB2_13  STD  RESET
Madd_counter_unit_addsub0001_Mxor_Result<2>__xor0000/Madd_counter_unit_addsub0001_Mxor_Result<2>__xor0000_D  5     5     FB2_14  STD  
Madd_counter_unit_add0000_Mxor_Result<1>__xor0000/Madd_counter_unit_add0000_Mxor_Result<1>__xor0000_D        6     5     FB2_16  STD  
Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2                                       15    7     FB2_18  STD  
Madd_counter_unit_addsub0001__or0000/Madd_counter_unit_addsub0001__or0000_D2                                 13    6     FB3_4   STD  
$OpTx$amount_of_zero<1>/amount_of_zero<1>_D2_INV$347                                                         5     4     FB3_5   STD  
counter_stop<0>                                                                                              4     8     FB3_6   STD  RESET
counter_stop<1>                                                                                              4     8     FB3_7   STD  RESET
counter_stop<2>                                                                                              4     8     FB3_9   STD  RESET
counter_stop<3>                                                                                              4     8     FB3_10  STD  RESET
counter_stop<4>                                                                                              4     8     FB3_12  STD  RESET
counter_unit_addsub0000<2>/counter_unit_addsub0000<2>_D                                                      4     4     FB3_13  STD  
ce                                                                                                           3     8     FB3_15  STD  RESET
$OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346                         13    6     FB3_18  STD  

** 7 Inputs **

Signal                                                                                                       Loc     Pin  Pin     Pin     
Name                                                                                                                 No.  Type    Use     
data<3>                                                                                                      FB1_5   2    I/O     I
data<2>                                                                                                      FB1_8   4    I/O     I
clk                                                                                                          FB1_9   5~   GCK/I/O GCK
data<1>                                                                                                      FB2_5   36   I/O     I
reset                                                                                                        FB2_9   39~  GSR/I/O GSR/I
data<0>                                                                                                      FB3_15  20   I/O     I
startknapp                                                                                                   FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               29/7
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
BCD0<1>              20      15<-   0   0     FB1_2   1     I/O     I/O
(unused)              0       0   /\5   0     FB1_3         (b)     (b)
(unused)              0       0   /\4   1     FB1_4         (b)     (b)
(unused)              0       0   \/5   0     FB1_5   2     I/O     I
BCD0<2>              19      14<-   0   0     FB1_6   3     I/O     I/O
(unused)              0       0   /\5   0     FB1_7         (b)     (b)
(unused)              0       0   /\4   1     FB1_8   4     I/O     I
(unused)              0       0     0   5     FB1_9   5     GCK/I/O GCK
zero_old              1       0     0   4     FB1_10        (b)     (b)
(unused)              0       0   \/5   0     FB1_11  6     GCK/I/O (b)
(unused)              0       0   \/5   0     FB1_12        (b)     (b)
rco_unit             23      18<-   0   0     FB1_13        (b)     (b)
(unused)              0       0   /\5   0     FB1_14  7     GCK/I/O (b)
BCD2<1>               5       3<- /\3   0     FB1_15  8     I/O     I/O
Madd_counter_unit_add0000_Mxor_Result<2>__xor0000/Madd_counter_unit_add0000_Mxor_Result<2>__xor0000_D
                      2       0   /\3   0     FB1_16        (b)     (b)
BCD2<3>               4       0     0   1     FB1_17  9     I/O     O
rco_tenth             3       0   \/1   1     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346  11: Madd_counter_unit_add0000_Mxor_Result<1>__xor0000/Madd_counter_unit_add0000_Mxor_Result<1>__xor0000_D        21: counter_unit_addsub0000<2>/counter_unit_addsub0000<2>_D 
  2: $OpTx$amount_of_zero<1>/amount_of_zero<1>_D2_INV$347                                  12: Madd_counter_unit_add0000_Mxor_Result<2>__xor0000/Madd_counter_unit_add0000_Mxor_Result<2>__xor0000_D.LFBK   22: data<0> 
  3: BCD0<0>.PIN                                                                           13: Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2                                       23: data<1> 
  4: BCD0<3>.PIN                                                                           14: Madd_counter_unit_addsub0001_Mxor_Result<2>__xor0000/Madd_counter_unit_addsub0001_Mxor_Result<2>__xor0000_D  24: data<2> 
  5: BCD1<0>.PIN                                                                           15: Madd_counter_unit_addsub0001__or0000/Madd_counter_unit_addsub0001__or0000_D2                                 25: data<3> 
  6: BCD1<1>.PIN                                                                           16: ce                                                                                                           26: rco_tenth.LFBK 
  7: BCD1<2>.PIN                                                                           17: counter_hundred<1>.LFBK                                                                                      27: rco_unit.LFBK 
  8: BCD1<3>.PIN                                                                           18: counter_hundred<3>.LFBK                                                                                      28: reset 
  9: BCD2<0>.PIN                                                                           19: counter_unit<1>.LFBK                                                                                         29: zero_old.LFBK 
 10: BCD2<2>.PIN                                                                           20: counter_unit<2>.LFBK                                                                                        

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
BCD0<1>              XX.X......XXXXXX..X.XXXXX...X........... 16      16
BCD0<2>              X.XX........X..X..XX.XXXX...X........... 12      12
zero_old             ...............X........................ 1       1
rco_unit             ..XX........XXXX..X..XXXX.XXX........... 14      14
BCD2<1>              ........XX.....XXX.......X..X........... 7       7
Madd_counter_unit_add0000_Mxor_Result<2>__xor0000/Madd_counter_unit_add0000_Mxor_Result<2>__xor0000_D 
                     ...................X.XXXX............... 5       5
BCD2<3>              ........XX.....XXX.......X..X........... 7       7
rco_tenth            ....XXXX.......X.........XX.X........... 8       8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               20/16
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB2_1         (b)     (b)
BCD0<3>              22      19<- /\2   0     FB2_2   35    I/O     I/O
(unused)              0       0   /\5   0     FB2_3         (b)     (b)
(unused)              0       0   /\5   0     FB2_4         (b)     (b)
(unused)              0       0   /\5   0     FB2_5   36    I/O     I
(unused)              0       0   /\4   1     FB2_6   37    I/O     (b)
(unused)              0       0   \/5   0     FB2_7         (b)     (b)
BCD0<0>              24      19<-   0   0     FB2_8   38    I/O     I/O
(unused)              0       0   /\5   0     FB2_9   39    GSR/I/O GSR/I
(unused)              0       0   /\5   0     FB2_10        (b)     (b)
(unused)              0       0   /\4   1     FB2_11  40    GTS/I/O (b)
(unused)              0       0     0   5     FB2_12        (b)     
startknapp_old        1       0     0   4     FB2_13        (b)     (b)
Madd_counter_unit_addsub0001_Mxor_Result<2>__xor0000/Madd_counter_unit_addsub0001_Mxor_Result<2>__xor0000_D
                      5       0     0   0     FB2_14  42    GTS/I/O (b)
BCD2<2>               3       0   \/1   1     FB2_15  43    I/O     I/O
Madd_counter_unit_add0000_Mxor_Result<1>__xor0000/Madd_counter_unit_add0000_Mxor_Result<1>__xor0000_D
                      6       1<-   0   0     FB2_16        (b)     (b)
cs1                   2       0   \/3   0     FB2_17  44    I/O     I/O
Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2
                     15      10<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BCD0<1>.PIN                                              8: addr<2>.PIN              15: data<2> 
  2: BCD0<2>.PIN                                              9: addr<3>.PIN              16: data<3> 
  3: BCD2<0>.PIN                                             10: ce                       17: rco_address.LFBK 
  4: BCD2<1>.PIN                                             11: counter_hundred<2>.LFBK  18: rco_tenth 
  5: Madd_counter_unit_add0000_Mxor_Result<3>__xor0000.LFBK  12: counter_unit<0>.LFBK     19: startknapp 
  6: addr<0>.PIN                                             13: data<0>                  20: zero_old 
  7: addr<1>.PIN                                             14: data<1>                 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
BCD0<3>              XX..X....X.XXXXX...X.................... 10      10
BCD0<0>              .........X.XXXXX...X.................... 7       7
startknapp_old       ..................X..................... 1       1
Madd_counter_unit_addsub0001_Mxor_Result<2>__xor0000/Madd_counter_unit_addsub0001_Mxor_Result<2>__xor0000_D 
                     .X..........XXXX........................ 5       5
BCD2<2>              ..XX.....XX......X.X.................... 6       6
Madd_counter_unit_add0000_Mxor_Result<1>__xor0000/Madd_counter_unit_add0000_Mxor_Result<1>__xor0000_D 
                     X...........XXXX........................ 5       5
cs1                  .....XXXXX......X..X.................... 7       7
Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 
                     XX.........XXXXX........................ 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               22/14
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB3_1         (b)     (b)
BCD1<1>               5       0     0   0     FB3_2   11    I/O     I/O
(unused)              0       0   \/5   0     FB3_3         (b)     (b)
Madd_counter_unit_addsub0001__or0000/Madd_counter_unit_addsub0001__or0000_D2
                     13       8<-   0   0     FB3_4         (b)     (b)
$OpTx$amount_of_zero<1>/amount_of_zero<1>_D2_INV$347
                      5       3<- /\3   0     FB3_5   12    I/O     (b)
counter_stop<0>       4       2<- /\3   0     FB3_6         (b)     (b)
counter_stop<1>       4       1<- /\2   0     FB3_7         (b)     (b)
BCD1<3>               4       0   /\1   0     FB3_8   13    I/O     I/O
counter_stop<2>       4       0     0   1     FB3_9   14    I/O     (b)
counter_stop<3>       4       0     0   1     FB3_10        (b)     (b)
BCD2<0>               3       0     0   2     FB3_11  18    I/O     I/O
counter_stop<4>       4       0     0   1     FB3_12        (b)     (b)
counter_unit_addsub0000<2>/counter_unit_addsub0000<2>_D
                      4       0     0   1     FB3_13        (b)     (b)
BCD1<0>               3       0     0   2     FB3_14  19    I/O     I/O
ce                    3       0     0   2     FB3_15  20    I/O     I
(unused)              0       0   \/1   4     FB3_16        (b)     (b)
BCD1<2>               3       1<- \/3   0     FB3_17  22    I/O     I/O
$OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346
                     13       8<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BCD0<0>.PIN               9: counter_stop<4>.LFBK   16: data<2> 
  2: BCD0<1>.PIN              10: counter_tenth<0>.LFBK  17: data<3> 
  3: ce.LFBK                  11: counter_tenth<1>.LFBK  18: rco_tenth 
  4: counter_hundred<0>.LFBK  12: counter_tenth<2>.LFBK  19: rco_unit 
  5: counter_stop<0>.LFBK     13: counter_tenth<3>.LFBK  20: startknapp 
  6: counter_stop<1>.LFBK     14: data<0>                21: startknapp_old 
  7: counter_stop<2>.LFBK     15: data<1>                22: zero_old 
  8: counter_stop<3>.LFBK    

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
BCD1<1>              ..X......XXXX.....X..X.................. 7       7
Madd_counter_unit_addsub0001__or0000/Madd_counter_unit_addsub0001__or0000_D2 
                     XX...........XXXX....................... 6       6
$OpTx$amount_of_zero<1>/amount_of_zero<1>_D2_INV$347 
                     .............XXXX....................... 4       4
counter_stop<0>      ..X.XXXXX..........XX................... 8       8
counter_stop<1>      ..X.XXXXX..........XX................... 8       8
BCD1<3>              ..X......XXXX.....X..X.................. 7       7
counter_stop<2>      ..X.XXXXX..........XX................... 8       8
counter_stop<3>      ..X.XXXXX..........XX................... 8       8
BCD2<0>              ..XX.............X...X.................. 4       4
counter_stop<4>      ..X.XXXXX..........XX................... 8       8
counter_unit_addsub0000<2>/counter_unit_addsub0000<2>_D 
                     .............XXXX....................... 4       4
BCD1<0>              ..X......X........X..X.................. 4       4
ce                   ..X.XXXXX..........XX................... 8       8
BCD1<2>              ..X......XXX......X..X.................. 6       6
$OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346 
                     XX...........XXXX....................... 6       6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               7/29
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
cs2                   3       0     0   2     FB4_2   24    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
addr<0>               2       0     0   3     FB4_5   25    I/O     I/O
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
addr<1>               2       0     0   3     FB4_8   26    I/O     I/O
addr<2>               2       0     0   3     FB4_9   27    I/O     I/O
(unused)              0       0     0   5     FB4_10        (b)     
addr<3>               2       0     0   3     FB4_11  28    I/O     I/O
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
LED                   1       0     0   4     FB4_14  29    I/O     O
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: ce                        4: counter_address<2>.LFBK   6: cs1.PIN 
  2: counter_address<0>.LFBK   5: counter_address<3>.LFBK   7: zero_old 
  3: counter_address<1>.LFBK 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
cs2                  XXXXXXX................................. 7       7
addr<0>              XX....X................................. 3       3
addr<1>              XXX...X................................. 4       4
addr<2>              XXXX..X................................. 5       5
addr<3>              XXXXX.X................................. 6       6
LED                  X....................................... 1       1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346 <= ((data(3) AND data(2) AND data(1) AND data(0))
	OR (NOT data(3) AND NOT data(2) AND NOT data(1) AND NOT data(0))
	OR (NOT data(3) AND NOT data(2) AND NOT data(0) AND NOT BCD0(0).PIN)
	OR (NOT data(3) AND NOT data(1) AND NOT data(0) AND NOT BCD0(0).PIN)
	OR (NOT data(2) AND NOT data(1) AND NOT data(0) AND NOT BCD0(0).PIN)
	OR (NOT data(3) AND NOT data(0) AND NOT BCD0(1).PIN)
	OR (NOT data(1) AND NOT data(0) AND NOT BCD0(1).PIN)
	OR (NOT data(3) AND NOT data(2) AND NOT data(1) AND NOT BCD0(0).PIN)
	OR (NOT BCD0(1).PIN AND NOT BCD0(0).PIN)
	OR (NOT data(3) AND NOT data(2) AND NOT BCD0(1).PIN)
	OR (NOT data(3) AND NOT data(1) AND NOT BCD0(1).PIN)
	OR (NOT data(2) AND NOT data(1) AND NOT BCD0(1).PIN)
	OR (NOT data(2) AND NOT data(0) AND NOT BCD0(1).PIN));


$OpTx$amount_of_zero(1)/amount_of_zero(1)_D2_INV$347 <= ((NOT data(3) AND NOT data(1) AND NOT data(0))
	OR (NOT data(2) AND NOT data(1) AND NOT data(0))
	OR (data(3) AND data(2) AND data(1) AND data(0))
	OR (NOT data(3) AND NOT data(2) AND NOT data(1))
	OR (NOT data(3) AND NOT data(2) AND NOT data(0)));

FTCPE_BCD00: FTCPE port map (BCD0(0),BCD0_T(0),clk,reset,'0');
BCD0_T(0) <= ((data(3) AND data(2) AND NOT data(1) AND data(0) AND ce AND 
	zero_old)
	OR (data(3) AND NOT data(2) AND data(1) AND data(0) AND ce AND 
	zero_old)
	OR (data(3) AND NOT data(2) AND data(1) AND data(0) AND ce AND 
	NOT counter_unit(0).LFBK)
	OR (NOT data(3) AND data(2) AND data(1) AND data(0) AND ce AND 
	zero_old)
	OR (NOT data(3) AND data(2) AND data(1) AND data(0) AND ce AND 
	NOT counter_unit(0).LFBK)
	OR (EXP16_.EXP)
	OR (data(3) AND data(2) AND data(1) AND NOT data(0) AND ce AND 
	NOT counter_unit(0).LFBK)
	OR (data(3) AND data(2) AND NOT data(1) AND data(0) AND ce AND 
	NOT counter_unit(0).LFBK)
	OR (data(3) AND NOT data(2) AND NOT data(1) AND NOT data(0) AND ce AND 
	NOT counter_unit(0).LFBK)
	OR (NOT data(3) AND NOT data(2) AND data(1) AND NOT data(0) AND ce AND 
	NOT counter_unit(0).LFBK)
	OR (NOT data(3) AND NOT data(2) AND NOT data(1) AND data(0) AND ce AND 
	NOT counter_unit(0).LFBK)
	OR (data(3) AND data(2) AND data(1) AND NOT data(0) AND ce AND 
	zero_old)
	OR (data(3) AND NOT data(2) AND NOT data(1) AND NOT data(0) AND ce AND 
	zero_old)
	OR (NOT data(3) AND data(2) AND NOT data(1) AND NOT data(0) AND ce AND 
	zero_old)
	OR (NOT data(3) AND NOT data(2) AND data(1) AND NOT data(0) AND ce AND 
	zero_old)
	OR (NOT data(3) AND NOT data(2) AND NOT data(1) AND data(0) AND ce AND 
	zero_old));

FDCPE_BCD01: FDCPE port map (BCD0(1),BCD0_D(1),clk,reset,'0');
BCD0_D(1) <= ((rco_tenth.EXP)
	OR (NOT data(2) AND ce AND 
	NOT Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000/Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000_D AND 
	NOT $OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346 AND 
	NOT Madd_counter_unit_addsub0001__or0000/Madd_counter_unit_addsub0001__or0000_D2 AND NOT zero_old.LFBK)
	OR (NOT data(2) AND 
	NOT counter_unit_addsub0000(2)/counter_unit_addsub0000(2)_D AND counter_unit(1).LFBK AND NOT zero_old.LFBK AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(2)__xor0000/Madd_counter_unit_add0000_Mxor_Result(2)__xor0000_D.LFBK AND BCD0(3).PIN)
	OR (NOT data(1) AND 
	NOT counter_unit_addsub0000(2)/counter_unit_addsub0000(2)_D AND counter_unit(1).LFBK AND NOT zero_old.LFBK AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(2)__xor0000/Madd_counter_unit_add0000_Mxor_Result(2)__xor0000_D.LFBK AND BCD0(3).PIN)
	OR (NOT data(0) AND ce AND 
	NOT Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000/Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000_D AND 
	NOT $OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346 AND 
	NOT Madd_counter_unit_addsub0001__or0000/Madd_counter_unit_addsub0001__or0000_D2 AND NOT zero_old.LFBK)
	OR (NOT data(0) AND 
	NOT counter_unit_addsub0000(2)/counter_unit_addsub0000(2)_D AND counter_unit(1).LFBK AND NOT zero_old.LFBK AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(2)__xor0000/Madd_counter_unit_add0000_Mxor_Result(2)__xor0000_D.LFBK AND BCD0(3).PIN)
	OR (EXP2_.EXP)
	OR (NOT data(3) AND ce AND 
	NOT Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000/Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000_D AND 
	NOT $OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346 AND 
	NOT Madd_counter_unit_addsub0001__or0000/Madd_counter_unit_addsub0001__or0000_D2 AND NOT zero_old.LFBK)
	OR (NOT data(3) AND 
	NOT counter_unit_addsub0000(2)/counter_unit_addsub0000(2)_D AND counter_unit(1).LFBK AND NOT zero_old.LFBK AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(2)__xor0000/Madd_counter_unit_add0000_Mxor_Result(2)__xor0000_D.LFBK AND BCD0(3).PIN)
	OR (ce AND 
	NOT Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000/Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000_D AND 
	NOT $OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346 AND 
	NOT Madd_counter_unit_addsub0001__or0000/Madd_counter_unit_addsub0001__or0000_D2 AND 
	Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND zero_old.LFBK)
	OR (ce AND 
	$OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346 AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND 
	Madd_counter_unit_add0000_Mxor_Result(1)__xor0000/Madd_counter_unit_add0000_Mxor_Result(1)__xor0000_D AND zero_old.LFBK AND NOT BCD0(3).PIN)
	OR (
	NOT counter_unit_addsub0000(2)/counter_unit_addsub0000(2)_D AND 
	Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND counter_unit(1).LFBK AND zero_old.LFBK AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(2)__xor0000/Madd_counter_unit_add0000_Mxor_Result(2)__xor0000_D.LFBK AND BCD0(3).PIN)
	OR (NOT ce AND counter_unit(1).LFBK)
	OR (ce AND 
	NOT $OpTx$amount_of_zero(1)/amount_of_zero(1)_D2_INV$347 AND NOT zero_old.LFBK)
	OR (
	Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000/Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000_D AND 
	NOT $OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346 AND 
	Madd_counter_unit_addsub0001__or0000/Madd_counter_unit_addsub0001__or0000_D2 AND zero_old.LFBK AND BCD0(3).PIN)
	OR (NOT data(1) AND ce AND 
	NOT Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000/Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000_D AND 
	NOT $OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346 AND 
	NOT Madd_counter_unit_addsub0001__or0000/Madd_counter_unit_addsub0001__or0000_D2 AND NOT zero_old.LFBK)
	OR (ce AND 
	NOT Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000/Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000_D AND 
	NOT $OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346 AND 
	NOT Madd_counter_unit_addsub0001__or0000/Madd_counter_unit_addsub0001__or0000_D2 AND zero_old.LFBK AND BCD0(3).PIN));

FTCPE_BCD02: FTCPE port map (BCD0(2),BCD0_T(2),clk,reset,'0');
BCD0_T(2) <= ((NOT data(3) AND ce AND NOT zero_old.LFBK AND 
	counter_unit(2).LFBK)
	OR (NOT data(2) AND ce AND NOT zero_old.LFBK AND 
	counter_unit(2).LFBK)
	OR (NOT data(1) AND ce AND NOT zero_old.LFBK AND 
	counter_unit(2).LFBK)
	OR (NOT data(0) AND ce AND NOT zero_old.LFBK AND 
	counter_unit(2).LFBK)
	OR (ce AND 
	Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND zero_old.LFBK AND counter_unit(2).LFBK)
	OR (EXP5_.EXP)
	OR (ce AND 
	NOT $OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346 AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND zero_old.LFBK AND NOT counter_unit(2).LFBK AND 
	NOT BCD0(3).PIN)
	OR (data(3) AND data(2) AND data(1) AND data(0) AND ce AND 
	NOT zero_old.LFBK AND NOT counter_unit(2).LFBK)
	OR (data(3) AND data(2) AND data(1) AND data(0) AND ce AND 
	zero_old.LFBK AND counter_unit(2).LFBK AND BCD0(3).PIN)
	OR (NOT data(3) AND NOT data(2) AND NOT data(1) AND NOT data(0) AND ce AND 
	NOT counter_unit(1).LFBK AND counter_unit(2).LFBK AND BCD0(3).PIN)
	OR (NOT data(2) AND NOT data(1) AND NOT data(0) AND ce AND 
	NOT counter_unit(1).LFBK AND counter_unit(2).LFBK AND BCD0(3).PIN AND NOT BCD0(0).PIN)
	OR (data(3) AND data(2) AND data(1) AND data(0) AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND counter_unit(1).LFBK AND NOT counter_unit(2).LFBK)
	OR (data(3) AND data(2) AND data(1) AND data(0) AND ce AND 
	$OpTx$Madd_counter_unit_add0000__or0000/Madd_counter_unit_add0000__or0000_D2_INV$346 AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND zero_old.LFBK AND NOT BCD0(3).PIN)
	OR (data(3) AND data(2) AND data(0) AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND counter_unit(1).LFBK AND zero_old.LFBK AND 
	NOT counter_unit(2).LFBK AND BCD0(0).PIN)
	OR (data(3) AND data(1) AND data(0) AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND counter_unit(1).LFBK AND zero_old.LFBK AND 
	NOT counter_unit(2).LFBK AND BCD0(0).PIN)
	OR (data(2) AND data(1) AND data(0) AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND counter_unit(1).LFBK AND zero_old.LFBK AND 
	NOT counter_unit(2).LFBK AND BCD0(0).PIN));

FDCPE_BCD03: FDCPE port map (BCD0(3),BCD0_D(3),clk,reset,'0');
BCD0_D(3) <= ((EXP11_.EXP)
	OR (data(3) AND NOT data(2) AND NOT data(0) AND ce AND zero_old AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(3)__xor0000.LFBK AND counter_unit(0).LFBK AND BCD0(1).PIN AND BCD0(2).PIN)
	OR (NOT data(3) AND NOT data(2) AND data(1) AND ce AND zero_old AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(3)__xor0000.LFBK AND counter_unit(0).LFBK AND BCD0(1).PIN AND BCD0(2).PIN)
	OR (data(2) AND data(1) AND data(0) AND ce AND zero_old AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(3)__xor0000.LFBK AND counter_unit(0).LFBK AND NOT BCD0(1).PIN AND BCD0(2).PIN)
	OR (data(2) AND data(1) AND NOT data(0) AND ce AND zero_old AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(3)__xor0000.LFBK AND NOT counter_unit(0).LFBK AND BCD0(1).PIN AND BCD0(2).PIN)
	OR (data(2) AND NOT data(1) AND data(0) AND ce AND zero_old AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(3)__xor0000.LFBK AND NOT counter_unit(0).LFBK AND BCD0(1).PIN AND BCD0(2).PIN)
	OR (data(3) AND data(2) AND data(1) AND ce AND zero_old AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(3)__xor0000.LFBK AND counter_unit(0).LFBK AND NOT BCD0(1).PIN AND BCD0(2).PIN)
	OR (data(3) AND data(2) AND data(0) AND ce AND zero_old AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(3)__xor0000.LFBK AND counter_unit(0).LFBK AND NOT BCD0(1).PIN AND BCD0(2).PIN)
	OR (data(3) AND data(1) AND data(0) AND ce AND zero_old AND 
	NOT Madd_counter_unit_add0000_Mxor_Result(3)__xor0000.LFBK AND counter_unit(0).LFBK AND NOT BCD0(1).PIN AND BCD0(2).PIN));

FDCPE_BCD10: FDCPE port map (BCD1(0),BCD1_D(0),clk,reset,'0');
BCD1_D(0) <= ((rco_unit AND counter_tenth(0).LFBK)
	OR (NOT rco_unit AND NOT counter_tenth(0).LFBK)
	OR (NOT zero_old AND ce.LFBK));

FDCPE_BCD11: FDCPE port map (BCD1(1),BCD1_D(1),clk,reset,'0');
BCD1_D(1) <= ((NOT rco_unit AND NOT counter_tenth(1).LFBK)
	OR (NOT zero_old AND ce.LFBK)
	OR (NOT counter_tenth(0).LFBK AND NOT counter_tenth(1).LFBK)
	OR (rco_unit AND counter_tenth(0).LFBK AND 
	counter_tenth(1).LFBK)
	OR (NOT counter_tenth(1).LFBK AND NOT counter_tenth(2).LFBK AND 
	counter_tenth(3).LFBK));

FTCPE_BCD12: FTCPE port map (BCD1(2),BCD1_T(2),clk,reset,'0');
BCD1_T(2) <= ((rco_unit AND zero_old AND counter_tenth(0).LFBK AND 
	counter_tenth(1).LFBK)
	OR (NOT zero_old AND ce.LFBK AND counter_tenth(2).LFBK)
	OR (rco_unit AND NOT ce.LFBK AND counter_tenth(0).LFBK AND 
	counter_tenth(1).LFBK));

FTCPE_BCD13: FTCPE port map (BCD1(3),BCD1_T(3),clk,reset,'0');
BCD1_T(3) <= ((NOT zero_old AND ce.LFBK AND counter_tenth(3).LFBK)
	OR (rco_unit AND zero_old AND counter_tenth(0).LFBK AND 
	counter_tenth(1).LFBK AND counter_tenth(2).LFBK)
	OR (rco_unit AND NOT ce.LFBK AND counter_tenth(0).LFBK AND 
	counter_tenth(1).LFBK AND counter_tenth(2).LFBK)
	OR (rco_unit AND counter_tenth(0).LFBK AND 
	NOT counter_tenth(1).LFBK AND NOT counter_tenth(2).LFBK AND counter_tenth(3).LFBK));

FDCPE_BCD20: FDCPE port map (BCD2(0),BCD2_D(0),clk,reset,'0');
BCD2_D(0) <= ((rco_tenth AND counter_hundred(0).LFBK)
	OR (NOT rco_tenth AND NOT counter_hundred(0).LFBK)
	OR (NOT zero_old AND ce.LFBK));

FDCPE_BCD21: FDCPE port map (BCD2(1),BCD2_D(1),clk,reset,'0');
BCD2_D(1) <= ((ce AND NOT zero_old.LFBK)
	OR (counter_hundred(1).LFBK AND rco_tenth.LFBK AND 
	BCD2(0).PIN)
	OR (NOT counter_hundred(1).LFBK AND counter_hundred(3).LFBK AND 
	NOT BCD2(2).PIN)
	OR (NOT counter_hundred(1).LFBK AND NOT rco_tenth.LFBK)
	OR (NOT counter_hundred(1).LFBK AND NOT BCD2(0).PIN));

FTCPE_BCD22: FTCPE port map (BCD2(2),BCD2_T(2),clk,reset,'0');
BCD2_T(2) <= ((ce AND NOT zero_old AND counter_hundred(2).LFBK)
	OR (NOT ce AND rco_tenth AND BCD2(0).PIN AND BCD2(1).PIN)
	OR (rco_tenth AND zero_old AND BCD2(0).PIN AND 
	BCD2(1).PIN));

FTCPE_BCD23: FTCPE port map (BCD2(3),BCD2_T(3),clk,reset,'0');
BCD2_T(3) <= ((ce AND NOT zero_old.LFBK AND counter_hundred(3).LFBK)
	OR (NOT ce AND counter_hundred(1).LFBK AND rco_tenth.LFBK AND 
	BCD2(0).PIN AND BCD2(2).PIN)
	OR (zero_old.LFBK AND counter_hundred(1).LFBK AND 
	rco_tenth.LFBK AND BCD2(0).PIN AND BCD2(2).PIN)
	OR (NOT counter_hundred(1).LFBK AND rco_tenth.LFBK AND 
	counter_hundred(3).LFBK AND BCD2(0).PIN AND NOT BCD2(2).PIN));











































FDCPE_LED: FDCPE port map (LED,ce,clk,reset,'0');


Madd_counter_unit_add0000_Mxor_Result(1)__xor0000/Madd_counter_unit_add0000_Mxor_Result(1)__xor0000_D <= NOT (BCD0(1).PIN
	 XOR 
Madd_counter_unit_add0000_Mxor_Result(1)__xor0000/Madd_counter_unit_add0000_Mxor_Result(1)__xor0000_D <= NOT (((data(3) AND data(2) AND data(1) AND data(0))
	OR (NOT data(3) AND NOT data(2) AND NOT data(1))
	OR (NOT data(3) AND NOT data(2) AND NOT data(0))
	OR (NOT data(3) AND NOT data(1) AND NOT data(0))
	OR (NOT data(2) AND NOT data(1) AND NOT data(0))));


Madd_counter_unit_add0000_Mxor_Result(2)__xor0000/Madd_counter_unit_add0000_Mxor_Result(2)__xor0000_D <= (data(3) AND data(2) AND data(1) AND data(0))
	 XOR 
Madd_counter_unit_add0000_Mxor_Result(2)__xor0000/Madd_counter_unit_add0000_Mxor_Result(2)__xor0000_D <= counter_unit(2).LFBK;


Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 <= ((
	Madd_counter_unit_add0000_Mxor_Result(3)__xor0000.EXP)
	OR (data(3) AND data(2) AND BCD0(1).PIN AND BCD0(2).PIN)
	OR (data(3) AND data(0) AND BCD0(1).PIN AND BCD0(2).PIN)
	OR (data(3) AND data(2) AND data(1) AND 
	counter_unit(0).LFBK AND BCD0(2).PIN)
	OR (data(3) AND data(1) AND data(0) AND 
	counter_unit(0).LFBK AND BCD0(2).PIN)
	OR (data(2) AND data(1) AND data(0) AND 
	counter_unit(0).LFBK AND BCD0(2).PIN)
	OR (data(3) AND data(1) AND BCD0(1).PIN AND BCD0(2).PIN)
	OR (data(3) AND counter_unit(0).LFBK AND BCD0(1).PIN AND 
	BCD0(2).PIN)
	OR (data(2) AND data(0) AND BCD0(1).PIN AND BCD0(2).PIN)
	OR (data(2) AND data(1) AND BCD0(1).PIN AND BCD0(2).PIN)
	OR (data(2) AND counter_unit(0).LFBK AND BCD0(1).PIN AND 
	BCD0(2).PIN)
	OR (data(1) AND data(0) AND BCD0(1).PIN AND BCD0(2).PIN)
	OR (data(1) AND counter_unit(0).LFBK AND BCD0(1).PIN AND 
	BCD0(2).PIN)
	OR (data(0) AND counter_unit(0).LFBK AND BCD0(1).PIN AND 
	BCD0(2).PIN));


Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000/Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000_D <= BCD0(2).PIN
	 XOR 
Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000/Madd_counter_unit_addsub0001_Mxor_Result(2)__xor0000_D <= ((NOT data(3) AND NOT data(2) AND NOT data(1))
	OR (NOT data(3) AND NOT data(2) AND NOT data(0))
	OR (NOT data(3) AND NOT data(1) AND NOT data(0))
	OR (NOT data(2) AND NOT data(1) AND NOT data(0)));


Madd_counter_unit_addsub0001__or0000/Madd_counter_unit_addsub0001__or0000_D2 <= ((data(3) AND data(2) AND data(1) AND data(0) AND 
	BCD0(1).PIN)
	OR (data(3) AND data(2) AND data(0) AND BCD0(1).PIN AND 
	BCD0(0).PIN)
	OR (data(3) AND data(1) AND data(0) AND BCD0(1).PIN AND 
	BCD0(0).PIN)
	OR (NOT data(3) AND NOT data(2) AND NOT data(1) AND data(0) AND 
	BCD0(0).PIN)
	OR (data(2) AND data(1) AND data(0) AND BCD0(1).PIN AND 
	BCD0(0).PIN)
	OR (data(3) AND NOT data(2) AND NOT data(1) AND NOT data(0) AND 
	BCD0(0).PIN)
	OR (NOT data(3) AND data(2) AND NOT data(1) AND NOT data(0) AND 
	BCD0(0).PIN)
	OR (NOT data(3) AND NOT data(2) AND data(1) AND NOT data(0) AND 
	BCD0(0).PIN)
	OR (NOT data(3) AND NOT data(2) AND NOT data(1) AND BCD0(1).PIN)
	OR (NOT data(3) AND NOT data(2) AND NOT data(0) AND BCD0(1).PIN)
	OR (NOT data(3) AND NOT data(1) AND NOT data(0) AND BCD0(1).PIN)
	OR (NOT data(2) AND NOT data(1) AND NOT data(0) AND BCD0(1).PIN)
	OR (data(3) AND data(2) AND data(1) AND BCD0(1).PIN AND 
	BCD0(0).PIN));

FDCPE_addr0: FDCPE port map (addr(0),addr_D(0),clk,reset,'0');
addr_D(0) <= ((NOT ce AND counter_address(0).LFBK)
	OR (ce AND zero_old AND NOT counter_address(0).LFBK));

FTCPE_addr1: FTCPE port map (addr(1),addr_T(1),clk,reset,'0');
addr_T(1) <= ((ce AND zero_old AND counter_address(0).LFBK)
	OR (ce AND NOT zero_old AND counter_address(1).LFBK));

FTCPE_addr2: FTCPE port map (addr(2),addr_T(2),clk,reset,'0');
addr_T(2) <= ((ce AND NOT zero_old AND counter_address(2).LFBK)
	OR (ce AND zero_old AND counter_address(0).LFBK AND 
	counter_address(1).LFBK));

FTCPE_addr3: FTCPE port map (addr(3),addr_T(3),clk,reset,'0');
addr_T(3) <= ((ce AND NOT zero_old AND counter_address(3).LFBK)
	OR (ce AND zero_old AND counter_address(0).LFBK AND 
	counter_address(1).LFBK AND counter_address(2).LFBK));

FTCPE_ce: FTCPE port map (ce,ce_T,clk,reset,'0');
ce_T <= ((startknapp AND NOT startknapp_old AND NOT ce.LFBK)
	OR (NOT startknapp AND ce.LFBK AND counter_stop(0).LFBK AND 
	counter_stop(1).LFBK AND counter_stop(2).LFBK AND counter_stop(3).LFBK AND 
	counter_stop(4).LFBK)
	OR (startknapp_old AND ce.LFBK AND counter_stop(0).LFBK AND 
	counter_stop(1).LFBK AND counter_stop(2).LFBK AND counter_stop(3).LFBK AND 
	counter_stop(4).LFBK));

FDCPE_counter_stop0: FDCPE port map (counter_stop(0),counter_stop_D(0),clk,reset,'0');
counter_stop_D(0) <= ((startknapp AND NOT startknapp_old)
	OR (counter_stop(0).LFBK AND counter_stop(1).LFBK AND 
	counter_stop(2).LFBK AND counter_stop(3).LFBK AND counter_stop(4).LFBK)
	OR (ce.LFBK AND counter_stop(0).LFBK)
	OR (NOT ce.LFBK AND NOT counter_stop(0).LFBK));

FTCPE_counter_stop1: FTCPE port map (counter_stop(1),counter_stop_T(1),clk,reset,'0');
counter_stop_T(1) <= ((counter_stop(0).LFBK AND counter_stop(1).LFBK AND 
	counter_stop(2).LFBK AND counter_stop(3).LFBK AND counter_stop(4).LFBK)
	OR (startknapp AND NOT startknapp_old AND 
	counter_stop(1).LFBK)
	OR (NOT startknapp AND ce.LFBK AND counter_stop(0).LFBK)
	OR (startknapp_old AND ce.LFBK AND counter_stop(0).LFBK));

FTCPE_counter_stop2: FTCPE port map (counter_stop(2),counter_stop_T(2),clk,reset,'0');
counter_stop_T(2) <= ((startknapp AND NOT startknapp_old AND 
	counter_stop(2).LFBK)
	OR (NOT startknapp AND ce.LFBK AND counter_stop(0).LFBK AND 
	counter_stop(1).LFBK)
	OR (startknapp_old AND ce.LFBK AND counter_stop(0).LFBK AND 
	counter_stop(1).LFBK)
	OR (counter_stop(0).LFBK AND counter_stop(1).LFBK AND 
	counter_stop(2).LFBK AND counter_stop(3).LFBK AND counter_stop(4).LFBK));

FTCPE_counter_stop3: FTCPE port map (counter_stop(3),counter_stop_T(3),clk,reset,'0');
counter_stop_T(3) <= ((startknapp AND NOT startknapp_old AND 
	counter_stop(3).LFBK)
	OR (NOT startknapp AND ce.LFBK AND counter_stop(0).LFBK AND 
	counter_stop(1).LFBK AND counter_stop(2).LFBK)
	OR (startknapp_old AND ce.LFBK AND counter_stop(0).LFBK AND 
	counter_stop(1).LFBK AND counter_stop(2).LFBK)
	OR (counter_stop(0).LFBK AND counter_stop(1).LFBK AND 
	counter_stop(2).LFBK AND counter_stop(3).LFBK AND counter_stop(4).LFBK));

FTCPE_counter_stop4: FTCPE port map (counter_stop(4),counter_stop_T(4),clk,reset,'0');
counter_stop_T(4) <= ((startknapp AND NOT startknapp_old AND 
	counter_stop(4).LFBK)
	OR (counter_stop(0).LFBK AND counter_stop(1).LFBK AND 
	counter_stop(2).LFBK AND counter_stop(3).LFBK AND counter_stop(4).LFBK)
	OR (NOT startknapp AND ce.LFBK AND counter_stop(0).LFBK AND 
	counter_stop(1).LFBK AND counter_stop(2).LFBK AND counter_stop(3).LFBK)
	OR (startknapp_old AND ce.LFBK AND counter_stop(0).LFBK AND 
	counter_stop(1).LFBK AND counter_stop(2).LFBK AND counter_stop(3).LFBK));


counter_unit_addsub0000(2)/counter_unit_addsub0000(2)_D <= ((NOT data(3) AND NOT data(2) AND NOT data(1))
	OR (NOT data(3) AND NOT data(2) AND NOT data(0))
	OR (NOT data(3) AND NOT data(1) AND NOT data(0))
	OR (NOT data(2) AND NOT data(1) AND NOT data(0)));

FTCPE_cs1: FTCPE port map (cs1,cs1_T,clk,reset,'0');
cs1_T <= ((ce AND NOT zero_old AND rco_address.LFBK)
	OR (ce AND zero_old AND NOT rco_address.LFBK AND addr(0).PIN AND 
	addr(1).PIN AND addr(2).PIN AND addr(3).PIN));

FDCPE_cs2: FDCPE port map (cs2,cs2_D,clk,'0',reset);
cs2_D <= ((NOT ce AND cs1.PIN)
	OR (zero_old AND cs1.PIN)
	OR (ce AND zero_old AND counter_address(0).LFBK AND 
	counter_address(1).LFBK AND counter_address(2).LFBK AND counter_address(3).LFBK));

FDCPE_rco_tenth: FDCPE port map (rco_tenth,rco_tenth_D,clk,reset,'0');
rco_tenth_D <= ((ce AND NOT zero_old.LFBK AND rco_tenth.LFBK)
	OR (NOT ce AND rco_unit.LFBK AND BCD1(0).PIN AND NOT BCD1(1).PIN AND 
	NOT BCD1(2).PIN AND BCD1(3).PIN)
	OR (zero_old.LFBK AND rco_unit.LFBK AND BCD1(0).PIN AND 
	NOT BCD1(1).PIN AND NOT BCD1(2).PIN AND BCD1(3).PIN));

FDCPE_rco_unit: FDCPE port map (rco_unit,rco_unit_D,clk,'0','0');
rco_unit_D <= ((EXP6_.EXP)
	OR (data(3) AND data(2) AND NOT data(0) AND NOT reset AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND NOT counter_unit(1).LFBK AND zero_old.LFBK AND 
	BCD0(3).PIN)
	OR (NOT data(3) AND data(1) AND NOT reset AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND NOT counter_unit(1).LFBK AND zero_old.LFBK AND 
	BCD0(3).PIN AND BCD0(0).PIN)
	OR (NOT data(3) AND data(0) AND NOT reset AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND NOT counter_unit(1).LFBK AND zero_old.LFBK AND 
	BCD0(3).PIN AND BCD0(0).PIN)
	OR (NOT data(2) AND data(1) AND data(0) AND NOT reset AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND NOT counter_unit(1).LFBK AND zero_old.LFBK AND 
	BCD0(3).PIN)
	OR (data(3) AND NOT data(2) AND data(1) AND data(0) AND NOT reset AND 
	ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND zero_old.LFBK AND BCD0(3).PIN AND BCD0(0).PIN)
	OR (counter_hundred(1).EXP)
	OR (reset AND rco_unit.LFBK)
	OR (data(3) AND data(1) AND NOT data(0) AND NOT reset AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND NOT counter_unit(1).LFBK AND zero_old.LFBK AND 
	BCD0(3).PIN)
	OR (data(3) AND NOT data(1) AND data(0) AND NOT reset AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND NOT counter_unit(1).LFBK AND zero_old.LFBK AND 
	BCD0(3).PIN)
	OR (NOT data(3) AND data(2) AND data(0) AND NOT reset AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND NOT counter_unit(1).LFBK AND zero_old.LFBK AND 
	BCD0(3).PIN)
	OR (data(2) AND data(1) AND NOT data(0) AND NOT reset AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND NOT counter_unit(1).LFBK AND zero_old.LFBK AND 
	BCD0(3).PIN)
	OR (data(3) AND NOT data(1) AND NOT reset AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND NOT counter_unit(1).LFBK AND zero_old.LFBK AND 
	BCD0(3).PIN AND BCD0(0).PIN)
	OR (data(2) AND NOT data(1) AND NOT reset AND ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND NOT counter_unit(1).LFBK AND zero_old.LFBK AND 
	BCD0(3).PIN AND BCD0(0).PIN)
	OR (data(3) AND data(2) AND data(1) AND NOT data(0) AND NOT reset AND 
	ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND zero_old.LFBK AND BCD0(3).PIN AND BCD0(0).PIN)
	OR (data(3) AND data(2) AND NOT data(1) AND data(0) AND NOT reset AND 
	ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND zero_old.LFBK AND BCD0(3).PIN AND BCD0(0).PIN)
	OR (NOT data(3) AND data(2) AND data(1) AND data(0) AND NOT reset AND 
	ce AND 
	NOT Madd_counter_unit_add0000__or0001/Madd_counter_unit_add0000__or0001_D2 AND zero_old.LFBK AND BCD0(3).PIN AND BCD0(0).PIN));

FDCPE_startknapp_old: FDCPE port map (startknapp_old,startknapp,clk,'0','0');

FDCPE_zero_old: FDCPE port map (zero_old,ce,clk,'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572-7-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11         XC9572-7-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 BCD0<1>                          23 GND                           
  2 data<3>                          24 cs2                           
  3 BCD0<2>                          25 addr<0>                       
  4 data<2>                          26 addr<1>                       
  5 clk                              27 addr<2>                       
  6 TIE                              28 addr<3>                       
  7 TIE                              29 LED                           
  8 BCD2<1>                          30 TDO                           
  9 BCD2<3>                          31 GND                           
 10 GND                              32 VCC                           
 11 BCD1<1>                          33 TIE                           
 12 TIE                              34 startknapp                    
 13 BCD1<3>                          35 BCD0<3>                       
 14 TIE                              36 data<1>                       
 15 TDI                              37 TIE                           
 16 TMS                              38 BCD0<0>                       
 17 TCK                              39 reset                         
 18 BCD2<0>                          40 TIE                           
 19 BCD1<0>                          41 VCC                           
 20 data<0>                          42 TIE                           
 21 VCC                              43 BCD2<2>                       
 22 BCD1<2>                          44 cs1                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572-7-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
