# do /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01.1-priv/Projetos/Z01-tools/Z01-Simulator-rtl/do/sim.do
# 1
# 1
# 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:44 on Sep 18,2018
# vcom -work work Modulos/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 13:53:44 on Sep 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:44 on Sep 18,2018
# vcom -work work Modulos/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 13:53:45 on Sep 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:45 on Sep 18,2018
# vcom -reportprogress 300 -work work Modulos/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 13:53:45 on Sep 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 13:53:45 on Sep 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading work.pll(rtl)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# Loading work.register16(arch)
# Loading work.register8(arch)
# Loading work.binarydigit(arch)
# Loading work.mux2way(arch)
# Loading work.flipflopd(arch)
# Loading work.mux16(arch)
# Loading work.pc(arch)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.and16(arch)
# Loading work.comparador16(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.memoryio(logic)
# Loading work.screen(logic)
# Loading work.ram16k(syn)
# ** Warning: Design size of 11073 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/DISPLAY/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/DISPLAY/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/DISPLAY/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/DISPLAY/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/DISPLAY/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: corsi  Hostname: corsi-pc  ProcessID: 1779
#           Attempting to use alternate WLF file "./wlftu4fBO0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftu4fBO0
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /computador_tb/c1/MEMORY_MAPED
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /computador_tb/c1/MEMORY_MAPED
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /computador_tb/c1/MEMORY_MAPED
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /computador_tb/c1/MEMORY_MAPED
# End time: 13:54:08 on Sep 18,2018, Elapsed time: 0:00:23
# Errors: 4, Warnings: 20
