# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab5.srcs/sources_1/new/Mux4a1.vhd" \
"../../../../Lab5.srcs/sources_1/new/Registro.vhd" \
"../../../../Lab5.srcs/sources_1/new/lab5.vhd" \
"../../../../Lab5.srcs/sim_1/new/Lab5_tb.vhd" \

# Do not sort compile order
nosort
