{"vcs1":{"timestamp_begin":1699604727.157093676, "rt":1.26, "ut":0.49, "st":0.28}}
{"vcselab":{"timestamp_begin":1699604728.510765010, "rt":0.92, "ut":0.31, "st":0.18}}
{"link":{"timestamp_begin":1699604729.503238112, "rt":0.38, "ut":0.17, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699604726.445950462}
{"VCS_COMP_START_TIME": 1699604726.445950462}
{"VCS_COMP_END_TIME": 1699604735.906200936}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=99.9 +notimingchecks"}
{"vcs1": {"peak_mem": 331312}}
{"stitch_vcselab": {"peak_mem": 223384}}
