// Seed: 86227108
`timescale 1ps / 1ps
module module_0;
  type_3(
      id_0, 1, id_0
  );
  logic id_1;
  reg   id_2;
  always @(posedge id_0)
    if (1) begin
      id_2 = id_0;
      id_2 <= 1'b0;
    end
endmodule
