#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Feb 08 22:12:48 2015
# Process ID: 8300
# Log file: E:/zyh/joystick_lz/vivado.log
# Journal file: E:/zyh/joystick_lz\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/zyh/joystick_lz/joystick_lz.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/test_bentch_control_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joy_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shif_in_reg
INFO: [VRFC 10-311] analyzing module shif_out_reg
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.joy_counter
Compiling module xil_defaultlib.shif_in_reg
Compiling module xil_defaultlib.shif_out_reg
Compiling module xil_defaultlib.joy_data
Compiling module xil_defaultlib.joystick
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3345] Unable to remove previous simulation file xsim.dir/test_bentch_control_behav/xsimk.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Access is denied: "xsim.dir/test_bentch_control_behav/xsimk.exe".
ERROR: [XSIM 43-3238] Failed to link the design.
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '' file for more information.
