Analysis & Synthesis report for ballplayer
Thu May 29 00:02:14 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|state
  9. State Machine - |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_init:lcd_init_inst|state
 10. State Machine - |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_write:lcd_write_inst|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: ballplayer_pll:pll_inst|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: lcd_contrast_test:lcd_test_mode.lcd_test_inst
 16. Parameter Settings for User Entity Instance: lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_write:lcd_write_inst
 17. Parameter Settings for User Entity Instance: lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_init:lcd_init_inst
 18. altpll Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "ballplayer_pll:pll_inst"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 29 00:02:14 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ballplayer                                  ;
; Top-level Entity Name              ; ballplayer_top_test                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 326                                         ;
;     Total combinational functions  ; 324                                         ;
;     Dedicated logic registers      ; 136                                         ;
; Total registers                    ; 136                                         ;
; Total pins                         ; 29                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+---------------------+--------------------+
; Option                                                           ; Setting             ; Default Value      ;
+------------------------------------------------------------------+---------------------+--------------------+
; Device                                                           ; 10M08SAM153C8G      ;                    ;
; Top-level entity name                                            ; ballplayer_top_test ; ballplayer         ;
; Family name                                                      ; MAX 10              ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                   ;                    ;
; Use smart compilation                                            ; Off                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                      ; Off                 ; Off                ;
; Restructure Multiplexers                                         ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                ;
; Preserve fewer node names                                        ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable             ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                ; Auto               ;
; Safe State Machine                                               ; Off                 ; Off                ;
; Extract Verilog State Machines                                   ; On                  ; On                 ;
; Extract VHDL State Machines                                      ; On                  ; On                 ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                 ;
; Parallel Synthesis                                               ; On                  ; On                 ;
; DSP Block Balancing                                              ; Auto                ; Auto               ;
; NOT Gate Push-Back                                               ; On                  ; On                 ;
; Power-Up Don't Care                                              ; On                  ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                ;
; Remove Duplicate Registers                                       ; On                  ; On                 ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                ;
; Ignore SOFT Buffers                                              ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                ;
; Optimization Technique                                           ; Balanced            ; Balanced           ;
; Carry Chain Length                                               ; 70                  ; 70                 ;
; Auto Carry Chains                                                ; On                  ; On                 ;
; Auto Open-Drain Pins                                             ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                ;
; Auto ROM Replacement                                             ; On                  ; On                 ;
; Auto RAM Replacement                                             ; On                  ; On                 ;
; Auto DSP Block Replacement                                       ; On                  ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                  ; On                 ;
; Strict RAM Replacement                                           ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                ;
; Auto RAM Block Balancing                                         ; On                  ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                ;
; Auto Resource Sharing                                            ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                ;
; Timing-Driven Synthesis                                          ; On                  ; On                 ;
; Report Parameter Settings                                        ; On                  ; On                 ;
; Report Source Assignments                                        ; On                  ; On                 ;
; Report Connectivity Checks                                       ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                ;
; Synchronization Register Chain Length                            ; 2                   ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation ;
; HDL message level                                                ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                ;
; Clock MUX Protection                                             ; On                  ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                ;
; Block Design Naming                                              ; Auto                ; Auto               ;
; SDC constraint protection                                        ; Off                 ; Off                ;
; Synthesis Effort                                                 ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                 ;
+------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                 ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------+---------+
; source/ballplayer_top_test.v     ; yes             ; User Verilog HDL File        ; D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v   ;         ;
; source/lcd_contrast_test.v       ; yes             ; User Verilog HDL File        ; D:/Quartus_Project/ballplayer/source/lcd_contrast_test.v     ;         ;
; source/ballplayer_pll.v          ; yes             ; User Verilog HDL File        ; D:/Quartus_Project/ballplayer/source/ballplayer_pll.v        ;         ;
; source/lcd_init.v                ; yes             ; User Verilog HDL File        ; D:/Quartus_Project/ballplayer/source/lcd_init.v              ;         ;
; source/lcd_write.v               ; yes             ; User Verilog HDL File        ; D:/Quartus_Project/ballplayer/source/lcd_write.v             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/aglobal181.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/ballplayer_pll_altpll.v       ; yes             ; Auto-Generated Megafunction  ; D:/Quartus_Project/ballplayer/db/ballplayer_pll_altpll.v     ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 326         ;
;                                             ;             ;
; Total combinational functions               ; 324         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 175         ;
;     -- 3 input functions                    ; 29          ;
;     -- <=2 input functions                  ; 120         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 235         ;
;     -- arithmetic mode                      ; 89          ;
;                                             ;             ;
; Total registers                             ; 136         ;
;     -- Dedicated logic registers            ; 136         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 29          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 137         ;
; Total fan-out                               ; 1588        ;
; Average fan-out                             ; 3.05        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                       ; Entity Name           ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |ballplayer_top_test                               ; 324 (69)            ; 136 (26)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 29   ; 0            ; 0          ; |ballplayer_top_test                                                                                      ; ballplayer_top_test   ; work         ;
;    |ballplayer_pll:pll_inst|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ballplayer_top_test|ballplayer_pll:pll_inst                                                              ; ballplayer_pll        ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ballplayer_top_test|ballplayer_pll:pll_inst|altpll:altpll_component                                      ; altpll                ; work         ;
;          |ballplayer_pll_altpll:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ballplayer_top_test|ballplayer_pll:pll_inst|altpll:altpll_component|ballplayer_pll_altpll:auto_generated ; ballplayer_pll_altpll ; work         ;
;    |lcd_contrast_test:lcd_test_mode.lcd_test_inst| ; 255 (37)            ; 110 (22)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst                                        ; lcd_contrast_test     ; work         ;
;       |lcd_init:lcd_init_inst|                     ; 180 (180)           ; 67 (67)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_init:lcd_init_inst                 ; lcd_init              ; work         ;
;       |lcd_write:lcd_write_inst|                   ; 38 (38)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_write:lcd_write_inst               ; lcd_write             ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|state ;
+------------+-----------------------------------------------------------------------------+
; Name       ; state.FILL                                                                  ;
+------------+-----------------------------------------------------------------------------+
; state.INIT ; 0                                                                           ;
; state.FILL ; 1                                                                           ;
+------------+-----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_init:lcd_init_inst|state                                          ;
+-----------------------------+------------+-----------------------------+---------------------+----------------+--------------------+---------------------+
; Name                        ; state.DONE ; state.S4_WR_DIRECTION_CLEAR ; state.S3_DELAY120MS ; state.S2_WR_90 ; state.S1_DELAY50MS ; state.S0_DELAY100MS ;
+-----------------------------+------------+-----------------------------+---------------------+----------------+--------------------+---------------------+
; state.S0_DELAY100MS         ; 0          ; 0                           ; 0                   ; 0              ; 0                  ; 0                   ;
; state.S1_DELAY50MS          ; 0          ; 0                           ; 0                   ; 0              ; 1                  ; 1                   ;
; state.S2_WR_90              ; 0          ; 0                           ; 0                   ; 1              ; 0                  ; 1                   ;
; state.S3_DELAY120MS         ; 0          ; 0                           ; 1                   ; 0              ; 0                  ; 1                   ;
; state.S4_WR_DIRECTION_CLEAR ; 0          ; 1                           ; 0                   ; 0              ; 0                  ; 1                   ;
; state.DONE                  ; 1          ; 0                           ; 0                   ; 0              ; 0                  ; 1                   ;
+-----------------------------+------------+-----------------------------+---------------------+----------------+--------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_write:lcd_write_inst|state ;
+--------------+------------+--------------+--------------+---------------------------------------------------------+
; Name         ; state.DONE ; state.STATE2 ; state.STATE1 ; state.STATE0                                            ;
+--------------+------------+--------------+--------------+---------------------------------------------------------+
; state.STATE0 ; 0          ; 0            ; 0            ; 0                                                       ;
; state.STATE1 ; 0          ; 0            ; 1            ; 1                                                       ;
; state.STATE2 ; 0          ; 1            ; 0            ; 1                                                       ;
; state.DONE   ; 1          ; 0            ; 0            ; 1                                                       ;
+--------------+------------+--------------+--------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                          ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                     ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; lcd_contrast_test:lcd_test_mode.lcd_test_inst|test_data[8]                         ; Merged with lcd_contrast_test:lcd_test_mode.lcd_test_inst|test_en      ;
; lcd_contrast_test:lcd_test_mode.lcd_test_inst|test_data[5,6]                       ; Merged with lcd_contrast_test:lcd_test_mode.lcd_test_inst|test_data[7] ;
; lcd_contrast_test:lcd_test_mode.lcd_test_inst|test_data[3]                         ; Merged with lcd_contrast_test:lcd_test_mode.lcd_test_inst|test_data[4] ;
; lcd_contrast_test:lcd_test_mode.lcd_test_inst|test_data[0,1]                       ; Merged with lcd_contrast_test:lcd_test_mode.lcd_test_inst|test_data[2] ;
; lcd_contrast_test:lcd_test_mode.lcd_test_inst|state~7                              ; Lost fanout                                                            ;
; lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_write:lcd_write_inst|cnt_sclk[3] ; Stuck at GND due to stuck port data_in                                 ;
; Total Number of Removed Registers = 8                                              ;                                                                        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 136   ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 136   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 46    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_init:lcd_init_inst|init_data[0]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_write:lcd_write_inst|cnt_delay[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_write:lcd_write_inst|cnt1[0]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_write:lcd_write_inst|cnt_sclk[3]  ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |ballplayer_top_test|key_counter[4]                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_init:lcd_init_inst|cnt_s2_num[6]  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ballplayer_top_test|lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_init:lcd_init_inst|cnt_s4_num[0]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ballplayer_pll:pll_inst|altpll:altpll_component ;
+-------------------------------+----------------------------------+---------------------------+
; Parameter Name                ; Value                            ; Type                      ;
+-------------------------------+----------------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped                   ;
; PLL_TYPE                      ; AUTO                             ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ballplayer_pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                             ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 83333                            ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped                   ;
; LOCK_HIGH                     ; 1                                ; Untyped                   ;
; LOCK_LOW                      ; 1                                ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped                   ;
; SKIP_VCO                      ; OFF                              ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped                   ;
; BANDWIDTH                     ; 0                                ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped                   ;
; DOWN_SPREAD                   ; 0                                ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 25                               ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 2                                ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 6                                ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                                ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                               ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped                   ;
; DPA_DIVIDER                   ; 0                                ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped                   ;
; VCO_MIN                       ; 0                                ; Untyped                   ;
; VCO_MAX                       ; 0                                ; Untyped                   ;
; VCO_CENTER                    ; 0                                ; Untyped                   ;
; PFD_MIN                       ; 0                                ; Untyped                   ;
; PFD_MAX                       ; 0                                ; Untyped                   ;
; M_INITIAL                     ; 0                                ; Untyped                   ;
; M                             ; 0                                ; Untyped                   ;
; N                             ; 1                                ; Untyped                   ;
; M2                            ; 1                                ; Untyped                   ;
; N2                            ; 1                                ; Untyped                   ;
; SS                            ; 1                                ; Untyped                   ;
; C0_HIGH                       ; 0                                ; Untyped                   ;
; C1_HIGH                       ; 0                                ; Untyped                   ;
; C2_HIGH                       ; 0                                ; Untyped                   ;
; C3_HIGH                       ; 0                                ; Untyped                   ;
; C4_HIGH                       ; 0                                ; Untyped                   ;
; C5_HIGH                       ; 0                                ; Untyped                   ;
; C6_HIGH                       ; 0                                ; Untyped                   ;
; C7_HIGH                       ; 0                                ; Untyped                   ;
; C8_HIGH                       ; 0                                ; Untyped                   ;
; C9_HIGH                       ; 0                                ; Untyped                   ;
; C0_LOW                        ; 0                                ; Untyped                   ;
; C1_LOW                        ; 0                                ; Untyped                   ;
; C2_LOW                        ; 0                                ; Untyped                   ;
; C3_LOW                        ; 0                                ; Untyped                   ;
; C4_LOW                        ; 0                                ; Untyped                   ;
; C5_LOW                        ; 0                                ; Untyped                   ;
; C6_LOW                        ; 0                                ; Untyped                   ;
; C7_LOW                        ; 0                                ; Untyped                   ;
; C8_LOW                        ; 0                                ; Untyped                   ;
; C9_LOW                        ; 0                                ; Untyped                   ;
; C0_INITIAL                    ; 0                                ; Untyped                   ;
; C1_INITIAL                    ; 0                                ; Untyped                   ;
; C2_INITIAL                    ; 0                                ; Untyped                   ;
; C3_INITIAL                    ; 0                                ; Untyped                   ;
; C4_INITIAL                    ; 0                                ; Untyped                   ;
; C5_INITIAL                    ; 0                                ; Untyped                   ;
; C6_INITIAL                    ; 0                                ; Untyped                   ;
; C7_INITIAL                    ; 0                                ; Untyped                   ;
; C8_INITIAL                    ; 0                                ; Untyped                   ;
; C9_INITIAL                    ; 0                                ; Untyped                   ;
; C0_MODE                       ; BYPASS                           ; Untyped                   ;
; C1_MODE                       ; BYPASS                           ; Untyped                   ;
; C2_MODE                       ; BYPASS                           ; Untyped                   ;
; C3_MODE                       ; BYPASS                           ; Untyped                   ;
; C4_MODE                       ; BYPASS                           ; Untyped                   ;
; C5_MODE                       ; BYPASS                           ; Untyped                   ;
; C6_MODE                       ; BYPASS                           ; Untyped                   ;
; C7_MODE                       ; BYPASS                           ; Untyped                   ;
; C8_MODE                       ; BYPASS                           ; Untyped                   ;
; C9_MODE                       ; BYPASS                           ; Untyped                   ;
; C0_PH                         ; 0                                ; Untyped                   ;
; C1_PH                         ; 0                                ; Untyped                   ;
; C2_PH                         ; 0                                ; Untyped                   ;
; C3_PH                         ; 0                                ; Untyped                   ;
; C4_PH                         ; 0                                ; Untyped                   ;
; C5_PH                         ; 0                                ; Untyped                   ;
; C6_PH                         ; 0                                ; Untyped                   ;
; C7_PH                         ; 0                                ; Untyped                   ;
; C8_PH                         ; 0                                ; Untyped                   ;
; C9_PH                         ; 0                                ; Untyped                   ;
; L0_HIGH                       ; 1                                ; Untyped                   ;
; L1_HIGH                       ; 1                                ; Untyped                   ;
; G0_HIGH                       ; 1                                ; Untyped                   ;
; G1_HIGH                       ; 1                                ; Untyped                   ;
; G2_HIGH                       ; 1                                ; Untyped                   ;
; G3_HIGH                       ; 1                                ; Untyped                   ;
; E0_HIGH                       ; 1                                ; Untyped                   ;
; E1_HIGH                       ; 1                                ; Untyped                   ;
; E2_HIGH                       ; 1                                ; Untyped                   ;
; E3_HIGH                       ; 1                                ; Untyped                   ;
; L0_LOW                        ; 1                                ; Untyped                   ;
; L1_LOW                        ; 1                                ; Untyped                   ;
; G0_LOW                        ; 1                                ; Untyped                   ;
; G1_LOW                        ; 1                                ; Untyped                   ;
; G2_LOW                        ; 1                                ; Untyped                   ;
; G3_LOW                        ; 1                                ; Untyped                   ;
; E0_LOW                        ; 1                                ; Untyped                   ;
; E1_LOW                        ; 1                                ; Untyped                   ;
; E2_LOW                        ; 1                                ; Untyped                   ;
; E3_LOW                        ; 1                                ; Untyped                   ;
; L0_INITIAL                    ; 1                                ; Untyped                   ;
; L1_INITIAL                    ; 1                                ; Untyped                   ;
; G0_INITIAL                    ; 1                                ; Untyped                   ;
; G1_INITIAL                    ; 1                                ; Untyped                   ;
; G2_INITIAL                    ; 1                                ; Untyped                   ;
; G3_INITIAL                    ; 1                                ; Untyped                   ;
; E0_INITIAL                    ; 1                                ; Untyped                   ;
; E1_INITIAL                    ; 1                                ; Untyped                   ;
; E2_INITIAL                    ; 1                                ; Untyped                   ;
; E3_INITIAL                    ; 1                                ; Untyped                   ;
; L0_MODE                       ; BYPASS                           ; Untyped                   ;
; L1_MODE                       ; BYPASS                           ; Untyped                   ;
; G0_MODE                       ; BYPASS                           ; Untyped                   ;
; G1_MODE                       ; BYPASS                           ; Untyped                   ;
; G2_MODE                       ; BYPASS                           ; Untyped                   ;
; G3_MODE                       ; BYPASS                           ; Untyped                   ;
; E0_MODE                       ; BYPASS                           ; Untyped                   ;
; E1_MODE                       ; BYPASS                           ; Untyped                   ;
; E2_MODE                       ; BYPASS                           ; Untyped                   ;
; E3_MODE                       ; BYPASS                           ; Untyped                   ;
; L0_PH                         ; 0                                ; Untyped                   ;
; L1_PH                         ; 0                                ; Untyped                   ;
; G0_PH                         ; 0                                ; Untyped                   ;
; G1_PH                         ; 0                                ; Untyped                   ;
; G2_PH                         ; 0                                ; Untyped                   ;
; G3_PH                         ; 0                                ; Untyped                   ;
; E0_PH                         ; 0                                ; Untyped                   ;
; E1_PH                         ; 0                                ; Untyped                   ;
; E2_PH                         ; 0                                ; Untyped                   ;
; E3_PH                         ; 0                                ; Untyped                   ;
; M_PH                          ; 0                                ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped                   ;
; CLK0_COUNTER                  ; G0                               ; Untyped                   ;
; CLK1_COUNTER                  ; G0                               ; Untyped                   ;
; CLK2_COUNTER                  ; G0                               ; Untyped                   ;
; CLK3_COUNTER                  ; G0                               ; Untyped                   ;
; CLK4_COUNTER                  ; G0                               ; Untyped                   ;
; CLK5_COUNTER                  ; G0                               ; Untyped                   ;
; CLK6_COUNTER                  ; E0                               ; Untyped                   ;
; CLK7_COUNTER                  ; E1                               ; Untyped                   ;
; CLK8_COUNTER                  ; E2                               ; Untyped                   ;
; CLK9_COUNTER                  ; E3                               ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                                ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                                ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                                ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                                ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                                ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                                ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                                ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                                ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                                ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                                ; Untyped                   ;
; M_TIME_DELAY                  ; 0                                ; Untyped                   ;
; N_TIME_DELAY                  ; 0                                ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                               ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                               ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                                ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped                   ;
; VCO_POST_SCALE                ; 0                                ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                           ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                        ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                        ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                                ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                                ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                                ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                                ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                                ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                                ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                                ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                                ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                                ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                                ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                                ; Untyped                   ;
; CBXI_PARAMETER                ; ballplayer_pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                           ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_contrast_test:lcd_test_mode.lcd_test_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                   ;
; INIT           ; 01    ; Unsigned Binary                                                   ;
; FILL           ; 10    ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_write:lcd_write_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; CPOL           ; 0     ; Unsigned Binary                                                                            ;
; CPHA           ; 0     ; Unsigned Binary                                                                            ;
; DELAY_TIME     ; 100   ; Unsigned Binary                                                                            ;
; CNT_SCLK_MAX   ; 0100  ; Unsigned Binary                                                                            ;
; STATE0         ; 0001  ; Unsigned Binary                                                                            ;
; STATE1         ; 0010  ; Unsigned Binary                                                                            ;
; STATE2         ; 0100  ; Unsigned Binary                                                                            ;
; DONE           ; 1000  ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_init:lcd_init_inst ;
+----------------+-------------------------+------------------------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                                   ;
+----------------+-------------------------+------------------------------------------------------------------------+
; TIME100MS      ; 10011000100101101000000 ; Unsigned Binary                                                        ;
; TIME150MS      ; 11100100111000011100000 ; Unsigned Binary                                                        ;
; TIME120MS      ; 10110111000110110000000 ; Unsigned Binary                                                        ;
; TIMES4MAX      ; 100101100000001101      ; Unsigned Binary                                                        ;
; DATA_IDLE      ; 000000000               ; Unsigned Binary                                                        ;
+----------------+-------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                    ;
+-------------------------------+-------------------------------------------------+
; Name                          ; Value                                           ;
+-------------------------------+-------------------------------------------------+
; Number of entity instances    ; 1                                               ;
; Entity Instance               ; ballplayer_pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                          ;
;     -- PLL_TYPE               ; AUTO                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                               ;
+-------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ballplayer_pll:pll_inst"                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 29                          ;
; cycloneiii_ff         ; 136                         ;
;     CLR               ; 60                          ;
;     CLR SCLR          ; 30                          ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 42                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 329                         ;
;     arith             ; 89                          ;
;         2 data inputs ; 89                          ;
;     normal            ; 240                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 175                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 29 00:02:05 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ballplayer -c ballplayer
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file source/ballplayer_top.v
    Info (12023): Found entity 1: ballplayer_top File: D:/Quartus_Project/ballplayer/source/ballplayer_top.v Line: 8
Warning (10229): Verilog HDL Expression warning at ballplayer_top_test.v(67): truncated literal to match 25 bits File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 67
Warning (10229): Verilog HDL Expression warning at ballplayer_top_test.v(78): truncated literal to match 25 bits File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file source/ballplayer_top_test.v
    Info (12023): Found entity 1: ballplayer_top_test File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/lcd_contrast_test.v
    Info (12023): Found entity 1: lcd_contrast_test File: D:/Quartus_Project/ballplayer/source/lcd_contrast_test.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/ballplayer_pll.v
    Info (12023): Found entity 1: ballplayer_pll File: D:/Quartus_Project/ballplayer/source/ballplayer_pll.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file source/adc081s101_driver.v
    Info (12023): Found entity 1: adc081s101_driver File: D:/Quartus_Project/ballplayer/source/adc081s101_driver.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/rpr0521rs_driver_simple.v
    Info (12023): Found entity 1: rpr0521rs_driver File: D:/Quartus_Project/ballplayer/source/rpr0521rs_driver_simple.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/hand_control.v
    Info (12023): Found entity 1: hand_control File: D:/Quartus_Project/ballplayer/source/hand_control.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/adjuster.v
    Info (12023): Found entity 1: adjuster File: D:/Quartus_Project/ballplayer/source/adjuster.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/jumping.v
    Info (12023): Found entity 1: jumping File: D:/Quartus_Project/ballplayer/source/jumping.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/lcd.v
    Info (12023): Found entity 1: lcd File: D:/Quartus_Project/ballplayer/source/lcd.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/control.v
    Info (12023): Found entity 1: control File: D:/Quartus_Project/ballplayer/source/control.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/lcd_show_pic.v
    Info (12023): Found entity 1: lcd_show_pic File: D:/Quartus_Project/ballplayer/source/lcd_show_pic.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/draw_line.v
    Info (12023): Found entity 1: draw_line File: D:/Quartus_Project/ballplayer/source/draw_line.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/pic_ram.v
    Info (12023): Found entity 1: pic_ram File: D:/Quartus_Project/ballplayer/source/pic_ram.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file source/lcd_init.v
    Info (12023): Found entity 1: lcd_init File: D:/Quartus_Project/ballplayer/source/lcd_init.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file source/lcd_write.v
    Info (12023): Found entity 1: lcd_write File: D:/Quartus_Project/ballplayer/source/lcd_write.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file source/segment_display.v
    Info (12023): Found entity 1: segment_display File: D:/Quartus_Project/ballplayer/source/segment_display.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/frequency_divider.v
    Info (12023): Found entity 1: frequency_divider File: D:/Quartus_Project/ballplayer/source/frequency_divider.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/debounce.v
    Info (12023): Found entity 1: debounce File: D:/Quartus_Project/ballplayer/source/debounce.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/lcd_simple_test.v
    Info (12023): Found entity 1: lcd_simple_test File: D:/Quartus_Project/ballplayer/source/lcd_simple_test.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/lcd_simple_fill.v
    Info (12023): Found entity 1: lcd_simple_fill File: D:/Quartus_Project/ballplayer/source/lcd_simple_fill.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/lcd_debug_test.v
    Info (12023): Found entity 1: lcd_debug_test File: D:/Quartus_Project/ballplayer/source/lcd_debug_test.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file source/lcd_full_init_test.v
    Info (12023): Found entity 1: lcd_full_init_test File: D:/Quartus_Project/ballplayer/source/lcd_full_init_test.v Line: 8
Warning (10222): Verilog HDL Parameter Declaration warning at lcd_init.v(42): Parameter Declaration in module "lcd_init" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Quartus_Project/ballplayer/source/lcd_init.v Line: 42
Warning (10222): Verilog HDL Parameter Declaration warning at lcd_init.v(51): Parameter Declaration in module "lcd_init" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Quartus_Project/ballplayer/source/lcd_init.v Line: 51
Warning (10037): Verilog HDL or VHDL warning at ballplayer_top_test.v(82): conditional expression evaluates to a constant File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 82
Info (12127): Elaborating entity "ballplayer_top_test" for the top level hierarchy
Info (12128): Elaborating entity "ballplayer_pll" for hierarchy "ballplayer_pll:pll_inst" File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 49
Info (12128): Elaborating entity "altpll" for hierarchy "ballplayer_pll:pll_inst|altpll:altpll_component" File: D:/Quartus_Project/ballplayer/source/ballplayer_pll.v Line: 69
Info (12130): Elaborated megafunction instantiation "ballplayer_pll:pll_inst|altpll:altpll_component" File: D:/Quartus_Project/ballplayer/source/ballplayer_pll.v Line: 69
Info (12133): Instantiated megafunction "ballplayer_pll:pll_inst|altpll:altpll_component" with the following parameter: File: D:/Quartus_Project/ballplayer/source/ballplayer_pll.v Line: 69
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "6"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ballplayer_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ballplayer_pll_altpll.v
    Info (12023): Found entity 1: ballplayer_pll_altpll File: D:/Quartus_Project/ballplayer/db/ballplayer_pll_altpll.v Line: 29
Info (12128): Elaborating entity "ballplayer_pll_altpll" for hierarchy "ballplayer_pll:pll_inst|altpll:altpll_component|ballplayer_pll_altpll:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "lcd_contrast_test" for hierarchy "lcd_contrast_test:lcd_test_mode.lcd_test_inst" File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 94
Info (12128): Elaborating entity "lcd_write" for hierarchy "lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_write:lcd_write_inst" File: D:/Quartus_Project/ballplayer/source/lcd_contrast_test.v Line: 52
Info (12128): Elaborating entity "lcd_init" for hierarchy "lcd_contrast_test:lcd_test_mode.lcd_test_inst|lcd_init:lcd_init_inst" File: D:/Quartus_Project/ballplayer/source/lcd_contrast_test.v Line: 63
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_blk" is stuck at VCC File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 15
    Warning (13410): Pin "led[2]" is stuck at GND File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 22
    Warning (13410): Pin "led[5]" is stuck at GND File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 22
    Warning (13410): Pin "led[6]" is stuck at GND File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 22
    Warning (13410): Pin "beeper" is stuck at GND File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 30
    Warning (13410): Pin "seg_led_1[0]" is stuck at GND File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 31
    Warning (13410): Pin "seg_led_1[1]" is stuck at GND File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 31
    Warning (13410): Pin "seg_led_2[0]" is stuck at GND File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 32
    Warning (13410): Pin "seg_led_2[1]" is stuck at GND File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 32
    Warning (13410): Pin "adc_cs" is stuck at VCC File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 33
    Warning (13410): Pin "adc_clk" is stuck at GND File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 34
    Warning (13410): Pin "i2c_scl" is stuck at VCC File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 38
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "ballplayer_pll:pll_inst|altpll:altpll_component|ballplayer_pll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: D:/Quartus_Project/ballplayer/db/ballplayer_pll_altpll.v Line: 45
Warning (15899): PLL "ballplayer_pll:pll_inst|altpll:altpll_component|ballplayer_pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: D:/Quartus_Project/ballplayer/db/ballplayer_pll_altpll.v Line: 45
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key_down" File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 26
    Warning (15610): No output dependent on input pin "ball_release_button" File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 27
    Warning (15610): No output dependent on input pin "adc_dat" File: D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v Line: 35
Info (21057): Implemented 357 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 22 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 327 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4777 megabytes
    Info: Processing ended: Thu May 29 00:02:15 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:17


