$date
	Sat Jan 08 02:39:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xnor_tb $end
$var wire 1 ! O $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var reg 1 ! O $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#20
0!
1#
#40
0#
1"
#60
1!
1#
#80
