onerror {resume}
quietly virtual function -install /pipelined_cpu_testbench/dut -env /pipelined_cpu_testbench/dut { &{/pipelined_cpu_testbench/dut/inst1[20], /pipelined_cpu_testbench/dut/inst1[19], /pipelined_cpu_testbench/dut/inst1[18], /pipelined_cpu_testbench/dut/inst1[17], /pipelined_cpu_testbench/dut/inst1[16] }} rm_reg
quietly virtual function -install /pipelined_cpu_testbench/dut -env /pipelined_cpu_testbench/dut { &{/pipelined_cpu_testbench/dut/inst1[9], /pipelined_cpu_testbench/dut/inst1[8], /pipelined_cpu_testbench/dut/inst1[7], /pipelined_cpu_testbench/dut/inst1[6], /pipelined_cpu_testbench/dut/inst1[5] }} rn_reg
quietly virtual function -install /pipelined_cpu_testbench/dut/mem -env /pipelined_cpu_testbench/#INITIAL#152 { &{/pipelined_cpu_testbench/dut/mem/mem[15], /pipelined_cpu_testbench/dut/mem/mem[14], /pipelined_cpu_testbench/dut/mem/mem[13], /pipelined_cpu_testbench/dut/mem/mem[12], /pipelined_cpu_testbench/dut/mem/mem[11], /pipelined_cpu_testbench/dut/mem/mem[10], /pipelined_cpu_testbench/dut/mem/mem[9], /pipelined_cpu_testbench/dut/mem/mem[8], /pipelined_cpu_testbench/dut/mem/mem[7], /pipelined_cpu_testbench/dut/mem/mem[6], /pipelined_cpu_testbench/dut/mem/mem[5], /pipelined_cpu_testbench/dut/mem/mem[4], /pipelined_cpu_testbench/dut/mem/mem[3], /pipelined_cpu_testbench/dut/mem/mem[2], /pipelined_cpu_testbench/dut/mem/mem[1], /pipelined_cpu_testbench/dut/mem/mem[0] }} MEMPART
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix decimal -childformat {{{/pipelined_cpu_testbench/dut/register/reg_out[31]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[30]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[29]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[28]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[27]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[26]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[25]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[24]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[23]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[22]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[21]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[20]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[19]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[18]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[17]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[16]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[15]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[14]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[13]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[12]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[11]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[10]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[9]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[8]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[7]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[6]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[5]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[4]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[3]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[2]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[1]} -radix decimal} {{/pipelined_cpu_testbench/dut/register/reg_out[0]} -radix decimal}} -subitemconfig {{/pipelined_cpu_testbench/dut/register/reg_out[31]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[30]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[29]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[28]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[27]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[26]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[25]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[24]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[23]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[22]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[21]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[20]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[19]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[18]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[17]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[16]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[15]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[14]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[13]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[12]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[11]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[10]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[9]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[8]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[7]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[6]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[5]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[4]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[3]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[2]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[1]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/register/reg_out[0]} {-height 15 -radix decimal}} /pipelined_cpu_testbench/dut/register/reg_out
add wave -noupdate /pipelined_cpu_testbench/dut/mem/MEMPART
add wave -noupdate -childformat {{{/pipelined_cpu_testbench/dut/mem/mem[15]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[14]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[13]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[12]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[11]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[10]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[9]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[8]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[7]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[6]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[5]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[4]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[3]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[2]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[1]} -radix hexadecimal} {{/pipelined_cpu_testbench/dut/mem/mem[0]} -radix hexadecimal}} -subitemconfig {{/pipelined_cpu_testbench/dut/mem/mem[15]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[14]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[13]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[12]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[11]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[10]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[9]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[8]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[7]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[6]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[5]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[4]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[3]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[2]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[1]} {-height 15 -radix hexadecimal} {/pipelined_cpu_testbench/dut/mem/mem[0]} {-height 15 -radix hexadecimal}} /pipelined_cpu_testbench/dut/mem/mem
add wave -noupdate -radix decimal /pipelined_cpu_testbench/dut/aluOut
add wave -noupdate /pipelined_cpu_testbench/dut/aluOut1
add wave -noupdate -radix decimal -childformat {{{/pipelined_cpu_testbench/dut/da[63]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[62]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[61]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[60]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[59]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[58]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[57]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[56]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[55]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[54]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[53]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[52]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[51]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[50]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[49]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[48]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[47]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[46]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[45]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[44]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[43]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[42]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[41]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[40]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[39]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[38]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[37]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[36]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[35]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[34]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[33]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[32]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[31]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[30]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[29]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[28]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[27]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[26]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[25]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[24]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[23]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[22]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[21]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[20]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[19]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[18]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[17]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[16]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[15]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[14]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[13]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[12]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[11]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[10]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[9]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[8]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[7]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[6]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[5]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[4]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[3]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[2]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[1]} -radix decimal} {{/pipelined_cpu_testbench/dut/da[0]} -radix decimal}} -subitemconfig {{/pipelined_cpu_testbench/dut/da[63]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[62]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[61]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[60]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[59]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[58]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[57]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[56]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[55]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[54]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[53]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[52]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[51]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[50]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[49]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[48]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[47]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[46]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[45]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[44]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[43]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[42]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[41]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[40]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[39]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[38]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[37]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[36]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[35]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[34]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[33]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[32]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[31]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[30]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[29]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[28]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[27]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[26]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[25]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[24]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[23]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[22]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[21]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[20]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[19]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[18]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[17]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[16]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[15]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[14]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[13]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[12]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[11]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[10]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[9]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[8]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[7]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[6]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[5]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[4]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[3]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[2]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[1]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/da[0]} {-height 15 -radix decimal}} /pipelined_cpu_testbench/dut/da
add wave -noupdate /pipelined_cpu_testbench/dut/da_temp
add wave -noupdate -radix decimal /pipelined_cpu_testbench/dut/db
add wave -noupdate -radix decimal /pipelined_cpu_testbench/dut/dbTemp
add wave -noupdate -radix decimal /pipelined_cpu_testbench/dut/dbTemp1
add wave -noupdate /pipelined_cpu_testbench/dut/rd3
add wave -noupdate -radix decimal /pipelined_cpu_testbench/dut/m2r_out1
add wave -noupdate /pipelined_cpu_testbench/dut/mem_dout
add wave -noupdate /pipelined_cpu_testbench/dut/clk
add wave -noupdate /pipelined_cpu_testbench/dut/reset
add wave -noupdate /pipelined_cpu_testbench/dut/inst
add wave -noupdate /pipelined_cpu_testbench/dut/rm_reg
add wave -noupdate /pipelined_cpu_testbench/dut/rn_reg
add wave -noupdate /pipelined_cpu_testbench/dut/inst1
add wave -noupdate /pipelined_cpu_testbench/dut/se_imm12
add wave -noupdate /pipelined_cpu_testbench/dut/da1
add wave -noupdate /pipelined_cpu_testbench/dut/db1
add wave -noupdate /pipelined_cpu_testbench/dut/alusrcTemp
add wave -noupdate /pipelined_cpu_testbench/dut/aluop2
add wave -noupdate -radix decimal /pipelined_cpu_testbench/dut/rd_out
add wave -noupdate /pipelined_cpu_testbench/dut/mov2
add wave -noupdate /pipelined_cpu_testbench/dut/da_mux
add wave -noupdate /pipelined_cpu_testbench/dut/m2r_out
add wave -noupdate /pipelined_cpu_testbench/dut/overflowNew2
add wave -noupdate /pipelined_cpu_testbench/dut/negativeNew2
add wave -noupdate /pipelined_cpu_testbench/dut/zero_aluNew2
add wave -noupdate /pipelined_cpu_testbench/dut/carry_outNew2
add wave -noupdate /pipelined_cpu_testbench/dut/negative
add wave -noupdate /pipelined_cpu_testbench/dut/negative_forward
add wave -noupdate /pipelined_cpu_testbench/dut/negativeNew
add wave -noupdate /pipelined_cpu_testbench/dut/negativeNew1
add wave -noupdate /pipelined_cpu_testbench/dut/negativeNew2
add wave -noupdate /pipelined_cpu_testbench/dut/overflow
add wave -noupdate /pipelined_cpu_testbench/dut/overflow_forward
add wave -noupdate /pipelined_cpu_testbench/dut/overflowNew
add wave -noupdate /pipelined_cpu_testbench/dut/overflowNew1
add wave -noupdate /pipelined_cpu_testbench/dut/overflowNew2
add wave -noupdate /pipelined_cpu_testbench/dut/flag2
add wave -noupdate /pipelined_cpu_testbench/dut/flag_mux
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {27878139 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 138
configure wave -valuecolwidth 396
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {18078424 ps} {30991590 ps}
