Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 22:38:28 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU/post_place_timing_summary.rpt
| Design       : LU
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 543 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 257 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -42.808    -5830.657                    608                 6853        0.081        0.000                      0                 6853        3.950        0.000                       0                  3805  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -42.808    -5830.657                    608                 6853        0.081        0.000                      0                 6853        3.950        0.000                       0                  3805  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          608  Failing Endpoints,  Worst Slack      -42.808ns,  Total Violation    -5830.657ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -42.808ns  (required time - arrival time)
  Source:                 rec/d_man_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multOperand_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        52.801ns  (logic 24.804ns (46.976%)  route 27.997ns (53.024%))
  Logic Levels:           152  (CARRY4=102 LUT2=1 LUT3=1 LUT4=9 LUT5=14 LUT6=25)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3804, unset)         0.704     0.704    rec/clk
    SLICE_X64Y102        FDRE                                         r  rec/d_man_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.341     1.045 f  rec/d_man_reg[1]/Q
                         net (fo=70, estimated)       0.502     1.547    rec/d_man[1]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.097     1.644 r  rec/multOperand[1]_i_79/O
                         net (fo=1, routed)           0.000     1.644    rec/multOperand[1]_i_79_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.039 r  rec/multOperand_reg[1]_i_34/CO[3]
                         net (fo=1, estimated)        0.000     2.039    rec/multOperand_reg[1]_i_34_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.128 r  rec/multOperand_reg[1]_i_12/CO[3]
                         net (fo=1, estimated)        0.000     2.128    rec/multOperand_reg[1]_i_12_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.217 r  rec/multOperand_reg[1]_i_3/CO[3]
                         net (fo=212, estimated)      0.618     2.835    rec/div_man[23]
    SLICE_X62Y103        LUT4 (Prop_lut4_I0_O)        0.097     2.932 r  rec/multOperand[30]_i_242/O
                         net (fo=1, routed)           0.000     2.932    rec/multOperand[30]_i_242_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.311 r  rec/multOperand_reg[30]_i_155/CO[3]
                         net (fo=1, estimated)        0.000     3.311    rec/multOperand_reg[30]_i_155_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.403 r  rec/multOperand_reg[30]_i_84/CO[3]
                         net (fo=1, estimated)        0.000     3.403    rec/multOperand_reg[30]_i_84_n_0
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.495 r  rec/multOperand_reg[30]_i_36/CO[3]
                         net (fo=1, estimated)        0.000     3.495    rec/multOperand_reg[30]_i_36_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     3.679 r  rec/multOperand_reg[30]_i_12/CO[0]
                         net (fo=154, estimated)      0.595     4.274    rec/div_man[22]
    SLICE_X60Y104        LUT4 (Prop_lut4_I1_O)        0.262     4.536 r  rec/multOperand[30]_i_184/O
                         net (fo=7, estimated)        0.333     4.869    rec/divide/numer21[29]
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.097     4.966 r  rec/multOperand[30]_i_146/O
                         net (fo=1, estimated)        0.433     5.399    rec/multOperand[30]_i_146_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411     5.810 r  rec/multOperand_reg[30]_i_75/CO[3]
                         net (fo=1, estimated)        0.000     5.810    rec/multOperand_reg[30]_i_75_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.902 r  rec/multOperand_reg[30]_i_33/CO[3]
                         net (fo=1, estimated)        0.000     5.902    rec/multOperand_reg[30]_i_33_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.086 r  rec/multOperand_reg[30]_i_11/CO[0]
                         net (fo=130, estimated)      0.538     6.624    rec/div_man[21]
    SLICE_X67Y102        LUT6 (Prop_lut6_I1_O)        0.262     6.886 r  rec/multOperand[30]_i_182/O
                         net (fo=10, estimated)       0.269     7.155    rec/divide/numer20[28]
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.097     7.252 r  rec/multOperand[30]_i_107/O
                         net (fo=1, estimated)        0.229     7.481    rec/multOperand[30]_i_107_n_0
    SLICE_X67Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     7.873 r  rec/multOperand_reg[30]_i_60/CO[3]
                         net (fo=1, estimated)        0.000     7.873    rec/multOperand_reg[30]_i_60_n_0
    SLICE_X67Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.962 r  rec/multOperand_reg[30]_i_25/CO[3]
                         net (fo=1, estimated)        0.000     7.962    rec/multOperand_reg[30]_i_25_n_0
    SLICE_X67Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     8.082 r  rec/multOperand_reg[30]_i_8/CO[1]
                         net (fo=174, estimated)      0.606     8.688    rec/res[14]
    SLICE_X61Y105        LUT5 (Prop_lut5_I1_O)        0.249     8.937 r  rec/multOperand[24]_i_65/O
                         net (fo=2, estimated)        0.201     9.138    rec/divide/numer19[39]
    SLICE_X61Y104        LUT6 (Prop_lut6_I0_O)        0.097     9.235 r  rec/multOperand[24]_i_44/O
                         net (fo=1, estimated)        0.625     9.860    rec/multOperand[24]_i_44_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    10.155 r  rec/multOperand_reg[24]_i_20/CO[3]
                         net (fo=1, estimated)        0.000    10.155    rec/multOperand_reg[24]_i_20_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.275 r  rec/multOperand_reg[24]_i_8/CO[1]
                         net (fo=158, estimated)      0.417    10.692    rec/res[13]
    SLICE_X66Y116        LUT5 (Prop_lut5_I1_O)        0.249    10.941 r  rec/multOperand[24]_i_153/O
                         net (fo=9, estimated)        0.508    11.449    rec/divide/numer18[24]
    SLICE_X64Y107        LUT6 (Prop_lut6_I0_O)        0.097    11.546 r  rec/multOperand[24]_i_101/O
                         net (fo=1, estimated)        0.326    11.872    rec/multOperand[24]_i_101_n_0
    SLICE_X64Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    12.157 r  rec/multOperand_reg[24]_i_53/CO[3]
                         net (fo=1, estimated)        0.000    12.157    rec/multOperand_reg[24]_i_53_n_0
    SLICE_X64Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.246 r  rec/multOperand_reg[24]_i_26/CO[3]
                         net (fo=1, estimated)        0.000    12.246    rec/multOperand_reg[24]_i_26_n_0
    SLICE_X64Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.335 r  rec/multOperand_reg[24]_i_13/CO[3]
                         net (fo=1, estimated)        0.000    12.335    rec/multOperand_reg[24]_i_13_n_0
    SLICE_X64Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.508 r  rec/multOperand_reg[24]_i_7/CO[2]
                         net (fo=181, estimated)      0.446    12.954    rec/res[12]
    SLICE_X64Y114        LUT5 (Prop_lut5_I1_O)        0.237    13.191 r  rec/multOperand[23]_i_642/O
                         net (fo=9, estimated)        0.527    13.718    rec/divide/p_1_in[6]
    SLICE_X59Y106        LUT6 (Prop_lut6_I0_O)        0.097    13.815 r  rec/multOperand[23]_i_490/O
                         net (fo=1, estimated)        0.331    14.146    rec/multOperand[23]_i_490_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    14.431 r  rec/multOperand_reg[23]_i_295/CO[3]
                         net (fo=1, estimated)        0.000    14.431    rec/multOperand_reg[23]_i_295_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.520 r  rec/multOperand_reg[23]_i_127/CO[3]
                         net (fo=1, estimated)        0.000    14.520    rec/multOperand_reg[23]_i_127_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.609 r  rec/multOperand_reg[23]_i_45/CO[3]
                         net (fo=1, estimated)        0.000    14.609    rec/multOperand_reg[23]_i_45_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    14.782 r  rec/multOperand_reg[23]_i_11/CO[2]
                         net (fo=175, estimated)      0.564    15.346    rec/div_man[17]
    SLICE_X57Y103        LUT4 (Prop_lut4_I1_O)        0.237    15.583 r  rec/multOperand[23]_i_635/O
                         net (fo=7, estimated)        0.133    15.716    rec/divide/numer16[18]
    SLICE_X57Y103        LUT6 (Prop_lut6_I0_O)        0.097    15.813 r  rec/multOperand[23]_i_516/O
                         net (fo=1, estimated)        0.467    16.280    rec/multOperand[23]_i_516_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    16.654 r  rec/multOperand_reg[23]_i_323/CO[3]
                         net (fo=1, estimated)        0.000    16.654    rec/multOperand_reg[23]_i_323_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.743 r  rec/multOperand_reg[23]_i_142/CO[3]
                         net (fo=1, estimated)        0.000    16.743    rec/multOperand_reg[23]_i_142_n_0
    SLICE_X59Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.832 r  rec/multOperand_reg[23]_i_52/CO[3]
                         net (fo=1, estimated)        0.000    16.832    rec/multOperand_reg[23]_i_52_n_0
    SLICE_X59Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.921 r  rec/multOperand_reg[23]_i_12/CO[3]
                         net (fo=197, estimated)      0.579    17.500    rec/div_man[16]
    SLICE_X59Y117        LUT5 (Prop_lut5_I1_O)        0.097    17.597 r  rec/multOperand[23]_i_265/O
                         net (fo=8, estimated)        0.237    17.834    rec/divide/numer15[31]
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.097    17.931 r  rec/multOperand[23]_i_110/O
                         net (fo=1, estimated)        0.430    18.361    rec/multOperand[23]_i_110_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    18.753 r  rec/multOperand_reg[23]_i_36/CO[3]
                         net (fo=1, estimated)        0.000    18.753    rec/multOperand_reg[23]_i_36_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.842 r  rec/multOperand_reg[23]_i_10/CO[3]
                         net (fo=188, estimated)      0.465    19.307    rec/div_man[15]
    SLICE_X57Y106        LUT5 (Prop_lut5_I1_O)        0.097    19.404 r  rec/multOperand[22]_i_183/O
                         net (fo=9, estimated)        0.365    19.769    rec/divide/numer14[26]
    SLICE_X56Y106        LUT6 (Prop_lut6_I0_O)        0.097    19.866 r  rec/multOperand[22]_i_115/O
                         net (fo=1, estimated)        0.423    20.289    rec/multOperand[22]_i_115_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    20.584 r  rec/multOperand_reg[22]_i_60/CO[3]
                         net (fo=1, estimated)        0.000    20.584    rec/multOperand_reg[22]_i_60_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.673 r  rec/multOperand_reg[22]_i_30/CO[3]
                         net (fo=1, estimated)        0.000    20.673    rec/multOperand_reg[22]_i_30_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.762 r  rec/multOperand_reg[22]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    20.762    rec/multOperand_reg[22]_i_14_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    20.949 r  rec/multOperand_reg[22]_i_9/CO[0]
                         net (fo=207, estimated)      0.553    21.502    rec/res[11]
    SLICE_X56Y105        LUT4 (Prop_lut4_I1_O)        0.279    21.781 r  rec/multOperand[15]_i_107/O
                         net (fo=4, estimated)        0.230    22.011    rec/divide/numer13[15]
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.097    22.108 r  rec/multOperand[15]_i_79/O
                         net (fo=1, estimated)        0.328    22.436    rec/multOperand[15]_i_79_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    22.822 r  rec/multOperand_reg[15]_i_47/CO[3]
                         net (fo=1, estimated)        0.000    22.822    rec/multOperand_reg[15]_i_47_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.914 r  rec/multOperand_reg[15]_i_25/CO[3]
                         net (fo=1, estimated)        0.000    22.914    rec/multOperand_reg[15]_i_25_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.006 r  rec/multOperand_reg[15]_i_13/CO[3]
                         net (fo=1, estimated)        0.000    23.006    rec/multOperand_reg[15]_i_13_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.098 r  rec/multOperand_reg[15]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    23.098    rec/multOperand_reg[15]_i_10_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    23.282 r  rec/multOperand_reg[15]_i_8/CO[0]
                         net (fo=204, estimated)      0.459    23.741    rec/res[10]
    SLICE_X59Y115        LUT5 (Prop_lut5_I1_O)        0.262    24.003 r  rec/multOperand[13]_i_173/O
                         net (fo=9, estimated)        0.364    24.367    rec/divide/numer12[22]
    SLICE_X56Y116        LUT6 (Prop_lut6_I0_O)        0.097    24.464 r  rec/multOperand[13]_i_152/O
                         net (fo=1, estimated)        0.334    24.798    rec/multOperand[13]_i_152_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    25.184 r  rec/multOperand_reg[13]_i_81/CO[3]
                         net (fo=1, estimated)        0.000    25.184    rec/multOperand_reg[13]_i_81_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    25.276 r  rec/multOperand_reg[13]_i_37/CO[3]
                         net (fo=1, estimated)        0.000    25.276    rec/multOperand_reg[13]_i_37_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    25.368 r  rec/multOperand_reg[13]_i_16/CO[3]
                         net (fo=1, estimated)        0.000    25.368    rec/multOperand_reg[13]_i_16_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    25.487 r  rec/multOperand_reg[13]_i_8/CO[1]
                         net (fo=215, estimated)      0.662    26.149    rec/res[9]
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.251    26.400 r  rec/multOperand[13]_i_217/O
                         net (fo=7, estimated)        0.228    26.628    rec/divide/numer11[13]
    SLICE_X51Y113        LUT6 (Prop_lut6_I0_O)        0.097    26.725 r  rec/multOperand[13]_i_162/O
                         net (fo=1, estimated)        0.321    27.046    rec/multOperand[13]_i_162_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    27.420 r  rec/multOperand_reg[13]_i_100/CO[3]
                         net (fo=1, estimated)        0.000    27.420    rec/multOperand_reg[13]_i_100_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    27.509 r  rec/multOperand_reg[13]_i_49/CO[3]
                         net (fo=1, estimated)        0.000    27.509    rec/multOperand_reg[13]_i_49_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    27.598 r  rec/multOperand_reg[13]_i_22/CO[3]
                         net (fo=1, estimated)        0.000    27.598    rec/multOperand_reg[13]_i_22_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    27.687 r  rec/multOperand_reg[13]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    27.687    rec/multOperand_reg[13]_i_11_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    27.807 r  rec/multOperand_reg[13]_i_7/CO[1]
                         net (fo=210, estimated)      0.605    28.412    rec/res[8]
    SLICE_X50Y112        LUT5 (Prop_lut5_I1_O)        0.249    28.661 r  rec/multOperand[10]_i_163/O
                         net (fo=6, estimated)        0.143    28.804    rec/divide/numer10[20]
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.097    28.901 r  rec/multOperand[10]_i_146/O
                         net (fo=1, estimated)        0.432    29.333    rec/multOperand[10]_i_146_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    29.707 r  rec/multOperand_reg[10]_i_75/CO[3]
                         net (fo=1, estimated)        0.000    29.707    rec/multOperand_reg[10]_i_75_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.796 r  rec/multOperand_reg[10]_i_38/CO[3]
                         net (fo=1, estimated)        0.000    29.796    rec/multOperand_reg[10]_i_38_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.885 r  rec/multOperand_reg[10]_i_16/CO[3]
                         net (fo=1, estimated)        0.000    29.885    rec/multOperand_reg[10]_i_16_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    30.058 r  rec/multOperand_reg[10]_i_8/CO[2]
                         net (fo=222, estimated)      0.607    30.665    rec/res[7]
    SLICE_X54Y121        LUT5 (Prop_lut5_I1_O)        0.237    30.902 r  rec/multOperand[23]_i_544/O
                         net (fo=9, estimated)        0.152    31.054    rec/divide/numer9[21]
    SLICE_X54Y121        LUT6 (Prop_lut6_I0_O)        0.097    31.151 r  rec/multOperand[10]_i_100/O
                         net (fo=1, estimated)        0.571    31.722    rec/multOperand[10]_i_100_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    32.017 r  rec/multOperand_reg[10]_i_50/CO[3]
                         net (fo=1, estimated)        0.000    32.017    rec/multOperand_reg[10]_i_50_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.106 r  rec/multOperand_reg[10]_i_23/CO[3]
                         net (fo=1, estimated)        0.000    32.106    rec/multOperand_reg[10]_i_23_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.195 r  rec/multOperand_reg[10]_i_9/CO[3]
                         net (fo=1, estimated)        0.000    32.195    rec/multOperand_reg[10]_i_9_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    32.368 r  rec/multOperand_reg[10]_i_7/CO[2]
                         net (fo=212, estimated)      0.579    32.947    rec/res[6]
    SLICE_X48Y112        LUT4 (Prop_lut4_I1_O)        0.237    33.184 r  rec/multOperand[23]_i_682/O
                         net (fo=7, estimated)        0.232    33.416    rec/divide/numer8[10]
    SLICE_X48Y113        LUT6 (Prop_lut6_I0_O)        0.097    33.513 r  rec/multOperand[23]_i_534/O
                         net (fo=1, estimated)        0.241    33.754    rec/multOperand[23]_i_534_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    34.128 r  rec/multOperand_reg[23]_i_342/CO[3]
                         net (fo=1, estimated)        0.000    34.128    rec/multOperand_reg[23]_i_342_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.217 r  rec/multOperand_reg[23]_i_154/CO[3]
                         net (fo=1, estimated)        0.000    34.217    rec/multOperand_reg[23]_i_154_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.306 r  rec/multOperand_reg[23]_i_62/CO[3]
                         net (fo=1, estimated)        0.000    34.306    rec/multOperand_reg[23]_i_62_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.395 r  rec/multOperand_reg[23]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    34.395    rec/multOperand_reg[23]_i_14_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.484 r  rec/multOperand_reg[23]_i_6/CO[3]
                         net (fo=236, estimated)      0.489    34.973    rec/div_man[8]
    SLICE_X46Y110        LUT5 (Prop_lut5_I1_O)        0.097    35.070 r  rec/multOperand[23]_i_698/O
                         net (fo=10, estimated)       0.242    35.312    rec/divide/numer7[13]
    SLICE_X46Y109        LUT6 (Prop_lut6_I0_O)        0.097    35.409 r  rec/multOperand[23]_i_565/O
                         net (fo=1, estimated)        0.409    35.818    rec/multOperand[23]_i_565_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    36.103 r  rec/multOperand_reg[23]_i_387/CO[3]
                         net (fo=1, estimated)        0.000    36.103    rec/multOperand_reg[23]_i_387_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.192 r  rec/multOperand_reg[23]_i_190/CO[3]
                         net (fo=1, estimated)        0.000    36.192    rec/multOperand_reg[23]_i_190_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.281 r  rec/multOperand_reg[23]_i_81/CO[3]
                         net (fo=1, estimated)        0.000    36.281    rec/multOperand_reg[23]_i_81_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.370 r  rec/multOperand_reg[23]_i_23/CO[3]
                         net (fo=1, estimated)        0.000    36.370    rec/multOperand_reg[23]_i_23_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.459 r  rec/multOperand_reg[23]_i_7/CO[3]
                         net (fo=222, estimated)      0.506    36.965    rec/div_man[7]
    SLICE_X42Y107        LUT4 (Prop_lut4_I1_O)        0.097    37.062 r  rec/multOperand[23]_i_778/O
                         net (fo=7, estimated)        0.329    37.391    rec/divide/numer6[8]
    SLICE_X41Y107        LUT6 (Prop_lut6_I0_O)        0.097    37.488 r  rec/multOperand[23]_i_716/O
                         net (fo=1, estimated)        0.217    37.705    rec/multOperand[23]_i_716_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    38.079 r  rec/multOperand_reg[23]_i_598/CO[3]
                         net (fo=1, estimated)        0.000    38.079    rec/multOperand_reg[23]_i_598_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.168 r  rec/multOperand_reg[23]_i_421/CO[3]
                         net (fo=1, estimated)        0.000    38.168    rec/multOperand_reg[23]_i_421_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.257 r  rec/multOperand_reg[23]_i_226/CO[3]
                         net (fo=1, estimated)        0.000    38.257    rec/multOperand_reg[23]_i_226_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.346 r  rec/multOperand_reg[23]_i_96/CO[3]
                         net (fo=1, estimated)        0.000    38.346    rec/multOperand_reg[23]_i_96_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.435 r  rec/multOperand_reg[23]_i_32/CO[3]
                         net (fo=1, estimated)        0.000    38.435    rec/multOperand_reg[23]_i_32_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    38.622 r  rec/multOperand_reg[23]_i_8/CO[0]
                         net (fo=249, estimated)      0.543    39.165    rec/res[5]
    SLICE_X42Y108        LUT5 (Prop_lut5_I1_O)        0.279    39.444 r  rec/multOperand[22]_i_214/O
                         net (fo=10, estimated)       0.246    39.690    rec/divide/numer5[13]
    SLICE_X40Y107        LUT6 (Prop_lut6_I0_O)        0.097    39.787 r  rec/multOperand[22]_i_148/O
                         net (fo=1, estimated)        0.332    40.119    rec/multOperand[22]_i_148_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    40.530 r  rec/multOperand_reg[22]_i_81/CO[3]
                         net (fo=1, estimated)        0.000    40.530    rec/multOperand_reg[22]_i_81_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    40.622 r  rec/multOperand_reg[22]_i_40/CO[3]
                         net (fo=1, estimated)        0.000    40.622    rec/multOperand_reg[22]_i_40_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    40.714 r  rec/multOperand_reg[22]_i_18/CO[3]
                         net (fo=1, estimated)        0.000    40.714    rec/multOperand_reg[22]_i_18_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    40.806 r  rec/multOperand_reg[22]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    40.806    rec/multOperand_reg[22]_i_11_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    40.990 r  rec/multOperand_reg[22]_i_7/CO[0]
                         net (fo=230, estimated)      0.513    41.503    rec/res[4]
    SLICE_X36Y108        LUT5 (Prop_lut5_I1_O)        0.262    41.765 r  rec/multOperand[6]_i_110/O
                         net (fo=5, estimated)        0.226    41.991    rec/divide/numer4[14]
    SLICE_X37Y109        LUT6 (Prop_lut6_I0_O)        0.097    42.088 r  rec/multOperand[6]_i_74/O
                         net (fo=1, estimated)        0.312    42.400    rec/multOperand[6]_i_74_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    42.786 r  rec/multOperand_reg[6]_i_40/CO[3]
                         net (fo=1, estimated)        0.000    42.786    rec/multOperand_reg[6]_i_40_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.878 r  rec/multOperand_reg[6]_i_23/CO[3]
                         net (fo=1, estimated)        0.000    42.878    rec/multOperand_reg[6]_i_23_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.970 r  rec/multOperand_reg[6]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    42.970    rec/multOperand_reg[6]_i_11_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.062 r  rec/multOperand_reg[6]_i_6/CO[3]
                         net (fo=1, estimated)        0.000    43.062    rec/multOperand_reg[6]_i_6_n_0
    SLICE_X36Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    43.181 r  rec/multOperand_reg[6]_i_5/CO[1]
                         net (fo=259, estimated)      0.434    43.615    rec/res[3]
    SLICE_X41Y114        LUT5 (Prop_lut5_I1_O)        0.251    43.866 r  rec/multOperand[5]_i_143/O
                         net (fo=9, estimated)        0.483    44.349    rec/divide/numer3[23]
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.097    44.446 r  rec/multOperand[5]_i_83/O
                         net (fo=1, estimated)        0.328    44.774    rec/multOperand[5]_i_83_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    45.072 r  rec/multOperand_reg[5]_i_41/CO[3]
                         net (fo=1, estimated)        0.000    45.072    rec/multOperand_reg[5]_i_41_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    45.164 r  rec/multOperand_reg[5]_i_18/CO[3]
                         net (fo=1, estimated)        0.000    45.164    rec/multOperand_reg[5]_i_18_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    45.256 r  rec/multOperand_reg[5]_i_6/CO[3]
                         net (fo=1, estimated)        0.000    45.256    rec/multOperand_reg[5]_i_6_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    45.375 r  rec/multOperand_reg[5]_i_4/CO[1]
                         net (fo=223, estimated)      0.572    45.947    rec/res[2]
    SLICE_X33Y112        LUT5 (Prop_lut5_I1_O)        0.251    46.198 r  rec/multOperand[1]_i_206/O
                         net (fo=8, estimated)        0.240    46.438    rec/divide/numer2[12]
    SLICE_X35Y112        LUT6 (Prop_lut6_I0_O)        0.097    46.535 r  rec/multOperand[5]_i_166/O
                         net (fo=1, estimated)        0.382    46.917    rec/multOperand[5]_i_166_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    47.303 r  rec/multOperand_reg[5]_i_113/CO[3]
                         net (fo=1, estimated)        0.000    47.303    rec/multOperand_reg[5]_i_113_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.395 r  rec/multOperand_reg[5]_i_65/CO[3]
                         net (fo=1, estimated)        0.000    47.395    rec/multOperand_reg[5]_i_65_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.487 r  rec/multOperand_reg[5]_i_31/CO[3]
                         net (fo=1, estimated)        0.000    47.487    rec/multOperand_reg[5]_i_31_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.579 r  rec/multOperand_reg[5]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    47.579    rec/multOperand_reg[5]_i_11_n_0
    SLICE_X36Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    47.753 r  rec/multOperand_reg[5]_i_5/CO[2]
                         net (fo=201, estimated)      0.554    48.307    rec/res[1]
    SLICE_X43Y118        LUT4 (Prop_lut4_I1_O)        0.223    48.530 r  rec/multOperand[1]_i_247/O
                         net (fo=4, estimated)        0.212    48.742    rec/divide/numer1[3]
    SLICE_X41Y118        LUT6 (Prop_lut6_I0_O)        0.097    48.839 r  rec/multOperand[1]_i_194/O
                         net (fo=1, estimated)        0.228    49.067    rec/multOperand[1]_i_194_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    49.441 r  rec/multOperand_reg[1]_i_128/CO[3]
                         net (fo=1, estimated)        0.000    49.441    rec/multOperand_reg[1]_i_128_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    49.530 r  rec/multOperand_reg[1]_i_80/CO[3]
                         net (fo=1, estimated)        0.000    49.530    rec/multOperand_reg[1]_i_80_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    49.619 r  rec/multOperand_reg[1]_i_39/CO[3]
                         net (fo=1, estimated)        0.000    49.619    rec/multOperand_reg[1]_i_39_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    49.708 r  rec/multOperand_reg[1]_i_17/CO[3]
                         net (fo=1, estimated)        0.000    49.708    rec/multOperand_reg[1]_i_17_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    49.797 r  rec/multOperand_reg[1]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    49.797    rec/multOperand_reg[1]_i_5_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    49.970 r  rec/multOperand_reg[1]_i_2/CO[2]
                         net (fo=88, estimated)       0.513    50.483    rec/res[0]
    SLICE_X43Y120        LUT4 (Prop_lut4_I1_O)        0.237    50.720 r  rec/multOperand[0]_i_158/O
                         net (fo=1, estimated)        0.199    50.919    rec/divide/numer0__0[2]
    SLICE_X42Y119        LUT6 (Prop_lut6_I0_O)        0.097    51.016 r  rec/multOperand[0]_i_131/O
                         net (fo=1, estimated)        0.217    51.233    rec/multOperand[0]_i_131_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    51.607 r  rec/multOperand_reg[0]_i_99/CO[3]
                         net (fo=1, estimated)        0.000    51.607    rec/multOperand_reg[0]_i_99_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.696 r  rec/multOperand_reg[0]_i_66/CO[3]
                         net (fo=1, estimated)        0.000    51.696    rec/multOperand_reg[0]_i_66_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.785 r  rec/multOperand_reg[0]_i_30/CO[3]
                         net (fo=1, estimated)        0.000    51.785    rec/multOperand_reg[0]_i_30_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.874 r  rec/multOperand_reg[0]_i_12/CO[3]
                         net (fo=1, estimated)        0.000    51.874    rec/multOperand_reg[0]_i_12_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.963 r  rec/multOperand_reg[0]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    51.963    rec/multOperand_reg[0]_i_3_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.052 r  rec/multOperand_reg[0]_i_2/CO[3]
                         net (fo=23, estimated)       0.275    52.327    rec/div_man[0]
    SLICE_X44Y124        LUT6 (Prop_lut6_I2_O)        0.097    52.424 r  rec/multOperand[14]_i_6/O
                         net (fo=1, estimated)        0.198    52.622    rec/multOperand[14]_i_6_n_0
    SLICE_X44Y123        LUT5 (Prop_lut5_I1_O)        0.097    52.719 r  rec/multOperand[14]_i_3/O
                         net (fo=1, estimated)        0.102    52.821    rec/multOperand[14]_i_3_n_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I1_O)        0.097    52.918 r  rec/multOperand[14]_i_2/O
                         net (fo=1, estimated)        0.488    53.406    rec/recResult[14]
    SLICE_X45Y123        LUT3 (Prop_lut3_I1_O)        0.099    53.505 r  rec/multOperand[14]_i_1/O
                         net (fo=1, routed)           0.000    53.505    rec_n_32
    SLICE_X45Y123        FDRE                                         r  multOperand_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3804, unset)         0.669    10.669    clk
    SLICE_X45Y123        FDRE                                         r  multOperand_reg[14]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X45Y123        FDRE (Setup_fdre_C_D)        0.064    10.697    multOperand_reg[14]
  -------------------------------------------------------------------
                         required time                         10.697    
                         arrival time                         -53.505    
  -------------------------------------------------------------------
                         slack                                -42.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 curWriteData0Reg1_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentBlock0/inst1/ram_reg_1/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3804, unset)         0.411     0.411    clk
    SLICE_X55Y35         FDRE                                         r  curWriteData0Reg1_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  curWriteData0Reg1_reg[88]/Q
                         net (fo=1, estimated)        0.117     0.668    currentBlock0/inst1/ram_reg_3_1[88]
    RAMB36_X3Y7          RAMB36E1                                     r  currentBlock0/inst1/ram_reg_1/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3804, unset)         0.432     0.432    currentBlock0/inst1/clk
    RAMB36_X3Y7          RAMB36E1                                     r  currentBlock0/inst1/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155     0.587    currentBlock0/inst1/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X3Y9   currentBlock0/inst1/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X50Y83  topBlock/inst2/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X50Y83  topBlock/inst2/ram_reg_0_7_0_5/RAMA/CLK



