{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524852604361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524852604371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 14:10:04 2018 " "Processing started: Fri Apr 27 14:10:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524852604371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852604371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CampusController -c CampusController " "Command: quartus_map --read_settings_files=on --write_settings_files=off CampusController -c CampusController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852604371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524852604911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524852604911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "campuscontroller.vhd 20 10 " "Found 20 design units, including 10 entities, in source file campuscontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CampusController-a " "Found design unit 1: CampusController-a" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ls74-a " "Found design unit 2: ls74-a" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 vhdl_binary_counter-bhv " "Found design unit 3: vhdl_binary_counter-bhv" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ls163-bhv " "Found design unit 4: ls163-bhv" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 185 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sipo-arch " "Found design unit 5: sipo-arch" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 decoder_2to4-Behavioral " "Found design unit 6: decoder_2to4-Behavioral" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 246 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux2_4bit-Behavioral " "Found design unit 7: mux2_4bit-Behavioral" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 267 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 mux4_4bit-Behavioral " "Found design unit 8: mux4_4bit-Behavioral" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 285 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 reg4-Behavioral " "Found design unit 9: reg4-Behavioral" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 305 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 register_file-Behavioral " "Found design unit 10: register_file-Behavioral" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 337 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_ENTITY_NAME" "1 CampusController " "Found entity 1: CampusController" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_ENTITY_NAME" "2 ls74 " "Found entity 2: ls74" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_ENTITY_NAME" "3 vhdl_binary_counter " "Found entity 3: vhdl_binary_counter" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_ENTITY_NAME" "4 ls163 " "Found entity 4: ls163" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_ENTITY_NAME" "5 sipo " "Found entity 5: sipo" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_2to4 " "Found entity 6: decoder_2to4" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2_4bit " "Found entity 7: mux2_4bit" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux4_4bit " "Found entity 8: mux4_4bit" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_ENTITY_NAME" "9 reg4 " "Found entity 9: reg4" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""} { "Info" "ISGN_ENTITY_NAME" "10 register_file " "Found entity 10: register_file" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852618031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852618031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CampusController " "Elaborating entity \"CampusController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524852618123 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr CampusController.vhd(7) " "VHDL Signal Declaration warning at CampusController.vhd(7): used implicit default value for signal \"ledr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524852618123 "|CampusController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledg CampusController.vhd(8) " "VHDL Signal Declaration warning at CampusController.vhd(8): used implicit default value for signal \"ledg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524852618123 "|CampusController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx CampusController.vhd(67) " "VHDL Signal Declaration warning at CampusController.vhd(67): used implicit default value for signal \"tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524852618131 "|CampusController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Master_Clock CampusController.vhd(67) " "VHDL Signal Declaration warning at CampusController.vhd(67): used implicit default value for signal \"Master_Clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524852618131 "|CampusController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "StartFlag CampusController.vhd(68) " "Verilog HDL or VHDL warning at CampusController.vhd(68): object \"StartFlag\" assigned a value but never read" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524852618131 "|CampusController"}
{ "Error" "EVRFX_VHDL_TARGET_SLICE_IS_A_ELEMENTS_VALUE_IS_B_ELEMENTS" "3 4 CampusController.vhd(81) " "VHDL error at CampusController.vhd(81): slice that is assigned to target slice has 4 elements, but must have same number of elements as target slice (3)" {  } { { "CampusController.vhd" "" { Text "//Mac/Home/Documents/DLDProject/CampusController/CampusController.vhd" 81 0 0 } }  } 0 10504 "VHDL error at %3!s!: slice that is assigned to target slice has %2!d! elements, but must have same number of elements as target slice (%1!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524852618131 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524852618131 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524852618291 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 27 14:10:18 2018 " "Processing ended: Fri Apr 27 14:10:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524852618291 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524852618291 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524852618291 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852618291 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852618961 ""}
