17:19:46.102 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
17:27:07.923 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
17:33:13.911 INFO  - Processor reset is completed for ps7_cortexa9_0 
17:33:14.011 INFO  - PS initialization will be done as it is not done before. 
17:33:14.012 INFO  - Running PS initialization.... 
17:33:14.208 INFO  - ps7_init is completed. 
17:33:14.308 INFO  - ps7_post_config is completed. 
17:33:14.408 INFO  - PS Initialization is complete. 
11:23:52.934 INFO  - Project hw_platform_0's source hardware specification located at /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated. 
11:25:37.991 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
11:25:39.769 INFO  - The hardware specification for project 'hw_platform_0' is different from /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
11:25:39.789 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml into /hw_platform_0/system.xml. 
11:25:39.885 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit into /hw_platform_0/system.bit. 
11:25:39.925 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.c into /hw_platform_0/ps7_init.c. 
11:25:39.925 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.h into /hw_platform_0/ps7_init.h. 
11:25:39.944 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.html into /hw_platform_0/ps7_init.html. 
11:25:39.945 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.tcl into /hw_platform_0/ps7_init.tcl. 
11:25:40.329 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
11:25:48.035 INFO  - Updating hardware inferred compiler options for vivado_activity_thread_test. 
11:25:49.526 INFO  - Clearing existing target manager status. 
11:25:51.677 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
11:28:24.862 INFO  - Processor reset is completed for ps7_cortexa9_0 
11:28:58.260 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
11:28:59.470 INFO  - The hardware specification for project 'hw_platform_0' is different from /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
11:28:59.736 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml into /hw_platform_0/system.xml. 
11:28:59.827 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit into /hw_platform_0/system.bit. 
11:29:00.061 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.c into /hw_platform_0/ps7_init.c. 
11:29:00.062 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.h into /hw_platform_0/ps7_init.h. 
11:29:00.082 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.html into /hw_platform_0/ps7_init.html. 
11:29:00.082 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.tcl into /hw_platform_0/ps7_init.tcl. 
11:29:00.213 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
11:29:13.829 INFO  - Updating hardware inferred compiler options for vivado_activity_thread_test. 
11:29:13.846 INFO  - Clearing existing target manager status. 
11:29:16.005 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
14:35:42.331 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
14:35:53.748 INFO  - Processor reset is completed for ps7_cortexa9_0 
14:36:07.936 INFO  - Processor reset is completed for ps7_cortexa9_0 
14:38:11.367 INFO  - Processor reset is completed for ps7_cortexa9_0 
14:39:33.275 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
14:39:40.380 INFO  - Processor reset is completed for ps7_cortexa9_0 
14:40:28.711 INFO  - Processor reset is completed for ps7_cortexa9_0 
14:43:39.116 INFO  - Processor reset is completed for ps7_cortexa9_0 
14:44:02.760 INFO  - Processor reset is completed for ps7_cortexa9_0 
14:44:52.712 INFO  - Processor reset is completed for ps7_cortexa9_0 
15:20:34.261 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
15:20:43.187 INFO  - Processor reset is completed for ps7_cortexa9_0 
15:22:19.943 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
15:22:25.932 INFO  - ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching. 
15:22:27.735 ERROR - Unexpected error while launching program. java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(Unknown Source)

15:22:43.404 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
15:23:06.965 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
15:23:38.540 INFO  - ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching. 
15:23:40.929 ERROR - Unexpected error while launching program. java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(Unknown Source)

15:23:44.289 ERROR - Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
15:24:16.321 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
15:24:17.799 INFO  - The hardware specification for project 'hw_platform_0' is different from /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
15:24:17.810 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml into /hw_platform_0/system.xml. 
15:24:17.893 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit into /hw_platform_0/system.bit. 
15:24:17.923 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.c into /hw_platform_0/ps7_init.c. 
15:24:17.924 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.h into /hw_platform_0/ps7_init.h. 
15:24:17.942 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.html into /hw_platform_0/ps7_init.html. 
15:24:17.944 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.tcl into /hw_platform_0/ps7_init.tcl. 
15:24:18.115 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
15:24:19.851 INFO  - Updating hardware inferred compiler options for vivado_activity_thread_test. 
15:24:19.857 INFO  - Clearing existing target manager status. 
15:24:22.031 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
15:24:54.039 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
15:25:01.853 INFO  - Processor reset is completed for ps7_cortexa9_0 
15:25:01.855 INFO  - PS initialization will be done as it is not done before. 
15:25:01.856 INFO  - Running PS initialization.... 
15:25:02.015 INFO  - ps7_init is completed. 
15:25:02.115 INFO  - ps7_post_config is completed. 
15:25:02.215 INFO  - PS Initialization is complete. 
15:26:04.141 INFO  - FPGA Cable Disconnected. All active launches will be terminated. 
15:26:26.021 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
15:26:36.217 INFO  - Processor reset is completed for ps7_cortexa9_0 
15:26:36.220 INFO  - PS initialization will be done as it is not done before. 
15:26:36.220 INFO  - Running PS initialization.... 
15:26:36.379 INFO  - ps7_init is completed. 
15:26:36.479 INFO  - ps7_post_config is completed. 
15:26:36.579 INFO  - PS Initialization is complete. 
15:27:32.714 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
15:29:37.202 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
15:30:09.767 INFO  - ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching. 
15:30:12.629 ERROR - Unexpected error while launching program. java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(Unknown Source)

15:30:15.830 ERROR - Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
15:30:39.393 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
15:30:40.847 INFO  - The hardware specification for project 'hw_platform_0' is different from /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
15:30:40.859 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml into /hw_platform_0/system.xml. 
15:30:40.940 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit into /hw_platform_0/system.bit. 
15:30:40.969 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.c into /hw_platform_0/ps7_init.c. 
15:30:40.970 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.h into /hw_platform_0/ps7_init.h. 
15:30:40.990 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.html into /hw_platform_0/ps7_init.html. 
15:30:40.991 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.tcl into /hw_platform_0/ps7_init.tcl. 
15:30:41.121 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
15:30:42.898 INFO  - Updating hardware inferred compiler options for vivado_activity_thread_test. 
15:30:42.904 INFO  - Clearing existing target manager status. 
15:30:45.073 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
15:31:24.078 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
15:32:33.494 INFO  - Processor reset is completed for ps7_cortexa9_0 
15:35:11.628 ERROR - Unable to disconnect from existing targets java.lang.NullPointerException
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess.issueCommand(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(Unknown Source)

15:35:11.631 ERROR - Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
16:20:00.661 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
16:20:02.146 INFO  - The hardware specification for project 'hw_platform_0' is different from /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
16:20:02.158 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml into /hw_platform_0/system.xml. 
16:20:02.243 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit into /hw_platform_0/system.bit. 
16:20:02.272 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.c into /hw_platform_0/ps7_init.c. 
16:20:02.273 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.h into /hw_platform_0/ps7_init.h. 
16:20:02.294 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.html into /hw_platform_0/ps7_init.html. 
16:20:02.296 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.tcl into /hw_platform_0/ps7_init.tcl. 
16:20:02.433 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
16:20:04.181 INFO  - Updating hardware inferred compiler options for vivado_activity_thread_test. 
16:20:04.190 INFO  - Clearing existing target manager status. 
16:20:06.348 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
16:21:33.579 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
16:21:48.316 INFO  - Processor reset is completed for ps7_cortexa9_0 
16:22:35.294 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
16:22:41.849 INFO  - Processor reset is completed for ps7_cortexa9_0 
16:24:18.415 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
16:24:23.938 INFO  - ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching. 
16:24:27.242 ERROR - Unexpected error while launching program. java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(Unknown Source)

16:24:30.016 ERROR - Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
16:25:24.420 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
16:25:25.856 INFO  - The hardware specification for project 'hw_platform_0' is different from /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
16:25:25.866 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml into /hw_platform_0/system.xml. 
16:25:25.955 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit into /hw_platform_0/system.bit. 
16:25:25.983 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.c into /hw_platform_0/ps7_init.c. 
16:25:25.984 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.h into /hw_platform_0/ps7_init.h. 
16:25:26.003 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.html into /hw_platform_0/ps7_init.html. 
16:25:26.004 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.tcl into /hw_platform_0/ps7_init.tcl. 
16:25:26.142 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
16:25:27.932 INFO  - Updating hardware inferred compiler options for vivado_activity_thread_test. 
16:25:27.937 INFO  - Clearing existing target manager status. 
16:25:30.105 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
16:27:28.634 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
16:28:01.409 INFO  - Processor reset is completed for ps7_cortexa9_0 
16:28:38.630 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
16:28:48.920 INFO  - ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching. 
16:28:51.523 ERROR - Unexpected error while launching program. java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(Unknown Source)

16:28:55.020 ERROR - Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
16:29:24.903 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
16:29:26.396 INFO  - The hardware specification for project 'hw_platform_0' is different from /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
16:29:26.407 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml into /hw_platform_0/system.xml. 
16:29:26.494 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit into /hw_platform_0/system.bit. 
16:29:26.523 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.c into /hw_platform_0/ps7_init.c. 
16:29:26.523 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.h into /hw_platform_0/ps7_init.h. 
16:29:26.542 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.html into /hw_platform_0/ps7_init.html. 
16:29:26.543 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.tcl into /hw_platform_0/ps7_init.tcl. 
16:29:26.713 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
16:29:28.446 INFO  - Updating hardware inferred compiler options for vivado_activity_thread_test. 
16:29:28.451 INFO  - Clearing existing target manager status. 
16:29:30.614 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
16:30:18.880 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
16:30:26.549 INFO  - Processor reset is completed for ps7_cortexa9_0 
16:33:12.748 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
16:33:32.685 INFO  - ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching. 
16:33:33.986 ERROR - Unexpected error while launching program. java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.stop(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.CPURunSession.terminate(Unknown Source)

16:33:40.217 ERROR - Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
16:34:08.835 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
16:34:10.120 INFO  - The hardware specification for project 'hw_platform_0' is different from /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
16:34:10.137 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml into /hw_platform_0/system.xml. 
16:34:10.227 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit into /hw_platform_0/system.bit. 
16:34:10.256 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.c into /hw_platform_0/ps7_init.c. 
16:34:10.257 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.h into /hw_platform_0/ps7_init.h. 
16:34:10.277 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.html into /hw_platform_0/ps7_init.html. 
16:34:10.278 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.tcl into /hw_platform_0/ps7_init.tcl. 
16:34:10.430 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
16:34:12.156 INFO  - Updating hardware inferred compiler options for vivado_activity_thread_test. 
16:34:12.159 INFO  - Clearing existing target manager status. 
16:34:14.320 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
16:35:38.400 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
16:35:48.783 INFO  - Processor reset is completed for ps7_cortexa9_0 
16:36:41.152 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
16:36:57.321 INFO  - Processor reset is completed for ps7_cortexa9_0 
16:37:52.161 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
16:38:38.376 INFO  - Processor reset is completed for ps7_cortexa9_0 
16:40:21.044 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
16:40:26.286 INFO  - Processor reset is completed for ps7_cortexa9_0 
11:30:00.303 ERROR - Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
12:02:14.072 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
12:02:15.793 INFO  - The hardware specification for project 'hw_platform_0' is different from /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
12:02:15.803 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml into /hw_platform_0/system.xml. 
12:02:15.887 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit into /hw_platform_0/system.bit. 
12:02:15.917 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.c into /hw_platform_0/ps7_init.c. 
12:02:15.918 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.h into /hw_platform_0/ps7_init.h. 
12:02:15.938 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.html into /hw_platform_0/ps7_init.html. 
12:02:15.939 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.tcl into /hw_platform_0/ps7_init.tcl. 
12:02:16.068 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
12:02:17.846 INFO  - Updating hardware inferred compiler options for vivado_activity_thread_test. 
12:02:17.852 INFO  - Clearing existing target manager status. 
12:02:21.206 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
12:03:23.181 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
12:03:53.626 INFO  - Processor reset is completed for ps7_cortexa9_0 
14:07:00.960 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
14:07:19.067 INFO  - Processor reset is completed for ps7_cortexa9_0 
14:09:26.529 ERROR - Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
14:58:32.230 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
14:58:33.680 INFO  - The hardware specification for project 'hw_platform_0' is different from /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
14:58:33.691 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml into /hw_platform_0/system.xml. 
14:58:33.773 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit into /hw_platform_0/system.bit. 
14:58:33.805 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.c into /hw_platform_0/ps7_init.c. 
14:58:33.806 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.h into /hw_platform_0/ps7_init.h. 
14:58:33.825 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.html into /hw_platform_0/ps7_init.html. 
14:58:33.826 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.tcl into /hw_platform_0/ps7_init.tcl. 
14:58:33.987 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
14:58:35.702 INFO  - Updating hardware inferred compiler options for vivado_activity_thread_test. 
14:58:35.708 INFO  - Clearing existing target manager status. 
14:58:37.877 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
11:55:28.241 INFO  - Project hw_platform_0's source hardware specification located at /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated. 
12:18:18.809 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
12:18:21.438 INFO  - The hardware specification for project 'hw_platform_0' is different from /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
12:18:21.455 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml into /hw_platform_0/system.xml. 
12:18:21.561 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit into /hw_platform_0/system.bit. 
12:18:22.435 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.c into /hw_platform_0/ps7_init.c. 
12:18:22.440 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.h into /hw_platform_0/ps7_init.h. 
12:18:22.465 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.html into /hw_platform_0/ps7_init.html. 
12:18:22.466 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.tcl into /hw_platform_0/ps7_init.tcl. 
12:18:22.648 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
12:18:36.302 INFO  - Updating hardware inferred compiler options for vivado_activity_thread_test. 
12:18:36.385 INFO  - Clearing existing target manager status. 
12:18:39.758 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
12:20:16.495 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
12:21:05.723 INFO  - Processor reset is completed for ps7_cortexa9_0 
12:22:12.421 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
12:22:28.928 INFO  - Processor reset is completed for ps7_cortexa9_0 
13:26:56.962 INFO  - Processor reset is completed for ps7_cortexa9_0 
13:27:46.673 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
13:28:02.526 INFO  - Processor reset is completed for ps7_cortexa9_0 
13:28:27.335 INFO  - Processor reset is completed for ps7_cortexa9_0 
18:52:47.475 ERROR - Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
19:19:34.030 INFO  - Processing command line option -hwspec /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
19:19:36.590 INFO  - The hardware specification for project 'hw_platform_0' is different from /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml. 
19:19:36.602 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system.xml into /hw_platform_0/system.xml. 
19:19:36.686 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit into /hw_platform_0/system.bit. 
19:19:36.718 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.c into /hw_platform_0/ps7_init.c. 
19:19:36.718 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.h into /hw_platform_0/ps7_init.h. 
19:19:36.737 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.html into /hw_platform_0/ps7_init.html. 
19:19:36.738 INFO  - Copied contents of /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/ps7_init.tcl into /hw_platform_0/ps7_init.tcl. 
19:19:36.916 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
19:19:41.517 INFO  - Updating hardware inferred compiler options for vivado_activity_thread_test. 
19:19:42.171 INFO  - Clearing existing target manager status. 
19:19:44.373 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
19:20:21.058 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
19:20:35.371 INFO  - Processor reset is completed for ps7_cortexa9_0 
19:21:41.849 INFO  - Processor reset is completed for ps7_cortexa9_0 
19:22:47.361 INFO  - Processor reset is completed for ps7_cortexa9_0 
19:23:09.964 INFO  - Processor reset is completed for ps7_cortexa9_0 
19:37:44.794 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:37:44.794 INFO  - Updating .bit and .bmm files from XPS's export folder. 
19:37:58.928 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:38:03.985 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:38:09.038 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:38:14.092 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:38:19.146 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:38:24.199 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:38:29.202 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:38:34.257 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:38:39.264 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:38:44.268 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:38:49.322 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:38:54.376 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:38:59.429 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:39:04.484 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:39:09.537 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:39:14.540 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:39:19.595 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:39:24.648 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:39:29.701 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:39:34.754 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:39:39.808 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:39:44.863 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:39:49.916 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:39:54.970 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:40:00.023 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:40:05.078 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:40:10.131 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:40:15.185 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:40:20.238 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:40:25.292 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:40:30.345 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:40:35.349 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:40:40.403 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:40:45.456 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:40:50.509 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:40:55.562 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:41:00.565 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:41:05.619 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:41:10.625 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:41:15.679 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:41:20.733 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:41:25.786 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:41:30.840 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:41:35.894 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:41:40.898 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:41:45.951 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:41:51.004 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:41:56.008 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:42:01.062 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:42:06.116 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:42:11.120 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:42:16.173 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:42:21.176 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:42:26.180 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:42:31.234 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:42:36.238 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:42:41.243 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:42:46.296 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:42:51.299 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:42:56.353 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:43:01.356 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:43:06.410 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:43:11.463 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:43:16.517 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:43:21.570 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:43:26.624 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:43:31.678 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:43:36.731 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:43:41.784 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:43:46.788 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:43:51.793 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:43:56.847 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:44:01.900 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:44:06.905 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:44:11.958 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:44:17.012 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:44:22.015 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:44:27.069 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:44:32.073 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:44:37.126 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:44:42.129 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:44:47.183 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:44:52.236 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:44:57.290 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:45:02.343 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:45:07.348 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:45:12.352 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:45:17.406 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:45:22.460 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:45:27.513 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:45:32.566 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:45:37.570 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:45:42.624 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:45:47.678 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:45:52.682 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:45:57.735 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:46:02.789 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:46:07.843 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:46:12.896 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:46:17.900 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:46:22.904 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:46:27.908 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:46:32.962 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:46:37.965 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:46:42.970 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:46:48.024 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:46:53.077 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:46:58.131 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:47:03.134 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:47:08.188 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:47:13.242 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:47:18.245 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:47:23.299 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:47:28.302 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:47:33.356 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:47:38.359 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:47:43.509 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:47:48.514 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:47:53.570 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:47:58.624 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:48:03.677 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:48:08.731 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:48:13.788 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:48:18.841 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:48:23.894 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:48:28.947 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:48:34.000 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:48:39.008 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:48:44.012 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:48:49.067 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:48:54.121 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:48:59.128 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:49:04.181 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:49:09.234 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:49:14.287 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:49:19.341 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:49:24.406 ERROR - Exception while attemping to 'diff' files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit and /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit. 
19:50:27.126 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
19:53:01.953 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
19:53:24.193 INFO  - Processor reset is completed for ps7_cortexa9_0 
20:15:14.641 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
20:15:41.027 INFO  - Processor reset is completed for ps7_cortexa9_0 
20:17:58.080 INFO  - Processor reset is completed for ps7_cortexa9_0 
20:18:25.348 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
20:18:38.902 INFO  - Processor reset is completed for ps7_cortexa9_0 
20:37:39.957 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
20:38:00.169 INFO  - Processor reset is completed for ps7_cortexa9_0 
20:39:08.352 INFO  - Processor reset is completed for ps7_cortexa9_0 
20:39:45.790 INFO  - Processor reset is completed for ps7_cortexa9_0 
20:40:13.959 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
20:48:44.541 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
21:17:24.821 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
21:18:02.220 INFO  - Processor reset is completed for ps7_cortexa9_0 
21:18:29.628 INFO  - Processor reset is completed for ps7_cortexa9_0 
21:19:06.069 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
21:19:49.759 INFO  - Processor reset is completed for ps7_cortexa9_0 
21:21:23.671 INFO  - Processor reset is completed for ps7_cortexa9_0 
21:23:27.195 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
21:23:44.996 INFO  - Processor reset is completed for ps7_cortexa9_0 
21:25:02.035 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
21:25:17.898 INFO  - Processor reset is completed for ps7_cortexa9_0 
21:27:32.902 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
21:28:36.095 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
21:28:50.989 INFO  - Processor reset is completed for ps7_cortexa9_0 
21:30:57.275 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
21:31:14.819 INFO  - Processor reset is completed for ps7_cortexa9_0 
21:46:07.977 ERROR - Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
10:00:58.583 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
10:01:12.828 INFO  - Processor reset is completed for ps7_cortexa9_0 
10:03:10.443 INFO  - Processor reset is completed for ps7_cortexa9_0 
10:03:40.589 INFO  - Processor reset is completed for ps7_cortexa9_0 
10:26:04.983 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
10:26:13.773 INFO  - Processor reset is completed for ps7_cortexa9_0 
10:26:24.891 INFO  - Processor reset is completed for ps7_cortexa9_0 
10:52:31.683 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
10:52:42.482 INFO  - Processor reset is completed for ps7_cortexa9_0 
10:53:24.577 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
10:53:31.517 INFO  - Processor reset is completed for ps7_cortexa9_0 
10:54:20.819 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
10:54:31.289 INFO  - Processor reset is completed for ps7_cortexa9_0 
11:00:35.507 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
11:00:51.640 INFO  - Processor reset is completed for ps7_cortexa9_0 
11:01:43.143 INFO  - Processor reset is completed for ps7_cortexa9_0 
11:03:00.053 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
11:03:07.722 INFO  - Processor reset is completed for ps7_cortexa9_0 
11:07:16.688 INFO  - Processor reset is completed for ps7_cortexa9_0 
11:07:35.887 INFO  - Processor reset is completed for ps7_cortexa9_0 
11:11:43.552 INFO  - FPGA configured successfully with bitstream "/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.sdk/SDK/SDK_Export/hw_platform_0/system.bit" 
11:11:50.248 INFO  - Processor reset is completed for ps7_cortexa9_0 
11:13:00.501 INFO  - Processor reset is completed for ps7_cortexa9_0 
11:14:34.122 INFO  - Processor reset is completed for ps7_cortexa9_0 
