Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/matthew/tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot TDNN_TB_func_impl xil_defaultlib.TDNN_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'wb_en' on this module [/home/matthew/shared/NeuralNetwork/NeuralNetwork.srcs/sim_1/new/TDNN_TB.sv:35]
ERROR: [VRFC 10-3180] cannot find port 'SIG_OUT2' on this module [/home/matthew/shared/NeuralNetwork/NeuralNetwork.srcs/sim_1/new/TDNN_TB.sv:34]
ERROR: [VRFC 10-3180] cannot find port 'SIG_OUT1' on this module [/home/matthew/shared/NeuralNetwork/NeuralNetwork.srcs/sim_1/new/TDNN_TB.sv:33]
ERROR: [VRFC 10-3180] cannot find port 'CLOCK_N' on this module [/home/matthew/shared/NeuralNetwork/NeuralNetwork.srcs/sim_1/new/TDNN_TB.sv:32]
ERROR: [VRFC 10-3180] cannot find port 'SIG_IN2' on this module [/home/matthew/shared/NeuralNetwork/NeuralNetwork.srcs/sim_1/new/TDNN_TB.sv:31]
ERROR: [VRFC 10-3180] cannot find port 'SIG_IN1' on this module [/home/matthew/shared/NeuralNetwork/NeuralNetwork.srcs/sim_1/new/TDNN_TB.sv:30]
