<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/rom_using_file.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/rom_using_file.v</a>
time_elapsed: 0.004s
ram usage: 9628 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog -e rom_using_file <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/rom_using_file.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/rom_using_file.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/rom_using_file.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/rom_using_file.v:21</a>:48-52:
   | 
   | assign data = (ce &amp;&amp; read_en) ? mem[address] : 8&#39;b0;
   |                                                ^^^^ 
   = note: Casts `8&#39;b0` from `byte unsigned` to `logic [7:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/rom_using_file.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/rom_using_file.v:21</a>:48-52:
   | 
   | assign data = (ce &amp;&amp; read_en) ? mem[address] : 8&#39;b0;
   |                                                ^^^^ 

warning: `$readmemb` not supported; ignored
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/rom_using_file.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/rom_using_file.v:24</a>:3-32:
   | 
   |   $readmemb(&#34;memory.list&#34;, mem); // memory_list is memory file
   |   ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^                               

proc %rom_using_file.initial.240.0 () -&gt; () {
0:
    halt
}

entity @rom_using_file (i8$ %address, i1$ %read_en, i1$ %ce) -&gt; (i8$ %data) {
    %0 = const i8 0
    %mem = sig i8 %0
    %ce1 = prb i1$ %ce
    %1 = const i1 0
    %2 = neq i1 %ce1, %1
    %read_en1 = prb i1$ %read_en
    %3 = neq i1 %read_en1, %1
    %4 = and i1 %2, %3
    %5 = neq i1 %4, %1
    %mem1 = prb i8$ %mem
    %address1 = prb i8$ %address
    %6 = shr i8 %mem1, i8 %0, i8 %address1
    %7 = exts i1, i8 %6, 0, 1
    %8 = inss i8 %0, i1 %7, 0, 1
    %9 = [i8 %0, %8]
    %10 = mux [2 x i8] %9, i1 %5
    %11 = const time 0s 1e
    drv i8$ %data, %10, %11
    inst %rom_using_file.initial.240.0 () -&gt; ()
    halt
}

</pre>
</body>