
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980438 heartbeat IPC: 3.35521 cumulative IPC: 3.35521 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362391 heartbeat IPC: 2.95687 cumulative IPC: 3.14347 (Simulation time: 0 hr 1 min 53 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126971 (Simulation time: 0 hr 2 min 27 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26447493 heartbeat IPC: 0.497882 cumulative IPC: 0.272918 (Simulation time: 0 hr 3 min 39 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 65802105 heartbeat IPC: 0.2541 cumulative IPC: 0.260077 (Simulation time: 0 hr 5 min 4 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 103862142 heartbeat IPC: 0.262743 cumulative IPC: 0.261137 (Simulation time: 0 hr 6 min 26 sec) 
Finished CPU 0 instructions: 25000000 cycles: 95735189 cumulative IPC: 0.261137 (Simulation time: 0 hr 6 min 26 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.261137 instructions: 25000000 cycles: 95735189
cpu0_DTLB TOTAL     ACCESS:    6314143  HIT:    5876560  MISS:     437583
cpu0_DTLB LOAD      ACCESS:    5889337  HIT:    5609157  MISS:     280180
cpu0_DTLB RFO       ACCESS:     424806  HIT:     267403  MISS:     157403
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3066 cycles
cpu0_ITLB TOTAL     ACCESS:    2383429  HIT:    2383429  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383429  HIT:    2383429  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I LOAD      ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437583  HIT:     432153  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280180  HIT:     275495  MISS:       4685
cpu0_STLB RFO       ACCESS:     157403  HIT:     156658  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 178.714 cycles
cpu0_L1D TOTAL     ACCESS:    6194619  HIT:    4952428  MISS:    1242191
cpu0_L1D LOAD      ACCESS:    5559072  HIT:    4433278  MISS:    1125794
cpu0_L1D RFO       ACCESS:     630143  HIT:     515695  MISS:     114448
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5404  HIT:       3455  MISS:       1949
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 139.404 cycles
cpu0_L2C TOTAL     ACCESS:    2739432  HIT:    1576619  MISS:    1162813
cpu0_L2C LOAD      ACCESS:    1125788  HIT:     179710  MISS:     946078
cpu0_L2C RFO       ACCESS:     114442  HIT:      77506  MISS:      36936
cpu0_L2C PREFETCH  ACCESS:    1149173  HIT:     971519  MISS:     177654
cpu0_L2C WRITEBACK ACCESS:     348080  HIT:     346438  MISS:       1642
cpu0_L2C TRANSLATION ACCESS:       1949  HIT:       1446  MISS:        503
cpu0_L2C PREFETCH  REQUESTED:    1251773  ISSUED:    1184483  USEFUL:      68028  USELESS:     109668
cpu0_L2C AVERAGE MISS LATENCY: 180.116 cycles
LLC TOTAL     ACCESS:    1399816  HIT:     619296  MISS:     780520
LLC LOAD      ACCESS:     946077  HIT:     343347  MISS:     602730
LLC RFO       ACCESS:      36936  HIT:      10799  MISS:      26137
LLC PREFETCH  ACCESS:     179318  HIT:      30027  MISS:     149291
LLC WRITEBACK ACCESS:     236982  HIT:     234859  MISS:       2123
LLC TRANSLATION ACCESS:        503  HIT:        264  MISS:        239
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 238.743 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      68649  ROW_BUFFER_MISS:     709356
 DBUS AVG_CONGESTED_CYCLE:    3.96237
 WQ ROW_BUFFER_HIT:      30470  ROW_BUFFER_MISS:     179979  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1833
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

