# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-UNOPTFLAT --cc -f required_modules.txt config.vlt -Isail-core/include --trace --top-module top_sim --exe top_sim.cpp -Mdir verilator_sim -CFLAGS -g -O3"
S      2078 10252383  1622059564   927842998  1622059564   927842998 "../include/rv32i-defines.v"
S     11112 10252384  1622059564   927842998  1622059564   927842998 "../include/sail-core-defines.v"
S   7484256    67167  1620744980   487140539  1581264640           0 "/usr/bin/verilator_bin"
S       144 11520836  1623095772   209663338  1623095772   209663338 "config.vlt"
S    148970 11526099  1623106319   245499307  1621327206           0 "ice40_cells_sim.v"
S      1997 11521187  1623060456   475136235  1623060456   475136235 "improved_verilog/CSR.v"
S      1799 11521188  1623060456   475136235  1623060456   475136235 "improved_verilog/adder.v"
S      3876 11521190  1623098733   283047832  1623098733   283047832 "improved_verilog/adder_dsp.v"
S      3917 11526060  1623095772   213663212  1623095772   213663212 "improved_verilog/adder_dsp_cpu.v"
S      7102 11521193  1623106594   684729893  1623106593           0 "improved_verilog/alu.v"
S      6305 11521194  1623060456   475136235  1623060456   475136235 "improved_verilog/alu_control.v"
S      2056 11521198  1623060456   475136235  1623060456   475136235 "improved_verilog/branch_decide.v"
S      4618 11521573  1623106310   121789770  1623106310   121789770 "improved_verilog/branch_predictor.v"
S       480 11521930  1623106305   297943339  1623106305   297943339 "improved_verilog/clk_divisor.v"
S      1440 11521931  1623107290   462574994  1623107289           0 "improved_verilog/config.v"
S      2665 11521932  1623060456   479136107  1623060456   479136107 "improved_verilog/control_unit.v"
S     13595 11521933  1623106310   121789770  1623106310   121789770 "improved_verilog/cpu.v"
S      2268 11522023  1623060456   479136107  1623060456   479136107 "improved_verilog/dataMem_mask_gen.v"
S     10476 11522054  1623098733   287047705  1623098733   287047705 "improved_verilog/data_mem.v"
S     16969 11522481  1623106305   297943339  1623106305   297943339 "improved_verilog/data_mem_cached.v"
S      2928 11522069  1623060456   479136107  1623060456   479136107 "improved_verilog/forwarding_unit.v"
S      2303 11522070  1623060456   483135981  1623060456   483135981 "improved_verilog/imm_gen.v"
S      2724 11522482  1623106310   121789770  1623106310   121789770 "improved_verilog/instruction_RAM_mem_3.v"
S      2550 11522094  1623060456   483135981  1623060456   483135981 "improved_verilog/instruction_mem.v"
S      1707 11522193  1623060456   483135981  1623060456   483135981 "improved_verilog/mux2to1.v"
S      3005 11522472  1623060456   483135981  1623060456   483135981 "improved_verilog/one_bit_branch_predictor.v"
S      3954 11522475  1623060456   483135981  1623060456   483135981 "improved_verilog/pipeline_registers.v"
S      2178 11522479  1623060456   483135981  1623060456   483135981 "improved_verilog/program_counter.v"
S      3124 11522480  1623060456   483135981  1623060456   483135981 "improved_verilog/register_file.v"
S      3805 11526090  1623098733   295047450  1623098733   295047450 "improved_verilog/shift_dsp.v"
S      2559 11522487  1623060456   483135981  1623060456   483135981 "improved_verilog/static_branch_predictor.v"
S      3852 11522489  1623098733   299047321  1623098733   299047321 "improved_verilog/subtractor_dsp.v"
S      3156 11522490  1623098733   299047321  1623098733   299047321 "improved_verilog/two_bit_branch_predictor.v"
S       959 11522494  1623107316   169756387  1623107315           0 "required_modules.txt"
S      3920 11522496  1623106809   417892688  1623106808           0 "toplevel_sim.v"
T    304462 11522499  1623107318   853670922  1623107318   853670922 "verilator_sim/Vtop_sim.cpp"
T     12118 11522509  1623107318   837671431  1623107318   837671431 "verilator_sim/Vtop_sim.h"
T      1815 11522512  1623107318   853670922  1623107318   853670922 "verilator_sim/Vtop_sim.mk"
T       576 11522523  1623107318   829671686  1623107318   829671686 "verilator_sim/Vtop_sim__Syms.cpp"
T       975 11522524  1623107318   829671686  1623107318   829671686 "verilator_sim/Vtop_sim__Syms.h"
T     95433 11522513  1623107318   837671431  1623107318   837671431 "verilator_sim/Vtop_sim__Trace.cpp"
T    120256 11522582  1623107318   837671431  1623107318   837671431 "verilator_sim/Vtop_sim__Trace__Slow.cpp"
T      1362 11523004  1623107318   853670922  1623107318   853670922 "verilator_sim/Vtop_sim__ver.d"
T         0        0  1623107318   853670922  1623107318   853670922 "verilator_sim/Vtop_sim__verFiles.dat"
T      1310 11523553  1623107318   853670922  1623107318   853670922 "verilator_sim/Vtop_sim_classes.mk"
