5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (real6.1.vcd) 2 -o (real6.1.cdd) 2 -v (real6.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 real6.1.v 8 43 1
2 1 3d 13 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 1110005 1 0 63 0 64 53 0 -6.400000
1 b 2 11 1070005 1 0 0 0 1 17 0 1 0 1 0 0
4 1 13 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 real6.1.v 0 18 1
2 2 0 14 c000d 1 1008 0 0 32 48 a 0
2 3 0 14 60008 1 1004 0 0 64 20 1 3.6
2 4 7 14 6000d 1 201084 2 3 64 22 0 -6.400000
2 5 1 14 10001 0 1410 0 0 64 37 a
2 6 37 14 1000e 1 16 4 5
2 7 0 15 50008 1 21004 0 0 1 16 0 0
2 8 1 15 10001 0 1410 0 0 1 1 b
2 9 37 15 10008 1 16 7 8
2 10 0 16 20002 1 1008 0 0 32 48 5 0
2 11 2c 16 10002 2 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 0 17 46004c 1 1004 0 0 64 20 1 0.00001
2 13 0 17 3c003e 1 1004 0 0 64 20 1 6.4
2 14 4d 17 3b003b 1 1004 13 0 64 54 0 -6.400000
2 15 6c 17 3b003e 1 1000 14 0 64 22 0 -6.400000
2 16 70 17 2f003f 1 1000 0 15 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 17 47 17 2f003f 1 100028 16 0 fabs.b
2 18 1 17 2b002b 1 1004 0 0 64 37 a
2 19 6c 17 2b002b 1 1000 18 0 64 22 0 -6.400000
2 20 70 17 1f002c 1 1000 0 19 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 21 47 17 1f002c 1 100028 20 0 fabs.a
2 22 6b 17 1f003f 1 101030 17 21 1 18 0 1 0 0 0 0
2 23 3a 17 190040 1 105014 0 22 64 18 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 fabs
2 24 6c 17 190040 1 101020 23 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 25 71 17 c0042 1 101010 0 24 64 22 0 0.000000
2 26 d 17 c004c 1 101038 12 25 1 18 0 1 0 1 0 0
2 27 1 17 80008 0 1410 0 0 1 1 b
2 28 37 17 8004c 1 10003a 26 27
4 6 14 1 11 9 9 6
4 9 15 1 0 11 11 6
4 11 16 1 0 28 0 6
4 28 17 8 0 0 0 6
3 1 main.$u1 "main.$u1" 0 real6.1.v 0 27 1
3 2 main.fabs "main.fabs" 0 real6.1.v 29 41 1
2 29 3d 33 20006 1 5802 0 0 1 18 0 1 0 0 0 0 $u2
1 fabs 3 29 1090010 1 0 63 0 64 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
1 a 4 30 100000f 1 0 63 0 64 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
1 b 5 31 100000f 1 0 63 0 64 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
1 x 6 32 1110007 1 0 63 0 64 53 0 -6.400000
1 y 7 32 111000a 1 0 63 0 64 53 0 -6.400000
4 29 33 2 11 0 0 29
3 1 main.fabs.$u2 "main.fabs.$u2" 0 real6.1.v 0 40 1
2 30 1 34 150015 1 1808 0 0 64 1 a
2 31 6c 34 150015 1 1800 30 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 32 71 34 80017 1 1800 0 31 64 22 0 -6.400000
2 33 1 34 40004 0 1c10 0 0 64 37 x
2 34 37 34 40017 1 100836 32 33
2 35 1 35 150015 1 1808 0 0 64 1 b
2 36 6c 35 150015 1 1800 35 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 37 71 35 80017 1 1800 0 36 64 22 0 -6.400000
2 38 1 35 40004 0 1c10 0 0 64 37 y
2 39 37 35 40017 1 100836 37 38
2 40 1 36 c000c 1 1804 0 0 64 37 y
2 41 1 36 80008 1 1804 0 0 64 37 x
2 42 e 36 8000c 1 1844 40 41 1 50 0 1 1 0 0 0
2 43 39 36 4000e 1 806 42 0
2 44 1 39 1e001e 1 1804 0 0 64 37 x
2 45 1 39 1a001a 1 1804 0 0 64 37 y
2 46 7 39 1a001e 1 1848 44 45 64 54 0 0.000000
2 47 6c 39 1a001e 1 1800 46 0 64 22 0 0.000000
2 48 70 39 d0020 1 1800 0 47 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 49 1 39 60009 0 1c10 0 0 64 1 fabs
2 50 37 39 60020 1 100836 48 49
2 51 1 37 1e001e 0 1810 0 0 64 37 y
2 52 1 37 1a001a 0 1810 0 0 64 37 x
2 53 7 37 1a001e 0 1830 51 52 64 54 0 0.000000
2 54 6c 37 1a001e 0 1820 53 0 64 22 0 0.000000
2 55 70 37 d0020 0 1810 0 54 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 56 1 37 60009 0 1c10 0 0 64 1 fabs
2 57 37 37 60020 0 100832 55 56
4 34 34 4 11 39 39 34
4 39 35 4 0 43 43 34
4 43 36 4 0 57 50 34
4 57 37 6 0 0 0 34
4 50 39 6 0 0 0 34
