<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_serial_pipeline_delay_1_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_serial_pipeline_delay_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_address_counter_16_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_address_counter_16_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fifo_filled_lock_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_fifo_filled_lock_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_CDR_state_machine_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_CDR_state_machine_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_serial_pipeline_delay_0_1_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_serial_pipeline_delay_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_FIFO_enabler_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_FIFO_enabler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_serial_pipeline_delay_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_serial_pipeline_delay_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_protect_fifo_0_1_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_protect_fifo_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_serial_pipeline_delay_3_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_serial_pipeline_delay_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_axi_intc_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_v10_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_v10_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="design_1_microblaze_0_xlconcat_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_microblaze_0_xlconcat_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_lmb_bram_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlslice_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_xlslice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlslice_1_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_xlslice_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlslice_2_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_xlslice_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_1_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_util_vector_logic_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_1_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_util_vector_logic_1_1_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_util_vector_logic_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_2_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_util_vector_logic_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_oversample_8x_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_oversample_8x_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_os48_1011x20bTo10b_top2_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_os48_1011x20bTo10b_top2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_b10_to_2b_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_b10_to_2b_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Buffer_help_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_Buffer_help_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_address_counter_1_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_address_counter_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_1_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mdm_1_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_1_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_xlconstant_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_timer_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_axi_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_3_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_xlconstant_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_ds_buf_1_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_util_ds_buf_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_c_accum_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_c_accum_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fifo_generator_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_fifo_generator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_uartlite_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_serial_pipeline_delay_1_0_synth_1"/>
		<Parent Id="design_1_address_counter_16_0_0_synth_1"/>
		<Parent Id="design_1_fifo_filled_lock_0_0_synth_1"/>
		<Parent Id="design_1_CDR_state_machine_0_0_synth_1"/>
		<Parent Id="design_1_serial_pipeline_delay_0_1_synth_1"/>
		<Parent Id="design_1_FIFO_enabler_0_0_synth_1"/>
		<Parent Id="design_1_serial_pipeline_delay_0_0_synth_1"/>
		<Parent Id="design_1_protect_fifo_0_1_synth_1"/>
		<Parent Id="design_1_serial_pipeline_delay_3_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="design_1_dlmb_v10_0_synth_1"/>
		<Parent Id="design_1_ilmb_v10_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_xlconcat_0_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_1_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_1_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_1_lmb_bram_0_synth_1"/>
		<Parent Id="design_1_xlslice_0_0_synth_1"/>
		<Parent Id="design_1_xlslice_1_0_synth_1"/>
		<Parent Id="design_1_xlslice_2_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_1_util_vector_logic_1_1_synth_1"/>
		<Parent Id="design_1_util_vector_logic_2_0_synth_1"/>
		<Parent Id="design_1_oversample_8x_0_0_synth_1"/>
		<Parent Id="design_1_os48_1011x20bTo10b_top2_0_0_synth_1"/>
		<Parent Id="design_1_b10_to_2b_0_0_synth_1"/>
		<Parent Id="design_1_Buffer_help_0_0_synth_1"/>
		<Parent Id="design_1_address_counter_1_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_xlconstant_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_1_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_0_synth_1"/>
		<Parent Id="design_1_mdm_1_0_synth_1"/>
		<Parent Id="design_1_ila_0_0_synth_1"/>
		<Parent Id="design_1_xlconstant_1_0_synth_1"/>
		<Parent Id="design_1_axi_timer_0_0_synth_1"/>
		<Parent Id="design_1_xlconstant_3_0_synth_1"/>
		<Parent Id="design_1_util_ds_buf_1_0_synth_1"/>
		<Parent Id="design_1_c_accum_0_0_synth_1"/>
		<Parent Id="design_1_fifo_generator_0_0_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="impl_2" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/impl_2" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_serial_pipeline_delay_1_0_synth_1"/>
		<Parent Id="design_1_address_counter_16_0_0_synth_1"/>
		<Parent Id="design_1_fifo_filled_lock_0_0_synth_1"/>
		<Parent Id="design_1_CDR_state_machine_0_0_synth_1"/>
		<Parent Id="design_1_serial_pipeline_delay_0_1_synth_1"/>
		<Parent Id="design_1_FIFO_enabler_0_0_synth_1"/>
		<Parent Id="design_1_serial_pipeline_delay_0_0_synth_1"/>
		<Parent Id="design_1_protect_fifo_0_1_synth_1"/>
		<Parent Id="design_1_serial_pipeline_delay_3_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="design_1_dlmb_v10_0_synth_1"/>
		<Parent Id="design_1_ilmb_v10_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_xlconcat_0_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_1_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_1_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_1_lmb_bram_0_synth_1"/>
		<Parent Id="design_1_xlslice_0_0_synth_1"/>
		<Parent Id="design_1_xlslice_1_0_synth_1"/>
		<Parent Id="design_1_xlslice_2_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_1_util_vector_logic_1_1_synth_1"/>
		<Parent Id="design_1_util_vector_logic_2_0_synth_1"/>
		<Parent Id="design_1_oversample_8x_0_0_synth_1"/>
		<Parent Id="design_1_os48_1011x20bTo10b_top2_0_0_synth_1"/>
		<Parent Id="design_1_b10_to_2b_0_0_synth_1"/>
		<Parent Id="design_1_Buffer_help_0_0_synth_1"/>
		<Parent Id="design_1_address_counter_1_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_xlconstant_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_1_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_0_synth_1"/>
		<Parent Id="design_1_mdm_1_0_synth_1"/>
		<Parent Id="design_1_ila_0_0_synth_1"/>
		<Parent Id="design_1_xlconstant_1_0_synth_1"/>
		<Parent Id="design_1_axi_timer_0_0_synth_1"/>
		<Parent Id="design_1_xlconstant_3_0_synth_1"/>
		<Parent Id="design_1_util_ds_buf_1_0_synth_1"/>
		<Parent Id="design_1_c_accum_0_0_synth_1"/>
		<Parent Id="design_1_fifo_generator_0_0_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
</Runs>

