#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002232972bfa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000022329726610 .scope module, "set_associative_cache" "set_associative_cache" 3 12;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cpu_req";
    .port_info 3 /INPUT 1 "cpu_rw";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_wstrb";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 1 "cpu_resp";
    .port_info 9 /OUTPUT 32 "cpu_rdata";
    .port_info 10 /OUTPUT 1 "mem_req";
    .port_info 11 /OUTPUT 1 "mem_rw";
    .port_info 12 /OUTPUT 32 "mem_addr";
    .port_info 13 /OUTPUT 256 "mem_wdata";
    .port_info 14 /INPUT 1 "mem_ready";
    .port_info 15 /INPUT 1 "mem_resp";
    .port_info 16 /INPUT 256 "mem_rdata";
    .port_info 17 /OUTPUT 1 "dbg_hit";
    .port_info 18 /OUTPUT 1 "dbg_miss";
    .port_info 19 /OUTPUT 4 "dbg_state";
    .port_info 20 /OUTPUT 2 "dbg_valid";
    .port_info 21 /OUTPUT 2 "dbg_dirty";
    .port_info 22 /OUTPUT 2 "dbg_tag_match";
    .port_info 23 /OUTPUT 1 "dbg_lru";
    .port_info 24 /OUTPUT 1 "dbg_selected_way";
    .port_info 25 /OUTPUT 1 "dbg_writeback";
L_00000223296c9cd0 .functor BUFZ 1, L_00000223297a6720, C4<0>, C4<0>, C4<0>;
L_00000223296c8920 .functor BUFZ 1, L_00000223297a6ea0, C4<0>, C4<0>, C4<0>;
L_00000223296c9d40 .functor BUFZ 1, L_00000223297a7300, C4<0>, C4<0>, C4<0>;
L_00000223296c9e90 .functor BUFZ 1, L_00000223297a74e0, C4<0>, C4<0>, C4<0>;
L_00000223296c9c60 .functor AND 1, L_00000223296c9cd0, L_000002232979f610, C4<1>, C4<1>;
L_00000223296c9bf0 .functor AND 1, L_00000223296c8920, L_00000223297f7030, C4<1>, C4<1>;
L_00000223296c9f00 .functor OR 1, L_00000223296c9c60, L_00000223296c9bf0, C4<0>, C4<0>;
L_00000223296c86f0 .functor BUFZ 1, L_00000223296c9bf0, C4<0>, C4<0>, C4<0>;
L_00000223296c94f0 .functor BUFZ 1, L_00000223297f61d0, C4<0>, C4<0>, C4<0>;
L_00000223296c8760 .functor BUFZ 1, L_00000223296c94f0, C4<0>, C4<0>, C4<0>;
L_00000223296c9640 .functor BUFZ 256, L_00000223297f6310, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_00000223296c8990 .functor BUFZ 256, L_00000223297f73f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_00000223296c8d10 .functor BUFZ 1, v000002232979ee60_0, C4<0>, C4<0>, C4<0>;
L_00000223296c8d80 .functor BUFZ 1, v000002232979dc40_0, C4<0>, C4<0>, C4<0>;
L_00000223296c8bc0 .functor BUFZ 4, v000002232979e280_0, C4<0000>, C4<0000>, C4<0000>;
L_00000223296c9090 .functor BUFZ 1, L_00000223296c94f0, C4<0>, C4<0>, C4<0>;
L_00000223296c8e60 .functor BUFZ 1, v000002232979edc0_0, C4<0>, C4<0>, C4<0>;
L_00000223296c8ed0 .functor BUFZ 1, v00000223297a0a10_0, C4<0>, C4<0>, C4<0>;
L_00000223297a9868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000223296d6390_0 .net *"_ivl_101", 1 0, L_00000223297a9868;  1 drivers
v00000223296d5cb0_0 .net *"_ivl_108", 22 0, L_00000223297f5870;  1 drivers
v00000223296d5df0_0 .net *"_ivl_110", 5 0, L_00000223297f7530;  1 drivers
L_00000223297a98b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000223296d5b70_0 .net *"_ivl_113", 1 0, L_00000223297a98b0;  1 drivers
v00000223296d6430_0 .net *"_ivl_114", 22 0, L_00000223297f5d70;  1 drivers
v00000223296d64d0_0 .net *"_ivl_116", 5 0, L_00000223297f5af0;  1 drivers
L_00000223297a98f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000223296d6570_0 .net *"_ivl_119", 1 0, L_00000223297a98f8;  1 drivers
L_00000223297a9940 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000223296d6e30_0 .net/2u *"_ivl_122", 4 0, L_00000223297a9940;  1 drivers
v000002232979c590_0 .net *"_ivl_16", 0 0, L_00000223297a6720;  1 drivers
v000002232979c310_0 .net *"_ivl_18", 5 0, L_00000223297a6d60;  1 drivers
L_00000223297a9628 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002232979b9b0_0 .net *"_ivl_21", 1 0, L_00000223297a9628;  1 drivers
v000002232979c630_0 .net *"_ivl_24", 0 0, L_00000223297a6ea0;  1 drivers
v000002232979bb90_0 .net *"_ivl_26", 5 0, L_00000223297a6fe0;  1 drivers
L_00000223297a9670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002232979d3f0_0 .net *"_ivl_29", 1 0, L_00000223297a9670;  1 drivers
v000002232979cd10_0 .net *"_ivl_32", 0 0, L_00000223297a7300;  1 drivers
v000002232979bcd0_0 .net *"_ivl_34", 5 0, L_00000223297a73a0;  1 drivers
L_00000223297a96b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002232979ba50_0 .net *"_ivl_37", 1 0, L_00000223297a96b8;  1 drivers
v000002232979c4f0_0 .net *"_ivl_40", 0 0, L_00000223297a74e0;  1 drivers
v000002232979bc30_0 .net *"_ivl_42", 5 0, L_00000223297a5a00;  1 drivers
L_00000223297a9700 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002232979bd70_0 .net *"_ivl_45", 1 0, L_00000223297a9700;  1 drivers
v000002232979be10_0 .net *"_ivl_48", 22 0, L_00000223297a5640;  1 drivers
v000002232979c450_0 .net *"_ivl_50", 5 0, L_00000223297a56e0;  1 drivers
L_00000223297a9748 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002232979ca90_0 .net *"_ivl_53", 1 0, L_00000223297a9748;  1 drivers
v000002232979c3b0_0 .net *"_ivl_56", 22 0, L_00000223297f6bd0;  1 drivers
v000002232979d210_0 .net *"_ivl_58", 5 0, L_00000223297f6c70;  1 drivers
L_00000223297a9790 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002232979bf50_0 .net *"_ivl_61", 1 0, L_00000223297a9790;  1 drivers
v000002232979beb0_0 .net *"_ivl_74", 0 0, L_00000223297f61d0;  1 drivers
v000002232979c6d0_0 .net *"_ivl_76", 5 0, L_00000223297f5b90;  1 drivers
L_00000223297a97d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002232979bff0_0 .net *"_ivl_79", 1 0, L_00000223297a97d8;  1 drivers
v000002232979d0d0_0 .net *"_ivl_88", 255 0, L_00000223297f6310;  1 drivers
v000002232979c090_0 .net *"_ivl_90", 5 0, L_00000223297f5910;  1 drivers
L_00000223297a9820 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002232979b910_0 .net *"_ivl_93", 1 0, L_00000223297a9820;  1 drivers
v000002232979c130_0 .net *"_ivl_96", 255 0, L_00000223297f73f0;  1 drivers
v000002232979baf0_0 .net *"_ivl_98", 5 0, L_00000223297f59b0;  1 drivers
v000002232979d2b0_0 .net "cache_hit", 0 0, L_00000223296c9f00;  1 drivers
v000002232979cf90_0 .net "cache_miss", 0 0, L_00000223297f7490;  1 drivers
o000002232974bdd8 .functor BUFZ 1, C4<z>; HiZ drive
v000002232979c9f0_0 .net "clk", 0 0, o000002232974bdd8;  0 drivers
o000002232974be08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002232979c1d0_0 .net "cpu_addr", 31 0, o000002232974be08;  0 drivers
v000002232979c270_0 .var "cpu_rdata", 31 0;
v000002232979cdb0_0 .var "cpu_ready", 0 0;
o000002232974be98 .functor BUFZ 1, C4<z>; HiZ drive
v000002232979c770_0 .net "cpu_req", 0 0, o000002232974be98;  0 drivers
v000002232979cef0_0 .var "cpu_resp", 0 0;
o000002232974bef8 .functor BUFZ 1, C4<z>; HiZ drive
v000002232979d030_0 .net "cpu_rw", 0 0, o000002232974bef8;  0 drivers
o000002232974bf28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002232979c810_0 .net "cpu_wdata", 31 0, o000002232974bf28;  0 drivers
o000002232974bf58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002232979c8b0_0 .net "cpu_wstrb", 3 0, o000002232974bf58;  0 drivers
v000002232979c950_0 .net "current_block_0", 255 0, L_00000223296c9640;  1 drivers
v000002232979cb30_0 .net "current_block_1", 255 0, L_00000223296c8990;  1 drivers
v000002232979cbd0 .array "data_arr_0", 15 0, 255 0;
v000002232979cc70 .array "data_arr_1", 15 0, 255 0;
v000002232979d170_0 .net "dbg_dirty", 1 0, L_00000223297f6090;  1 drivers
v000002232979ce50_0 .net "dbg_hit", 0 0, L_00000223296c8d10;  1 drivers
v000002232979d490_0 .net "dbg_lru", 0 0, L_00000223296c9090;  1 drivers
v000002232979d350_0 .net "dbg_miss", 0 0, L_00000223296c8d80;  1 drivers
v000002232979b5f0_0 .net "dbg_selected_way", 0 0, L_00000223296c8e60;  1 drivers
v000002232979b690_0 .net "dbg_state", 3 0, L_00000223296c8bc0;  1 drivers
v000002232979b730_0 .net "dbg_tag_match", 1 0, L_00000223297f7170;  1 drivers
v000002232979b7d0_0 .net "dbg_valid", 1 0, L_00000223297f6ef0;  1 drivers
v000002232979b870_0 .net "dbg_writeback", 0 0, L_00000223296c8ed0;  1 drivers
v000002232979ea00_0 .net "dirty_0", 0 0, L_00000223296c9d40;  1 drivers
v000002232979eb40_0 .net "dirty_1", 0 0, L_00000223296c9e90;  1 drivers
v000002232979d920 .array "dirty_arr_0", 15 0, 0 0;
v000002232979e6e0 .array "dirty_arr_1", 15 0, 0 0;
v000002232979e460_0 .net "hit_0", 0 0, L_00000223296c9c60;  1 drivers
v000002232979df60_0 .net "hit_1", 0 0, L_00000223296c9bf0;  1 drivers
v000002232979f220_0 .net "hit_block", 255 0, L_00000223297f6630;  1 drivers
v000002232979e140_0 .var "hit_count", 31 0;
v000002232979e960_0 .var "hit_flag", 0 0;
v000002232979ee60_0 .var "hit_latch", 0 0;
v000002232979f400_0 .net "hit_way", 0 0, L_00000223296c86f0;  1 drivers
v000002232979e500_0 .var/i "i", 31 0;
v000002232979f2c0_0 .net "lat_index", 3 0, L_00000223297a6cc0;  1 drivers
v000002232979ef00_0 .net "lat_offset", 4 0, L_00000223297a71c0;  1 drivers
v000002232979e640_0 .net "lat_tag", 22 0, L_00000223297a65e0;  1 drivers
v000002232979d7e0_0 .net "lat_word_offset", 2 0, L_00000223297a6680;  1 drivers
v000002232979f040_0 .var "latched_addr", 31 0;
v000002232979da60_0 .var "latched_rw", 0 0;
v000002232979f0e0_0 .var "latched_wdata", 31 0;
v000002232979e000_0 .var "latched_wstrb", 3 0;
v000002232979e780 .array "lru_arr", 15 0, 0 0;
v000002232979db00_0 .net "lru_bit", 0 0, L_00000223296c94f0;  1 drivers
v000002232979e8c0_0 .var "mem_addr", 31 0;
o000002232974c558 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002232979efa0_0 .net "mem_rdata", 255 0, o000002232974c558;  0 drivers
o000002232974c588 .functor BUFZ 1, C4<z>; HiZ drive
v000002232979dba0_0 .net "mem_ready", 0 0, o000002232974c588;  0 drivers
v000002232979f180_0 .var "mem_req", 0 0;
o000002232974c5e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002232979e820_0 .net "mem_resp", 0 0, o000002232974c5e8;  0 drivers
v000002232979d880_0 .var "mem_rw", 0 0;
v000002232979d9c0_0 .var "mem_wdata", 255 0;
v000002232979eaa0_0 .var "miss_count", 31 0;
v000002232979ebe0_0 .var "miss_flag", 0 0;
v000002232979dc40_0 .var "miss_latch", 0 0;
v000002232979ec80_0 .var "next_state", 3 0;
v000002232979e320_0 .net "req_index", 3 0, L_00000223297a5dc0;  1 drivers
v000002232979f360_0 .net "req_offset", 4 0, L_00000223297a5d20;  1 drivers
v000002232979ed20_0 .net "req_tag", 22 0, L_00000223297a6040;  1 drivers
v000002232979dec0_0 .net "req_word_offset", 2 0, L_00000223297a7440;  1 drivers
o000002232974c7f8 .functor BUFZ 1, C4<z>; HiZ drive
v000002232979e1e0_0 .net "rst", 0 0, o000002232974c7f8;  0 drivers
v000002232979edc0_0 .var "selected_way", 0 0;
v000002232979e280_0 .var "state", 3 0;
v000002232979f4a0 .array "tag_arr_0", 15 0, 22 0;
v000002232979e3c0 .array "tag_arr_1", 15 0, 22 0;
v000002232979e5a0_0 .net "tag_match_0", 0 0, L_000002232979f610;  1 drivers
v000002232979dce0_0 .net "tag_match_1", 0 0, L_00000223297f7030;  1 drivers
v000002232979d600_0 .net "valid_0", 0 0, L_00000223296c9cd0;  1 drivers
v000002232979d6a0_0 .net "valid_1", 0 0, L_00000223296c8920;  1 drivers
v000002232979d740 .array "valid_arr_0", 15 0, 0 0;
v000002232979dd80 .array "valid_arr_1", 15 0, 0 0;
v000002232979de20_0 .net "victim_block", 255 0, L_00000223297f5a50;  1 drivers
v000002232979e0a0_0 .net "victim_dirty", 0 0, L_00000223297f6590;  1 drivers
v00000223297a14b0_0 .net "victim_tag", 22 0, L_00000223297f6e50;  1 drivers
v00000223297a0970_0 .net "victim_valid", 0 0, L_00000223297f5f50;  1 drivers
v000002232979fcf0_0 .net "victim_way", 0 0, L_00000223296c8760;  1 drivers
v000002232979fa70_0 .net "writeback_addr", 31 0, L_00000223297f6a90;  1 drivers
v00000223297a0a10_0 .var "writeback_flag", 0 0;
E_00000223296f6da0 .event posedge, v000002232979e1e0_0, v000002232979c9f0_0;
E_00000223296f60a0/0 .event anyedge, v000002232979e280_0, v000002232979c770_0, v000002232979cdb0_0, v000002232979d2b0_0;
E_00000223296f60a0/1 .event anyedge, v00000223297a0970_0, v000002232979e0a0_0, v000002232979dba0_0, v000002232979e820_0;
E_00000223296f60a0 .event/or E_00000223296f60a0/0, E_00000223296f60a0/1;
L_00000223297a5d20 .part o000002232974be08, 0, 5;
L_00000223297a5dc0 .part o000002232974be08, 5, 4;
L_00000223297a6040 .part o000002232974be08, 9, 23;
L_00000223297a7440 .part o000002232974be08, 2, 3;
L_00000223297a71c0 .part v000002232979f040_0, 0, 5;
L_00000223297a6cc0 .part v000002232979f040_0, 5, 4;
L_00000223297a65e0 .part v000002232979f040_0, 9, 23;
L_00000223297a6680 .part v000002232979f040_0, 2, 3;
L_00000223297a6720 .array/port v000002232979d740, L_00000223297a6d60;
L_00000223297a6d60 .concat [ 4 2 0 0], L_00000223297a6cc0, L_00000223297a9628;
L_00000223297a6ea0 .array/port v000002232979dd80, L_00000223297a6fe0;
L_00000223297a6fe0 .concat [ 4 2 0 0], L_00000223297a6cc0, L_00000223297a9670;
L_00000223297a7300 .array/port v000002232979d920, L_00000223297a73a0;
L_00000223297a73a0 .concat [ 4 2 0 0], L_00000223297a6cc0, L_00000223297a96b8;
L_00000223297a74e0 .array/port v000002232979e6e0, L_00000223297a5a00;
L_00000223297a5a00 .concat [ 4 2 0 0], L_00000223297a6cc0, L_00000223297a9700;
L_00000223297a5640 .array/port v000002232979f4a0, L_00000223297a56e0;
L_00000223297a56e0 .concat [ 4 2 0 0], L_00000223297a6cc0, L_00000223297a9748;
L_000002232979f610 .cmp/eq 23, L_00000223297a5640, L_00000223297a65e0;
L_00000223297f6bd0 .array/port v000002232979e3c0, L_00000223297f6c70;
L_00000223297f6c70 .concat [ 4 2 0 0], L_00000223297a6cc0, L_00000223297a9790;
L_00000223297f7030 .cmp/eq 23, L_00000223297f6bd0, L_00000223297a65e0;
L_00000223297f7490 .reduce/nor L_00000223296c9f00;
L_00000223297f61d0 .array/port v000002232979e780, L_00000223297f5b90;
L_00000223297f5b90 .concat [ 4 2 0 0], L_00000223297a6cc0, L_00000223297a97d8;
L_00000223297f5f50 .functor MUXZ 1, L_00000223296c9cd0, L_00000223296c8920, L_00000223296c8760, C4<>;
L_00000223297f6590 .functor MUXZ 1, L_00000223296c9d40, L_00000223296c9e90, L_00000223296c8760, C4<>;
L_00000223297f6310 .array/port v000002232979cbd0, L_00000223297f5910;
L_00000223297f5910 .concat [ 4 2 0 0], L_00000223297a6cc0, L_00000223297a9820;
L_00000223297f73f0 .array/port v000002232979cc70, L_00000223297f59b0;
L_00000223297f59b0 .concat [ 4 2 0 0], L_00000223297a6cc0, L_00000223297a9868;
L_00000223297f6630 .functor MUXZ 256, L_00000223296c9640, L_00000223296c8990, L_00000223296c86f0, C4<>;
L_00000223297f5a50 .functor MUXZ 256, L_00000223296c9640, L_00000223296c8990, L_00000223296c8760, C4<>;
L_00000223297f5870 .array/port v000002232979e3c0, L_00000223297f7530;
L_00000223297f7530 .concat [ 4 2 0 0], L_00000223297a6cc0, L_00000223297a98b0;
L_00000223297f5d70 .array/port v000002232979f4a0, L_00000223297f5af0;
L_00000223297f5af0 .concat [ 4 2 0 0], L_00000223297a6cc0, L_00000223297a98f8;
L_00000223297f6e50 .functor MUXZ 23, L_00000223297f5d70, L_00000223297f5870, L_00000223296c8760, C4<>;
L_00000223297f6a90 .concat [ 5 4 23 0], L_00000223297a9940, L_00000223297a6cc0, L_00000223297f6e50;
L_00000223297f6ef0 .concat [ 1 1 0 0], L_00000223296c9cd0, L_00000223296c8920;
L_00000223297f6090 .concat [ 1 1 0 0], L_00000223296c9d40, L_00000223296c9e90;
L_00000223297f7170 .concat [ 1 1 0 0], L_000002232979f610, L_00000223297f7030;
S_00000223296e8490 .scope function.vec4.s32, "get_word" "get_word" 3 159, 3 159 0, S_0000022329726610;
 .timescale -9 -12;
v00000223296d71f0_0 .var "block", 255 0;
; Variable get_word is vec4 return value of scope S_00000223296e8490
v00000223296d57b0_0 .var "word_sel", 2 0;
TD_set_associative_cache.get_word ;
    %load/vec4 v00000223296d57b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v00000223296d71f0_0;
    %parti/s 32, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v00000223296d71f0_0;
    %parti/s 32, 32, 7;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v00000223296d71f0_0;
    %parti/s 32, 64, 8;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v00000223296d71f0_0;
    %parti/s 32, 96, 8;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v00000223296d71f0_0;
    %parti/s 32, 128, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v00000223296d71f0_0;
    %parti/s 32, 160, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v00000223296d71f0_0;
    %parti/s 32, 192, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v00000223296d71f0_0;
    %parti/s 32, 224, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %end;
S_0000022329744190 .scope function.vec4.s256, "set_word" "set_word" 3 177, 3 177 0, S_0000022329726610;
 .timescale -9 -12;
v00000223296d61b0_0 .var "block", 255 0;
v00000223296d5850_0 .var "merged_word", 31 0;
v00000223296d58f0_0 .var "new_word", 31 0;
v00000223296d6cf0_0 .var "old_word", 31 0;
; Variable set_word is vec4 return value of scope S_0000022329744190
v00000223296d6070_0 .var "word_sel", 2 0;
v00000223296d7010_0 .var "wstrb", 3 0;
TD_set_associative_cache.set_word ;
    %load/vec4 v00000223296d61b0_0;
    %load/vec4 v00000223296d6070_0;
    %store/vec4 v00000223296d57b0_0, 0, 3;
    %store/vec4 v00000223296d71f0_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.get_word, S_00000223296e8490;
    %store/vec4 v00000223296d6cf0_0, 0, 32;
    %load/vec4 v00000223296d7010_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %load/vec4 v00000223296d58f0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %load/vec4 v00000223296d6cf0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000223296d5850_0, 4, 8;
    %load/vec4 v00000223296d7010_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %load/vec4 v00000223296d58f0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %load/vec4 v00000223296d6cf0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000223296d5850_0, 4, 8;
    %load/vec4 v00000223296d7010_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.13, 8;
    %load/vec4 v00000223296d58f0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.14, 8;
T_1.13 ; End of true expr.
    %load/vec4 v00000223296d6cf0_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.14, 8;
 ; End of false expr.
    %blend;
T_1.14;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000223296d5850_0, 4, 8;
    %load/vec4 v00000223296d7010_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.15, 8;
    %load/vec4 v00000223296d58f0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %load/vec4 v00000223296d6cf0_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000223296d5850_0, 4, 8;
    %load/vec4 v00000223296d61b0_0;
    %ret/vec4 0, 0, 256;  Assign to set_word (store_vec4_to_lval)
    %load/vec4 v00000223296d6070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %jmp T_1.25;
T_1.17 ;
    %load/vec4 v00000223296d5850_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.18 ;
    %load/vec4 v00000223296d5850_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.19 ;
    %load/vec4 v00000223296d5850_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.20 ;
    %load/vec4 v00000223296d5850_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.21 ;
    %load/vec4 v00000223296d5850_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.22 ;
    %load/vec4 v00000223296d5850_0;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.23 ;
    %load/vec4 v00000223296d5850_0;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.24 ;
    %load/vec4 v00000223296d5850_0;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %end;
S_0000022329719c20 .scope module, "tb_cache_system" "tb_cache_system" 4 12;
 .timescale -9 -12;
v00000223297a6900_0 .var "clk", 0 0;
v00000223297a6180_0 .var "cpu_addr", 31 0;
v00000223297a5b40_0 .net "cpu_rdata", 31 0, v00000223297a2e80_0;  1 drivers
v00000223297a6860_0 .net "cpu_ready", 0 0, v00000223297a1c60_0;  1 drivers
v00000223297a58c0_0 .var "cpu_req", 0 0;
v00000223297a67c0_0 .net "cpu_resp", 0 0, v00000223297a18a0_0;  1 drivers
v00000223297a6a40_0 .var "cpu_rw", 0 0;
v00000223297a69a0_0 .var "cpu_wdata", 31 0;
v00000223297a5be0_0 .var "cpu_wstrb", 3 0;
v00000223297a5c80_0 .net "dbg_dirty", 1 0, L_00000223297f6770;  1 drivers
v00000223297a5e60_0 .net "dbg_hit", 0 0, L_00000223296ca360;  1 drivers
L_00000223297a9b38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000223297a7260_0 .net "dbg_lru", 0 0, L_00000223297a9b38;  1 drivers
v00000223297a6b80_0 .net "dbg_miss", 0 0, L_00000223296ca440;  1 drivers
L_00000223297a9b80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000223297a6220_0 .net "dbg_selected_way", 0 0, L_00000223297a9b80;  1 drivers
v00000223297a6360_0 .net "dbg_state", 3 0, L_00000223296ca520;  1 drivers
v00000223297a6400_0 .net "dbg_tag_match", 1 0, L_00000223297f6950;  1 drivers
v00000223297a62c0_0 .net "dbg_valid", 1 0, L_00000223297f57d0;  1 drivers
v00000223297a64a0_0 .net "dbg_writeback", 0 0, L_00000223296c9100;  1 drivers
v00000223297a6540_0 .var/i "errors", 31 0;
v00000223297a5960_0 .var "expected_data", 31 0;
v00000223297a5f00_0 .var "hit_flag", 0 0;
v00000223297a6ae0_0 .var "read_data", 31 0;
v00000223297a5820_0 .var "rst", 0 0;
v00000223297a7080_0 .var/i "test_num", 31 0;
v00000223297a5fa0_0 .var/i "total_hits", 31 0;
v00000223297a6c20_0 .var/i "total_misses", 31 0;
S_00000223297490c0 .scope task, "check_read" "check_read" 4 179, 4 179 0, S_0000022329719c20;
 .timescale -9 -12;
v00000223297a10f0_0 .var "actual", 31 0;
v000002232979f7f0_0 .var "addr", 31 0;
v000002232979fb10_0 .var "expect_hit", 0 0;
v00000223297a0150_0 .var "expected", 31 0;
v00000223297a0ab0_0 .var "test_name", 255 0;
v00000223297a1410_0 .var "was_hit", 0 0;
TD_tb_cache_system.check_read ;
    %load/vec4 v000002232979f7f0_0;
    %store/vec4 v000002232979fbb0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000022329749250;
    %join;
    %load/vec4 v00000223297a0650_0;
    %store/vec4 v00000223297a10f0_0, 0, 32;
    %load/vec4 v000002232979f890_0;
    %store/vec4 v00000223297a1410_0, 0, 1;
    %load/vec4 v00000223297a10f0_0;
    %load/vec4 v00000223297a0150_0;
    %cmp/ne;
    %jmp/0xz  T_2.26, 6;
    %vpi_call/w 4 190 "$display", "  *** ERROR %s: Data mismatch! Expected=0x%08X, Got=0x%08X", v00000223297a0ab0_0, v00000223297a0150_0, v00000223297a10f0_0 {0 0 0};
    %load/vec4 v00000223297a6540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223297a6540_0, 0, 32;
T_2.26 ;
    %load/vec4 v00000223297a1410_0;
    %load/vec4 v000002232979fb10_0;
    %cmp/ne;
    %jmp/0xz  T_2.28, 6;
    %vpi_call/w 4 196 "$display", "  *** ERROR %s: Hit mismatch! Expected=%b, Got=%b", v00000223297a0ab0_0, v000002232979fb10_0, v00000223297a1410_0 {0 0 0};
    %load/vec4 v00000223297a6540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223297a6540_0, 0, 32;
T_2.28 ;
    %end;
S_0000022329749250 .scope task, "do_read" "do_read" 4 107, 4 107 0, S_0000022329719c20;
 .timescale -9 -12;
v000002232979fbb0_0 .var "addr", 31 0;
v00000223297a0650_0 .var "data", 31 0;
v000002232979f890_0 .var "was_hit", 0 0;
E_00000223296f60e0 .event posedge, v00000223297a05b0_0;
TD_tb_cache_system.do_read ;
    %fork TD_tb_cache_system.wait_ready, S_00000223297a7e20;
    %join;
    %wait E_00000223296f60e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a6a40_0, 0;
    %load/vec4 v000002232979fbb0_0;
    %assign/vec4 v00000223297a6180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000223297a69a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000223297a5be0_0, 0;
    %wait E_00000223296f60e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a58c0_0, 0;
T_3.30 ;
    %load/vec4 v00000223297a67c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.31, 8;
    %wait E_00000223296f60e0;
    %jmp T_3.30;
T_3.31 ;
    %load/vec4 v00000223297a5b40_0;
    %store/vec4 v00000223297a0650_0, 0, 32;
    %load/vec4 v00000223297a5e60_0;
    %store/vec4 v000002232979f890_0, 0, 1;
    %load/vec4 v00000223297a5e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %load/vec4 v00000223297a5fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223297a5fa0_0, 0, 32;
T_3.32 ;
    %load/vec4 v00000223297a6b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %load/vec4 v00000223297a6c20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223297a6c20_0, 0, 32;
T_3.34 ;
    %vpi_call/w 4 134 "$display", "[READ]  Addr=0x%08X, Data=0x%08X, Hit=%b, State=%0d, Time=%0t", v000002232979fbb0_0, v00000223297a0650_0, v000002232979f890_0, v00000223297a6360_0, $time {0 0 0};
    %end;
S_00000223297497a0 .scope task, "do_write" "do_write" 4 143, 4 143 0, S_0000022329719c20;
 .timescale -9 -12;
v000002232979fc50_0 .var "addr", 31 0;
v00000223297a0830_0 .var "data", 31 0;
v00000223297a06f0_0 .var "strb", 3 0;
v00000223297a0f10_0 .var "was_hit", 0 0;
TD_tb_cache_system.do_write ;
    %fork TD_tb_cache_system.wait_ready, S_00000223297a7e20;
    %join;
    %wait E_00000223296f60e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a58c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a6a40_0, 0;
    %load/vec4 v000002232979fc50_0;
    %assign/vec4 v00000223297a6180_0, 0;
    %load/vec4 v00000223297a0830_0;
    %assign/vec4 v00000223297a69a0_0, 0;
    %load/vec4 v00000223297a06f0_0;
    %assign/vec4 v00000223297a5be0_0, 0;
    %wait E_00000223296f60e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a58c0_0, 0;
T_4.36 ;
    %load/vec4 v00000223297a67c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.37, 8;
    %wait E_00000223296f60e0;
    %jmp T_4.36;
T_4.37 ;
    %load/vec4 v00000223297a5e60_0;
    %store/vec4 v00000223297a0f10_0, 0, 1;
    %load/vec4 v00000223297a5e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %load/vec4 v00000223297a5fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223297a5fa0_0, 0, 32;
T_4.38 ;
    %load/vec4 v00000223297a6b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %load/vec4 v00000223297a6c20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223297a6c20_0, 0, 32;
T_4.40 ;
    %vpi_call/w 4 170 "$display", "[WRITE] Addr=0x%08X, Data=0x%08X, Strb=%b, Hit=%b, Writeback=%b, Time=%0t", v000002232979fc50_0, v00000223297a0830_0, v00000223297a06f0_0, v00000223297a0f10_0, v00000223297a64a0_0, $time {0 0 0};
    %end;
S_0000022329749930 .scope module, "u_dut" "cache_top" 4 60, 5 14 0, S_0000022329719c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cpu_req";
    .port_info 3 /INPUT 1 "cpu_rw";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_wstrb";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 1 "cpu_resp";
    .port_info 9 /OUTPUT 32 "cpu_rdata";
    .port_info 10 /OUTPUT 1 "dbg_hit";
    .port_info 11 /OUTPUT 1 "dbg_miss";
    .port_info 12 /OUTPUT 4 "dbg_state";
    .port_info 13 /OUTPUT 1 "dbg_writeback";
    .port_info 14 /OUTPUT 2 "dbg_valid";
    .port_info 15 /OUTPUT 2 "dbg_dirty";
    .port_info 16 /OUTPUT 2 "dbg_tag_match";
    .port_info 17 /OUTPUT 1 "dbg_lru";
    .port_info 18 /OUTPUT 1 "dbg_selected_way";
v00000223297a4990_0 .net "clk", 0 0, v00000223297a6900_0;  1 drivers
v00000223297a4b70_0 .net "cpu_addr", 31 0, v00000223297a6180_0;  1 drivers
v00000223297a4df0_0 .net "cpu_rdata", 31 0, v00000223297a2e80_0;  alias, 1 drivers
v00000223297a4850_0 .net "cpu_ready", 0 0, v00000223297a1c60_0;  alias, 1 drivers
v00000223297a3810_0 .net "cpu_req", 0 0, v00000223297a58c0_0;  1 drivers
v00000223297a38b0_0 .net "cpu_resp", 0 0, v00000223297a18a0_0;  alias, 1 drivers
v00000223297a4ad0_0 .net "cpu_rw", 0 0, v00000223297a6a40_0;  1 drivers
v00000223297a4fd0_0 .net "cpu_wdata", 31 0, v00000223297a69a0_0;  1 drivers
v00000223297a3d10_0 .net "cpu_wstrb", 3 0, v00000223297a5be0_0;  1 drivers
v00000223297a42b0_0 .net "dbg_dirty", 1 0, L_00000223297f6770;  alias, 1 drivers
v00000223297a3e50_0 .net "dbg_dirty_dm", 0 0, L_00000223296ca280;  1 drivers
v00000223297a3950_0 .net "dbg_hit", 0 0, L_00000223296ca360;  alias, 1 drivers
v00000223297a39f0_0 .net "dbg_lru", 0 0, L_00000223297a9b38;  alias, 1 drivers
v00000223297a4f30_0 .net "dbg_miss", 0 0, L_00000223296ca440;  alias, 1 drivers
v00000223297a3a90_0 .net "dbg_selected_way", 0 0, L_00000223297a9b80;  alias, 1 drivers
v00000223297a4210_0 .net "dbg_state", 3 0, L_00000223296ca520;  alias, 1 drivers
v00000223297a4cb0_0 .net "dbg_tag_match", 1 0, L_00000223297f6950;  alias, 1 drivers
v00000223297a4350_0 .net "dbg_tag_match_dm", 0 0, L_00000223296ca2f0;  1 drivers
v00000223297a4490_0 .net "dbg_valid", 1 0, L_00000223297f57d0;  alias, 1 drivers
v00000223297a4530_0 .net "dbg_valid_dm", 0 0, L_00000223296ca210;  1 drivers
v00000223297a45d0_0 .net "dbg_writeback", 0 0, L_00000223296c9100;  alias, 1 drivers
v00000223297a4710_0 .net "mem_addr", 31 0, v00000223297a25c0_0;  1 drivers
v00000223297a4d50_0 .net "mem_rdata", 255 0, v00000223297a5430_0;  1 drivers
v00000223297a47b0_0 .net "mem_ready", 0 0, v00000223297a4a30_0;  1 drivers
v00000223297a48f0_0 .net "mem_req", 0 0, v00000223297a2840_0;  1 drivers
v00000223297a60e0_0 .net "mem_resp", 0 0, v00000223297a3630_0;  1 drivers
v00000223297a6e00_0 .net "mem_rw", 0 0, v00000223297a1ee0_0;  1 drivers
v00000223297a7120_0 .net "mem_wdata", 255 0, v00000223297a2340_0;  1 drivers
v00000223297a6f40_0 .net "rst", 0 0, v00000223297a5820_0;  1 drivers
L_00000223297f57d0 .concat [ 1 1 0 0], L_00000223296ca210, L_00000223296ca210;
L_00000223297f6770 .concat [ 1 1 0 0], L_00000223296ca280, L_00000223296ca280;
L_00000223297f6950 .concat [ 1 1 0 0], L_00000223296ca2f0, L_00000223296ca2f0;
S_0000022329624250 .scope module, "u_cache" "direct_mapped_cache" 5 67, 6 11 0, S_0000022329749930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cpu_req";
    .port_info 3 /INPUT 1 "cpu_rw";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_wstrb";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 1 "cpu_resp";
    .port_info 9 /OUTPUT 32 "cpu_rdata";
    .port_info 10 /OUTPUT 1 "mem_req";
    .port_info 11 /OUTPUT 1 "mem_rw";
    .port_info 12 /OUTPUT 32 "mem_addr";
    .port_info 13 /OUTPUT 256 "mem_wdata";
    .port_info 14 /INPUT 1 "mem_ready";
    .port_info 15 /INPUT 1 "mem_resp";
    .port_info 16 /INPUT 256 "mem_rdata";
    .port_info 17 /OUTPUT 1 "dbg_hit";
    .port_info 18 /OUTPUT 1 "dbg_miss";
    .port_info 19 /OUTPUT 4 "dbg_state";
    .port_info 20 /OUTPUT 1 "dbg_valid";
    .port_info 21 /OUTPUT 1 "dbg_dirty";
    .port_info 22 /OUTPUT 1 "dbg_tag_match";
    .port_info 23 /OUTPUT 1 "dbg_writeback";
L_00000223296c8f40 .functor BUFZ 1, L_00000223297f5c30, C4<0>, C4<0>, C4<0>;
L_00000223296c9170 .functor BUFZ 1, L_00000223297f7350, C4<0>, C4<0>, C4<0>;
L_00000223296ca3d0 .functor AND 1, L_00000223296c8f40, L_00000223297f5690, C4<1>, C4<1>;
L_00000223296ca4b0 .functor BUFZ 256, L_00000223297f6450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_00000223296ca360 .functor BUFZ 1, v00000223297a1800_0, C4<0>, C4<0>, C4<0>;
L_00000223296ca440 .functor BUFZ 1, v00000223297a2ca0_0, C4<0>, C4<0>, C4<0>;
L_00000223296ca520 .functor BUFZ 4, v00000223297a34c0_0, C4<0000>, C4<0000>, C4<0000>;
L_00000223296ca210 .functor BUFZ 1, L_00000223296c8f40, C4<0>, C4<0>, C4<0>;
L_00000223296ca280 .functor BUFZ 1, L_00000223296c9170, C4<0>, C4<0>, C4<0>;
L_00000223296ca2f0 .functor BUFZ 1, L_00000223297f5690, C4<0>, C4<0>, C4<0>;
L_00000223296c9100 .functor BUFZ 1, v00000223297a3f90_0, C4<0>, C4<0>, C4<0>;
v000002232979fed0_0 .net *"_ivl_16", 0 0, L_00000223297f5c30;  1 drivers
v000002232979ff70_0 .net *"_ivl_18", 6 0, L_00000223297f63b0;  1 drivers
L_00000223297a9988 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000223297a0c90_0 .net *"_ivl_21", 1 0, L_00000223297a9988;  1 drivers
v00000223297a0470_0 .net *"_ivl_24", 0 0, L_00000223297f7350;  1 drivers
v00000223297a0510_0 .net *"_ivl_26", 6 0, L_00000223297f7210;  1 drivers
L_00000223297a99d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000223297a1190_0 .net *"_ivl_29", 1 0, L_00000223297a99d0;  1 drivers
v00000223297a0790_0 .net *"_ivl_32", 21 0, L_00000223297f6db0;  1 drivers
v00000223297a1370_0 .net *"_ivl_34", 6 0, L_00000223297f64f0;  1 drivers
L_00000223297a9a18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000223297a0d30_0 .net *"_ivl_37", 1 0, L_00000223297a9a18;  1 drivers
v00000223297a0e70_0 .net *"_ivl_44", 255 0, L_00000223297f6450;  1 drivers
v00000223297a0fb0_0 .net *"_ivl_46", 6 0, L_00000223297f6810;  1 drivers
L_00000223297a9a60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000223297a1230_0 .net *"_ivl_49", 1 0, L_00000223297a9a60;  1 drivers
v00000223297a12d0_0 .net *"_ivl_52", 21 0, L_00000223297f72b0;  1 drivers
v000002232979f750_0 .net *"_ivl_54", 6 0, L_00000223297f68b0;  1 drivers
L_00000223297a9aa8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002232979f9d0_0 .net *"_ivl_57", 1 0, L_00000223297a9aa8;  1 drivers
L_00000223297a9af0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000223297a0010_0 .net/2u *"_ivl_58", 4 0, L_00000223297a9af0;  1 drivers
v00000223297a00b0_0 .net "cache_dirty", 0 0, L_00000223296c9170;  1 drivers
v00000223297a01f0_0 .net "cache_hit", 0 0, L_00000223296ca3d0;  1 drivers
v00000223297a0290_0 .net "cache_miss", 0 0, L_00000223297f5730;  1 drivers
v00000223297a03d0_0 .net "cache_valid", 0 0, L_00000223296c8f40;  1 drivers
v00000223297a05b0_0 .net "clk", 0 0, v00000223297a6900_0;  alias, 1 drivers
v00000223297a1f80_0 .net "cpu_addr", 31 0, v00000223297a6180_0;  alias, 1 drivers
v00000223297a2e80_0 .var "cpu_rdata", 31 0;
v00000223297a1c60_0 .var "cpu_ready", 0 0;
v00000223297a2020_0 .net "cpu_req", 0 0, v00000223297a58c0_0;  alias, 1 drivers
v00000223297a18a0_0 .var "cpu_resp", 0 0;
v00000223297a23e0_0 .net "cpu_rw", 0 0, v00000223297a6a40_0;  alias, 1 drivers
v00000223297a20c0_0 .net "cpu_wdata", 31 0, v00000223297a69a0_0;  alias, 1 drivers
v00000223297a1940_0 .net "cpu_wstrb", 3 0, v00000223297a5be0_0;  alias, 1 drivers
v00000223297a1d00_0 .net "current_block", 255 0, L_00000223296ca4b0;  1 drivers
v00000223297a19e0 .array "data_arr", 31 0, 255 0;
v00000223297a3420_0 .net "dbg_dirty", 0 0, L_00000223296ca280;  alias, 1 drivers
v00000223297a2160_0 .net "dbg_hit", 0 0, L_00000223296ca360;  alias, 1 drivers
v00000223297a3100_0 .net "dbg_miss", 0 0, L_00000223296ca440;  alias, 1 drivers
v00000223297a2200_0 .net "dbg_state", 3 0, L_00000223296ca520;  alias, 1 drivers
v00000223297a3240_0 .net "dbg_tag_match", 0 0, L_00000223296ca2f0;  alias, 1 drivers
v00000223297a1a80_0 .net "dbg_valid", 0 0, L_00000223296ca210;  alias, 1 drivers
v00000223297a2de0_0 .net "dbg_writeback", 0 0, L_00000223296c9100;  alias, 1 drivers
v00000223297a2660 .array "dirty_arr", 31 0, 0 0;
v00000223297a2b60_0 .var "hit_count", 31 0;
v00000223297a1b20_0 .var "hit_flag", 0 0;
v00000223297a1800_0 .var "hit_latch", 0 0;
v00000223297a1da0_0 .var/i "i", 31 0;
v00000223297a2c00_0 .net "lat_index", 4 0, L_00000223297f5cd0;  1 drivers
v00000223297a3060_0 .net "lat_offset", 4 0, L_00000223297f6d10;  1 drivers
v00000223297a22a0_0 .net "lat_tag", 21 0, L_00000223297f5e10;  1 drivers
v00000223297a2700_0 .net "lat_word_offset", 2 0, L_00000223297f5eb0;  1 drivers
v00000223297a28e0_0 .var "latched_addr", 31 0;
v00000223297a2f20_0 .var "latched_rw", 0 0;
v00000223297a27a0_0 .var "latched_wdata", 31 0;
v00000223297a31a0_0 .var "latched_wstrb", 3 0;
v00000223297a25c0_0 .var "mem_addr", 31 0;
v00000223297a1bc0_0 .net "mem_rdata", 255 0, v00000223297a5430_0;  alias, 1 drivers
v00000223297a2a20_0 .net "mem_ready", 0 0, v00000223297a4a30_0;  alias, 1 drivers
v00000223297a2840_0 .var "mem_req", 0 0;
v00000223297a1e40_0 .net "mem_resp", 0 0, v00000223297a3630_0;  alias, 1 drivers
v00000223297a1ee0_0 .var "mem_rw", 0 0;
v00000223297a2340_0 .var "mem_wdata", 255 0;
v00000223297a2520_0 .var "miss_count", 31 0;
v00000223297a32e0_0 .var "miss_flag", 0 0;
v00000223297a2ca0_0 .var "miss_latch", 0 0;
v00000223297a2480_0 .var "next_state", 3 0;
v00000223297a2980_0 .net "req_index", 4 0, L_00000223297f6130;  1 drivers
v00000223297a2ac0_0 .net "req_offset", 4 0, L_00000223297f70d0;  1 drivers
v00000223297a2d40_0 .net "req_tag", 21 0, L_00000223297f6270;  1 drivers
v00000223297a2fc0_0 .net "req_word_offset", 2 0, L_00000223297f6f90;  1 drivers
v00000223297a3380_0 .net "rst", 0 0, v00000223297a5820_0;  alias, 1 drivers
v00000223297a34c0_0 .var "state", 3 0;
v00000223297a1620 .array "tag_arr", 31 0, 21 0;
v00000223297a16c0_0 .net "tag_match", 0 0, L_00000223297f5690;  1 drivers
v00000223297a1760 .array "valid_arr", 31 0, 0 0;
v00000223297a5070_0 .net "writeback_addr", 31 0, L_00000223297f66d0;  1 drivers
v00000223297a3f90_0 .var "writeback_flag", 0 0;
E_00000223296f6420 .event posedge, v00000223297a3380_0, v00000223297a05b0_0;
E_00000223296f6960/0 .event anyedge, v00000223297a34c0_0, v00000223297a2020_0, v00000223297a1c60_0, v00000223297a01f0_0;
E_00000223296f6960/1 .event anyedge, v00000223297a03d0_0, v00000223297a00b0_0, v00000223297a2a20_0, v00000223297a1e40_0;
E_00000223296f6960 .event/or E_00000223296f6960/0, E_00000223296f6960/1;
L_00000223297f70d0 .part v00000223297a6180_0, 0, 5;
L_00000223297f6130 .part v00000223297a6180_0, 5, 5;
L_00000223297f6270 .part v00000223297a6180_0, 10, 22;
L_00000223297f6f90 .part v00000223297a6180_0, 2, 3;
L_00000223297f6d10 .part v00000223297a28e0_0, 0, 5;
L_00000223297f5cd0 .part v00000223297a28e0_0, 5, 5;
L_00000223297f5e10 .part v00000223297a28e0_0, 10, 22;
L_00000223297f5eb0 .part v00000223297a28e0_0, 2, 3;
L_00000223297f5c30 .array/port v00000223297a1760, L_00000223297f63b0;
L_00000223297f63b0 .concat [ 5 2 0 0], L_00000223297f5cd0, L_00000223297a9988;
L_00000223297f7350 .array/port v00000223297a2660, L_00000223297f7210;
L_00000223297f7210 .concat [ 5 2 0 0], L_00000223297f5cd0, L_00000223297a99d0;
L_00000223297f6db0 .array/port v00000223297a1620, L_00000223297f64f0;
L_00000223297f64f0 .concat [ 5 2 0 0], L_00000223297f5cd0, L_00000223297a9a18;
L_00000223297f5690 .cmp/eq 22, L_00000223297f6db0, L_00000223297f5e10;
L_00000223297f5730 .reduce/nor L_00000223296ca3d0;
L_00000223297f6450 .array/port v00000223297a19e0, L_00000223297f6810;
L_00000223297f6810 .concat [ 5 2 0 0], L_00000223297f5cd0, L_00000223297a9a60;
L_00000223297f72b0 .array/port v00000223297a1620, L_00000223297f68b0;
L_00000223297f68b0 .concat [ 5 2 0 0], L_00000223297f5cd0, L_00000223297a9aa8;
L_00000223297f66d0 .concat [ 5 5 22 0], L_00000223297a9af0, L_00000223297f5cd0, L_00000223297f72b0;
S_00000223296a4320 .scope function.vec4.s32, "get_word" "get_word" 6 113, 6 113 0, S_0000022329624250;
 .timescale -9 -12;
v00000223297a0dd0_0 .var "block", 255 0;
; Variable get_word is vec4 return value of scope S_00000223296a4320
v00000223297a08d0_0 .var "word_sel", 2 0;
TD_tb_cache_system.u_dut.u_cache.get_word ;
    %load/vec4 v00000223297a08d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.48, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.49, 6;
    %jmp T_5.50;
T_5.42 ;
    %load/vec4 v00000223297a0dd0_0;
    %parti/s 32, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.43 ;
    %load/vec4 v00000223297a0dd0_0;
    %parti/s 32, 32, 7;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.44 ;
    %load/vec4 v00000223297a0dd0_0;
    %parti/s 32, 64, 8;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.45 ;
    %load/vec4 v00000223297a0dd0_0;
    %parti/s 32, 96, 8;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.46 ;
    %load/vec4 v00000223297a0dd0_0;
    %parti/s 32, 128, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.47 ;
    %load/vec4 v00000223297a0dd0_0;
    %parti/s 32, 160, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.48 ;
    %load/vec4 v00000223297a0dd0_0;
    %parti/s 32, 192, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.49 ;
    %load/vec4 v00000223297a0dd0_0;
    %parti/s 32, 224, 9;
    %ret/vec4 0, 0, 32;  Assign to get_word (store_vec4_to_lval)
    %jmp T_5.50;
T_5.50 ;
    %pop/vec4 1;
    %end;
S_00000223296a44b0 .scope function.vec4.s256, "set_word" "set_word" 6 131, 6 131 0, S_0000022329624250;
 .timescale -9 -12;
v00000223297a1050_0 .var "block", 255 0;
v00000223297a0330_0 .var "merged_word", 31 0;
v000002232979f930_0 .var "new_word", 31 0;
v000002232979fd90_0 .var "old_word", 31 0;
; Variable set_word is vec4 return value of scope S_00000223296a44b0
v000002232979f6b0_0 .var "word_sel", 2 0;
v000002232979fe30_0 .var "wstrb", 3 0;
TD_tb_cache_system.u_dut.u_cache.set_word ;
    %load/vec4 v00000223297a1050_0;
    %load/vec4 v000002232979f6b0_0;
    %store/vec4 v00000223297a08d0_0, 0, 3;
    %store/vec4 v00000223297a0dd0_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.get_word, S_00000223296a4320;
    %store/vec4 v000002232979fd90_0, 0, 32;
    %load/vec4 v000002232979fe30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.51, 8;
    %load/vec4 v000002232979f930_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.52, 8;
T_6.51 ; End of true expr.
    %load/vec4 v000002232979fd90_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_6.52, 8;
 ; End of false expr.
    %blend;
T_6.52;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000223297a0330_0, 4, 8;
    %load/vec4 v000002232979fe30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.53, 8;
    %load/vec4 v000002232979f930_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_6.54, 8;
T_6.53 ; End of true expr.
    %load/vec4 v000002232979fd90_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_6.54, 8;
 ; End of false expr.
    %blend;
T_6.54;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000223297a0330_0, 4, 8;
    %load/vec4 v000002232979fe30_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.55, 8;
    %load/vec4 v000002232979f930_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_6.56, 8;
T_6.55 ; End of true expr.
    %load/vec4 v000002232979fd90_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_6.56, 8;
 ; End of false expr.
    %blend;
T_6.56;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000223297a0330_0, 4, 8;
    %load/vec4 v000002232979fe30_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.57, 8;
    %load/vec4 v000002232979f930_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_6.58, 8;
T_6.57 ; End of true expr.
    %load/vec4 v000002232979fd90_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_6.58, 8;
 ; End of false expr.
    %blend;
T_6.58;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000223297a0330_0, 4, 8;
    %load/vec4 v00000223297a1050_0;
    %ret/vec4 0, 0, 256;  Assign to set_word (store_vec4_to_lval)
    %load/vec4 v000002232979f6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.59, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.60, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.61, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.62, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.63, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.64, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.65, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.66, 6;
    %jmp T_6.67;
T_6.59 ;
    %load/vec4 v00000223297a0330_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.60 ;
    %load/vec4 v00000223297a0330_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.61 ;
    %load/vec4 v00000223297a0330_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.62 ;
    %load/vec4 v00000223297a0330_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.63 ;
    %load/vec4 v00000223297a0330_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.64 ;
    %load/vec4 v00000223297a0330_0;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.65 ;
    %load/vec4 v00000223297a0330_0;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.66 ;
    %load/vec4 v00000223297a0330_0;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to set_word (store_vec4_to_lval)
    %jmp T_6.67;
T_6.67 ;
    %pop/vec4 1;
    %end;
S_00000223295c2d40 .scope module, "u_mem" "main_memory" 5 148, 7 10 0, S_0000022329749930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_req";
    .port_info 3 /INPUT 1 "mem_rw";
    .port_info 4 /INPUT 32 "mem_addr";
    .port_info 5 /INPUT 256 "mem_wdata";
    .port_info 6 /OUTPUT 1 "mem_ready";
    .port_info 7 /OUTPUT 1 "mem_resp";
    .port_info 8 /OUTPUT 256 "mem_rdata";
P_000002232973b560 .param/l "MEM_SIZE_WORDS" 1 7 32, +C4<00000000000000000100000000000000>;
P_000002232973b598 .param/l "M_IDLE" 1 7 48, C4<00>;
P_000002232973b5d0 .param/l "M_LATENCY" 1 7 49, C4<01>;
P_000002232973b608 .param/l "M_RESPOND" 1 7 50, C4<10>;
v00000223297a4030_0 .net *"_ivl_1", 29 0, L_00000223297f69f0;  1 drivers
L_00000223297a9bc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000223297a52f0_0 .net *"_ivl_5", 1 0, L_00000223297a9bc8;  1 drivers
v00000223297a40d0_0 .net "base_word_addr", 31 0, L_00000223297f6b30;  1 drivers
v00000223297a43f0_0 .net "clk", 0 0, v00000223297a6900_0;  alias, 1 drivers
v00000223297a4170_0 .var/i "i", 31 0;
v00000223297a5390_0 .var "latency_counter", 3 0;
v00000223297a54d0_0 .net "mem_addr", 31 0, v00000223297a25c0_0;  alias, 1 drivers
v00000223297a4670 .array "mem_array", 16383 0, 31 0;
v00000223297a5430_0 .var "mem_rdata", 255 0;
v00000223297a4a30_0 .var "mem_ready", 0 0;
v00000223297a3db0_0 .net "mem_req", 0 0, v00000223297a2840_0;  alias, 1 drivers
v00000223297a3630_0 .var "mem_resp", 0 0;
v00000223297a3b30_0 .net "mem_rw", 0 0, v00000223297a1ee0_0;  alias, 1 drivers
v00000223297a4e90_0 .var "mem_state", 1 0;
v00000223297a4c10_0 .net "mem_wdata", 255 0, v00000223297a2340_0;  alias, 1 drivers
v00000223297a3bd0_0 .var "pending_addr", 31 0;
v00000223297a36d0_0 .var "pending_req", 0 0;
v00000223297a3ef0_0 .var "pending_rw", 0 0;
v00000223297a3770_0 .var "pending_wdata", 255 0;
v00000223297a3c70_0 .net "rst", 0 0, v00000223297a5820_0;  alias, 1 drivers
L_00000223297f69f0 .part v00000223297a3bd0_0, 2, 30;
L_00000223297f6b30 .concat [ 30 2 0 0], L_00000223297f69f0, L_00000223297a9bc8;
S_00000223295c2ed0 .scope function.vec4.s32, "peek_word" "peek_word" 7 162, 7 162 0, S_00000223295c2d40;
 .timescale -9 -12;
v00000223297a5110_0 .var "byte_addr", 31 0;
; Variable peek_word is vec4 return value of scope S_00000223295c2ed0
TD_tb_cache_system.u_dut.u_mem.peek_word ;
    %load/vec4 v00000223297a5110_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000223297a4670, 4;
    %ret/vec4 0, 0, 32;  Assign to peek_word (store_vec4_to_lval)
    %end;
S_00000223297a7e20 .scope task, "wait_ready" "wait_ready" 4 97, 4 97 0, S_0000022329719c20;
 .timescale -9 -12;
TD_tb_cache_system.wait_ready ;
T_8.68 ;
    %load/vec4 v00000223297a6860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.69, 8;
    %wait E_00000223296f60e0;
    %jmp T_8.68;
T_8.69 ;
    %end;
    .scope S_0000022329726610;
T_9 ;
    %wait E_00000223296f6da0;
    %load/vec4 v000002232979e1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002232979e280_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002232979ec80_0;
    %assign/vec4 v000002232979e280_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022329726610;
T_10 ;
    %wait E_00000223296f60a0;
    %load/vec4 v000002232979e280_0;
    %store/vec4 v000002232979ec80_0, 0, 4;
    %load/vec4 v000002232979e280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
    %jmp T_10.11;
T_10.0 ;
    %load/vec4 v000002232979c770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.14, 9;
    %load/vec4 v000002232979cdb0_0;
    %and;
T_10.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
T_10.12 ;
    %jmp T_10.11;
T_10.1 ;
    %load/vec4 v000002232979d2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
    %jmp T_10.16;
T_10.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
T_10.16 ;
    %jmp T_10.11;
T_10.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
    %jmp T_10.11;
T_10.3 ;
    %load/vec4 v00000223297a0970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.19, 9;
    %load/vec4 v000002232979e0a0_0;
    %and;
T_10.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.17, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
    %jmp T_10.18;
T_10.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
T_10.18 ;
    %jmp T_10.11;
T_10.4 ;
    %load/vec4 v000002232979dba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
T_10.20 ;
    %jmp T_10.11;
T_10.5 ;
    %load/vec4 v000002232979e820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
T_10.22 ;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v000002232979dba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
T_10.24 ;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v000002232979e820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
T_10.26 ;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002232979ec80_0, 0, 4;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000022329726610;
T_11 ;
    %wait E_00000223296f6da0;
    %load/vec4 v000002232979e1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002232979e500_0, 0, 32;
T_11.2 ;
    %load/vec4 v000002232979e500_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002232979e500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979d740, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002232979e500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979d920, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v000002232979e500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979f4a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 3, v000002232979e500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979cbd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002232979e500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979dd80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002232979e500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979e6e0, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v000002232979e500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979e3c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 3, v000002232979e500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979cc70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002232979e500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979e780, 0, 4;
    %load/vec4 v000002232979e500_0;
    %addi 1, 0, 32;
    %store/vec4 v000002232979e500_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002232979cdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979cef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002232979c270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979d880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002232979e8c0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v000002232979d9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002232979f040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002232979f0e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002232979e000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979da60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979edc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002232979e140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002232979eaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979e960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a0a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979ee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979dc40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979e960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a0a10_0, 0;
    %load/vec4 v000002232979e280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002232979cdb0_0, 0;
    %jmp T_11.15;
T_11.4 ;
    %load/vec4 v000002232979c770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.18, 9;
    %load/vec4 v000002232979cdb0_0;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v000002232979c1d0_0;
    %assign/vec4 v000002232979f040_0, 0;
    %load/vec4 v000002232979c810_0;
    %assign/vec4 v000002232979f0e0_0, 0;
    %load/vec4 v000002232979c8b0_0;
    %assign/vec4 v000002232979e000_0, 0;
    %load/vec4 v000002232979d030_0;
    %assign/vec4 v000002232979da60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979cdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979ee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979dc40_0, 0;
T_11.16 ;
    %jmp T_11.15;
T_11.5 ;
    %load/vec4 v000002232979d2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.19, 8;
    %load/vec4 v000002232979f400_0;
    %assign/vec4 v000002232979edc0_0, 0;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v000002232979fcf0_0;
    %assign/vec4 v000002232979edc0_0, 0;
T_11.20 ;
    %jmp T_11.15;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002232979e960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002232979ee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979dc40_0, 0;
    %load/vec4 v000002232979e140_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002232979e140_0, 0;
    %load/vec4 v000002232979edc0_0;
    %inv;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979e780, 0, 4;
    %load/vec4 v000002232979da60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.21, 4;
    %load/vec4 v000002232979f220_0;
    %load/vec4 v000002232979d7e0_0;
    %store/vec4 v00000223296d57b0_0, 0, 3;
    %store/vec4 v00000223296d71f0_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.get_word, S_00000223296e8490;
    %assign/vec4 v000002232979c270_0, 0;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v000002232979edc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.23, 4;
    %load/vec4 v000002232979c950_0;
    %load/vec4 v000002232979d7e0_0;
    %load/vec4 v000002232979f0e0_0;
    %load/vec4 v000002232979e000_0;
    %store/vec4 v00000223296d7010_0, 0, 4;
    %store/vec4 v00000223296d58f0_0, 0, 32;
    %store/vec4 v00000223296d6070_0, 0, 3;
    %store/vec4 v00000223296d61b0_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.set_word, S_0000022329744190;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979cbd0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979d920, 0, 4;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v000002232979cb30_0;
    %load/vec4 v000002232979d7e0_0;
    %load/vec4 v000002232979f0e0_0;
    %load/vec4 v000002232979e000_0;
    %store/vec4 v00000223296d7010_0, 0, 4;
    %store/vec4 v00000223296d58f0_0, 0, 32;
    %store/vec4 v00000223296d6070_0, 0, 3;
    %store/vec4 v00000223296d61b0_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.set_word, S_0000022329744190;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979cc70, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979e6e0, 0, 4;
T_11.24 ;
T_11.22 ;
    %jmp T_11.15;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002232979ebe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002232979dc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979ee60_0, 0;
    %load/vec4 v000002232979eaa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002232979eaa0_0, 0;
    %jmp T_11.15;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a0a10_0, 0;
    %load/vec4 v000002232979dba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002232979f180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002232979d880_0, 0;
    %load/vec4 v000002232979fa70_0;
    %assign/vec4 v000002232979e8c0_0, 0;
    %load/vec4 v000002232979de20_0;
    %assign/vec4 v000002232979d9c0_0, 0;
T_11.25 ;
    %jmp T_11.15;
T_11.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a0a10_0, 0;
    %jmp T_11.15;
T_11.10 ;
    %load/vec4 v000002232979dba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002232979f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002232979d880_0, 0;
    %load/vec4 v000002232979f040_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %assign/vec4 v000002232979e8c0_0, 0;
T_11.27 ;
    %jmp T_11.15;
T_11.11 ;
    %jmp T_11.15;
T_11.12 ;
    %load/vec4 v000002232979edc0_0;
    %inv;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979e780, 0, 4;
    %load/vec4 v000002232979edc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.29, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979d740, 0, 4;
    %load/vec4 v000002232979e640_0;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979f4a0, 0, 4;
    %load/vec4 v000002232979da60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.31, 4;
    %load/vec4 v000002232979efa0_0;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979cbd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979d920, 0, 4;
    %load/vec4 v000002232979efa0_0;
    %load/vec4 v000002232979d7e0_0;
    %store/vec4 v00000223296d57b0_0, 0, 3;
    %store/vec4 v00000223296d71f0_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.get_word, S_00000223296e8490;
    %assign/vec4 v000002232979c270_0, 0;
    %jmp T_11.32;
T_11.31 ;
    %load/vec4 v000002232979efa0_0;
    %load/vec4 v000002232979d7e0_0;
    %load/vec4 v000002232979f0e0_0;
    %load/vec4 v000002232979e000_0;
    %store/vec4 v00000223296d7010_0, 0, 4;
    %store/vec4 v00000223296d58f0_0, 0, 32;
    %store/vec4 v00000223296d6070_0, 0, 3;
    %store/vec4 v00000223296d61b0_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.set_word, S_0000022329744190;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979cbd0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979d920, 0, 4;
T_11.32 ;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979dd80, 0, 4;
    %load/vec4 v000002232979e640_0;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979e3c0, 0, 4;
    %load/vec4 v000002232979da60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.33, 4;
    %load/vec4 v000002232979efa0_0;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979cc70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979e6e0, 0, 4;
    %load/vec4 v000002232979efa0_0;
    %load/vec4 v000002232979d7e0_0;
    %store/vec4 v00000223296d57b0_0, 0, 3;
    %store/vec4 v00000223296d71f0_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.get_word, S_00000223296e8490;
    %assign/vec4 v000002232979c270_0, 0;
    %jmp T_11.34;
T_11.33 ;
    %load/vec4 v000002232979efa0_0;
    %load/vec4 v000002232979d7e0_0;
    %load/vec4 v000002232979f0e0_0;
    %load/vec4 v000002232979e000_0;
    %store/vec4 v00000223296d7010_0, 0, 4;
    %store/vec4 v00000223296d58f0_0, 0, 32;
    %store/vec4 v00000223296d6070_0, 0, 3;
    %store/vec4 v00000223296d61b0_0, 0, 256;
    %callf/vec4 TD_set_associative_cache.set_word, S_0000022329744190;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979cc70, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002232979f2c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002232979e6e0, 0, 4;
T_11.34 ;
T_11.30 ;
    %jmp T_11.15;
T_11.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002232979cef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002232979cdb0_0, 0;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000022329624250;
T_12 ;
    %wait E_00000223296f6420;
    %load/vec4 v00000223297a3380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000223297a34c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000223297a2480_0;
    %assign/vec4 v00000223297a34c0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022329624250;
T_13 ;
    %wait E_00000223296f6960;
    %load/vec4 v00000223297a34c0_0;
    %store/vec4 v00000223297a2480_0, 0, 4;
    %load/vec4 v00000223297a34c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
    %jmp T_13.11;
T_13.0 ;
    %load/vec4 v00000223297a2020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.14, 9;
    %load/vec4 v00000223297a1c60_0;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
T_13.12 ;
    %jmp T_13.11;
T_13.1 ;
    %load/vec4 v00000223297a01f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
T_13.16 ;
    %jmp T_13.11;
T_13.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
    %jmp T_13.11;
T_13.3 ;
    %load/vec4 v00000223297a03d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.19, 9;
    %load/vec4 v00000223297a00b0_0;
    %and;
T_13.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
T_13.18 ;
    %jmp T_13.11;
T_13.4 ;
    %load/vec4 v00000223297a2a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.20, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
T_13.20 ;
    %jmp T_13.11;
T_13.5 ;
    %load/vec4 v00000223297a1e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.22, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
T_13.22 ;
    %jmp T_13.11;
T_13.6 ;
    %load/vec4 v00000223297a2a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.24, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
T_13.24 ;
    %jmp T_13.11;
T_13.7 ;
    %load/vec4 v00000223297a1e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.26, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
T_13.26 ;
    %jmp T_13.11;
T_13.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000223297a2480_0, 0, 4;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000022329624250;
T_14 ;
    %wait E_00000223296f6420;
    %load/vec4 v00000223297a3380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000223297a1da0_0, 0, 32;
T_14.2 ;
    %load/vec4 v00000223297a1da0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000223297a1da0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a1760, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000223297a1da0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a2660, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v00000223297a1da0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a1620, 0, 4;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 3, v00000223297a1da0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a19e0, 0, 4;
    %load/vec4 v00000223297a1da0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223297a1da0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a1c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a18a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000223297a2e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a2840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a1ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000223297a25c0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v00000223297a2340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000223297a28e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000223297a27a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000223297a31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a2f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000223297a2b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000223297a2520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a1b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a32e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a3f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a1800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a2ca0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a18a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a2840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a1b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a32e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a3f90_0, 0;
    %load/vec4 v00000223297a34c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a1c60_0, 0;
    %jmp T_14.15;
T_14.4 ;
    %load/vec4 v00000223297a2020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.18, 9;
    %load/vec4 v00000223297a1c60_0;
    %and;
T_14.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v00000223297a1f80_0;
    %assign/vec4 v00000223297a28e0_0, 0;
    %load/vec4 v00000223297a20c0_0;
    %assign/vec4 v00000223297a27a0_0, 0;
    %load/vec4 v00000223297a1940_0;
    %assign/vec4 v00000223297a31a0_0, 0;
    %load/vec4 v00000223297a23e0_0;
    %assign/vec4 v00000223297a2f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a1c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a1800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a2ca0_0, 0;
T_14.16 ;
    %jmp T_14.15;
T_14.5 ;
    %jmp T_14.15;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a1800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a2ca0_0, 0;
    %load/vec4 v00000223297a2b60_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000223297a2b60_0, 0;
    %load/vec4 v00000223297a2f20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.19, 4;
    %load/vec4 v00000223297a1d00_0;
    %load/vec4 v00000223297a2700_0;
    %store/vec4 v00000223297a08d0_0, 0, 3;
    %store/vec4 v00000223297a0dd0_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.get_word, S_00000223296a4320;
    %assign/vec4 v00000223297a2e80_0, 0;
    %jmp T_14.20;
T_14.19 ;
    %load/vec4 v00000223297a1d00_0;
    %load/vec4 v00000223297a2700_0;
    %load/vec4 v00000223297a27a0_0;
    %load/vec4 v00000223297a31a0_0;
    %store/vec4 v000002232979fe30_0, 0, 4;
    %store/vec4 v000002232979f930_0, 0, 32;
    %store/vec4 v000002232979f6b0_0, 0, 3;
    %store/vec4 v00000223297a1050_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.set_word, S_00000223296a44b0;
    %load/vec4 v00000223297a2c00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a19e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000223297a2c00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a2660, 0, 4;
T_14.20 ;
    %jmp T_14.15;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a32e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a2ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a1800_0, 0;
    %load/vec4 v00000223297a2520_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000223297a2520_0, 0;
    %jmp T_14.15;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a3f90_0, 0;
    %load/vec4 v00000223297a2a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a2840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a1ee0_0, 0;
    %load/vec4 v00000223297a5070_0;
    %assign/vec4 v00000223297a25c0_0, 0;
    %load/vec4 v00000223297a1d00_0;
    %assign/vec4 v00000223297a2340_0, 0;
T_14.21 ;
    %jmp T_14.15;
T_14.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a3f90_0, 0;
    %jmp T_14.15;
T_14.10 ;
    %load/vec4 v00000223297a2a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a2840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a1ee0_0, 0;
    %load/vec4 v00000223297a28e0_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %assign/vec4 v00000223297a25c0_0, 0;
T_14.23 ;
    %jmp T_14.15;
T_14.11 ;
    %jmp T_14.15;
T_14.12 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000223297a2c00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a1760, 0, 4;
    %load/vec4 v00000223297a22a0_0;
    %load/vec4 v00000223297a2c00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a1620, 0, 4;
    %load/vec4 v00000223297a2f20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.25, 4;
    %load/vec4 v00000223297a1bc0_0;
    %load/vec4 v00000223297a2c00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a19e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000223297a2c00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a2660, 0, 4;
    %load/vec4 v00000223297a1bc0_0;
    %load/vec4 v00000223297a2700_0;
    %store/vec4 v00000223297a08d0_0, 0, 3;
    %store/vec4 v00000223297a0dd0_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.get_word, S_00000223296a4320;
    %assign/vec4 v00000223297a2e80_0, 0;
    %jmp T_14.26;
T_14.25 ;
    %load/vec4 v00000223297a1bc0_0;
    %load/vec4 v00000223297a2700_0;
    %load/vec4 v00000223297a27a0_0;
    %load/vec4 v00000223297a31a0_0;
    %store/vec4 v000002232979fe30_0, 0, 4;
    %store/vec4 v000002232979f930_0, 0, 32;
    %store/vec4 v000002232979f6b0_0, 0, 3;
    %store/vec4 v00000223297a1050_0, 0, 256;
    %callf/vec4 TD_tb_cache_system.u_dut.u_cache.set_word, S_00000223296a44b0;
    %load/vec4 v00000223297a2c00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a19e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000223297a2c00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a2660, 0, 4;
T_14.26 ;
    %jmp T_14.15;
T_14.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a18a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a1c60_0, 0;
    %jmp T_14.15;
T_14.15 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000223295c2d40;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000223297a4170_0, 0, 32;
T_15.0 ;
    %load/vec4 v00000223297a4170_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v00000223297a4170_0;
    %muli 4, 0, 32;
    %ix/getv/s 4, v00000223297a4170_0;
    %store/vec4a v00000223297a4670, 4, 0;
    %load/vec4 v00000223297a4170_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223297a4170_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_00000223295c2d40;
T_16 ;
    %wait E_00000223296f6420;
    %load/vec4 v00000223297a3c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000223297a4e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a4a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a3630_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v00000223297a5430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000223297a5390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a36d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a3ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000223297a3bd0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v00000223297a3770_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000223297a4e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000223297a4e90_0, 0;
    %jmp T_16.6;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a3630_0, 0;
    %load/vec4 v00000223297a3db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.9, 9;
    %load/vec4 v00000223297a4a30_0;
    %and;
T_16.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a36d0_0, 0;
    %load/vec4 v00000223297a3b30_0;
    %assign/vec4 v00000223297a3ef0_0, 0;
    %load/vec4 v00000223297a54d0_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %assign/vec4 v00000223297a3bd0_0, 0;
    %load/vec4 v00000223297a4c10_0;
    %assign/vec4 v00000223297a3770_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000223297a5390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a4a30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000223297a4e90_0, 0;
T_16.7 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v00000223297a5390_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.10, 5;
    %load/vec4 v00000223297a5390_0;
    %subi 1, 0, 4;
    %assign/vec4 v00000223297a5390_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000223297a4e90_0, 0;
T_16.11 ;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v00000223297a3ef0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.12, 4;
    %load/vec4 v00000223297a40d0_0;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000223297a4670, 4;
    %load/vec4 v00000223297a40d0_0;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000223297a4670, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000223297a40d0_0;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000223297a4670, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000223297a40d0_0;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000223297a4670, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000223297a40d0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000223297a4670, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000223297a40d0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000223297a4670, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000223297a40d0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000223297a4670, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000223297a40d0_0;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000223297a4670, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000223297a5430_0, 0;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v00000223297a3770_0;
    %parti/s 32, 0, 2;
    %load/vec4 v00000223297a40d0_0;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a4670, 0, 4;
    %load/vec4 v00000223297a3770_0;
    %parti/s 32, 32, 7;
    %load/vec4 v00000223297a40d0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a4670, 0, 4;
    %load/vec4 v00000223297a3770_0;
    %parti/s 32, 64, 8;
    %load/vec4 v00000223297a40d0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a4670, 0, 4;
    %load/vec4 v00000223297a3770_0;
    %parti/s 32, 96, 8;
    %load/vec4 v00000223297a40d0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a4670, 0, 4;
    %load/vec4 v00000223297a3770_0;
    %parti/s 32, 128, 9;
    %load/vec4 v00000223297a40d0_0;
    %addi 4, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a4670, 0, 4;
    %load/vec4 v00000223297a3770_0;
    %parti/s 32, 160, 9;
    %load/vec4 v00000223297a40d0_0;
    %addi 5, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a4670, 0, 4;
    %load/vec4 v00000223297a3770_0;
    %parti/s 32, 192, 9;
    %load/vec4 v00000223297a40d0_0;
    %addi 6, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a4670, 0, 4;
    %load/vec4 v00000223297a3770_0;
    %parti/s 32, 224, 9;
    %load/vec4 v00000223297a40d0_0;
    %addi 7, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223297a4670, 0, 4;
T_16.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a3630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000223297a36d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000223297a4e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000223297a4a30_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000022329719c20;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000223297a6900_0, 0, 1;
T_17.0 ;
    %delay 5000, 0;
    %load/vec4 v00000223297a6900_0;
    %inv;
    %store/vec4 v00000223297a6900_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0000022329719c20;
T_18 ;
    %vpi_call/w 4 207 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 208 "$display", "Cache Memory System - Comprehensive Testbench" {0 0 0};
    %vpi_call/w 4 209 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 211 "$display", "Cache Type: DIRECT-MAPPED" {0 0 0};
    %vpi_call/w 4 212 "$display", "  Sets: 32, Block Size: 32 bytes" {0 0 0};
    %vpi_call/w 4 217 "$display", "============================================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000223297a58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000223297a6a40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000223297a6180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000223297a69a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000223297a5be0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000223297a6540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000223297a5fa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000223297a6c20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000223297a5820_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000223296f60e0;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000223297a5820_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000223296f60e0;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 236 "$display", "--- Reset Complete ---\012" {0 0 0};
    %vpi_call/w 4 241 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 242 "$display", "TEST A: Compulsory Miss then Hit (Same Block)" {0 0 0};
    %vpi_call/w 4 243 "$display", "============================================================" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 248 "$display", "\012A.1: Read 0x100 - Expect MISS (compulsory)" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4271665, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 253 "$display", "\012A.2: Read 0x104 - Expect HIT (same block)" {0 0 0};
    %pushi/vec4 260, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 260, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4271666, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 257 "$display", "\012A.3: Read 0x110 - Expect HIT (same block)" {0 0 0};
    %pushi/vec4 272, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 272, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4271667, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 261 "$display", "\012A.4: Read 0x11C - Expect HIT (same block, last word)" {0 0 0};
    %pushi/vec4 284, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4271668, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %vpi_call/w 4 264 "$display", "\012--- Test A Complete ---" {0 0 0};
    %vpi_call/w 4 265 "$display", "Hits: %0d, Misses: %0d\012", v00000223297a5fa0_0, v00000223297a6c20_0 {0 0 0};
    %vpi_call/w 4 270 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 271 "$display", "TEST B: Conflict Miss" {0 0 0};
    %vpi_call/w 4 272 "$display", "============================================================" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 282 "$display", "\012B.1: Read 0x100 - Expect HIT (already in cache)" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337201, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 286 "$display", "\012B.2: Read 0x500 - Expect MISS (conflict, evicts 0x100)" {0 0 0};
    %pushi/vec4 1280, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 1280, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337202, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 290 "$display", "\012B.3: Read 0x100 - Expect MISS (was evicted)" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4337203, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %vpi_call/w 4 321 "$display", "\012--- Test B Complete ---" {0 0 0};
    %vpi_call/w 4 322 "$display", "Hits: %0d, Misses: %0d\012", v00000223297a5fa0_0, v00000223297a6c20_0 {0 0 0};
    %vpi_call/w 4 327 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 328 "$display", "TEST C: Write Hit (Write-Back Policy)" {0 0 0};
    %vpi_call/w 4 329 "$display", "============================================================" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 333 "$display", "\012C.1: Read 0x200 - Bring block into cache" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4402737, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 338 "$display", "\012C.2: Write 0xDEADBEEF to 0x200 - Expect HIT" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000002232979fc50_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v00000223297a0830_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000223297a06f0_0, 0, 4;
    %fork TD_tb_cache_system.do_write, S_00000223297497a0;
    %join;
    %load/vec4 v00000223297a0f10_0;
    %store/vec4 v00000223297a5f00_0, 0, 1;
    %load/vec4 v00000223297a5f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %vpi_call/w 4 341 "$display", "  *** ERROR C.2: Expected HIT on write" {0 0 0};
    %load/vec4 v00000223297a6540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223297a6540_0, 0, 32;
T_18.4 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 347 "$display", "\012C.3: Read 0x200 - Expect HIT with new value" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4402739, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 352 "$display", "\012C.4: Partial write 0xFF to byte 0 of 0x204" {0 0 0};
    %pushi/vec4 516, 0, 32;
    %store/vec4 v000002232979fbb0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000022329749250;
    %join;
    %load/vec4 v00000223297a0650_0;
    %store/vec4 v00000223297a6ae0_0, 0, 32;
    %load/vec4 v000002232979f890_0;
    %store/vec4 v00000223297a5f00_0, 0, 1;
    %pushi/vec4 516, 0, 32;
    %store/vec4 v000002232979fc50_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v00000223297a0830_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000223297a06f0_0, 0, 4;
    %fork TD_tb_cache_system.do_write, S_00000223297497a0;
    %join;
    %load/vec4 v00000223297a0f10_0;
    %store/vec4 v00000223297a5f00_0, 0, 1;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 357 "$display", "\012C.5: Verify partial write at 0x204" {0 0 0};
    %load/vec4 v00000223297a6ae0_0;
    %pushi/vec4 4294967040, 0, 32;
    %and;
    %pushi/vec4 255, 0, 32;
    %or;
    %store/vec4 v00000223297a5960_0, 0, 32;
    %pushi/vec4 516, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %load/vec4 v00000223297a5960_0;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4402741, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %vpi_call/w 4 361 "$display", "\012--- Test C Complete ---" {0 0 0};
    %vpi_call/w 4 362 "$display", "Hits: %0d, Misses: %0d\012", v00000223297a5fa0_0, v00000223297a6c20_0 {0 0 0};
    %vpi_call/w 4 367 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 368 "$display", "TEST D: Dirty Eviction with Writeback" {0 0 0};
    %vpi_call/w 4 369 "$display", "============================================================" {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 379 "$display", "\012D.1: Read 0x600 - Should trigger writeback of dirty 0x200" {0 0 0};
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v000002232979fbb0_0, 0, 32;
    %fork TD_tb_cache_system.do_read, S_0000022329749250;
    %join;
    %load/vec4 v00000223297a0650_0;
    %store/vec4 v00000223297a6ae0_0, 0, 32;
    %load/vec4 v000002232979f890_0;
    %store/vec4 v00000223297a5f00_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 384 "$display", "\012D.2: Read 0x200 - Miss, reload - should have persisted value" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4468274, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %vpi_call/w 4 410 "$display", "\012--- Test D Complete ---" {0 0 0};
    %vpi_call/w 4 411 "$display", "Hits: %0d, Misses: %0d\012", v00000223297a5fa0_0, v00000223297a6c20_0 {0 0 0};
    %vpi_call/w 4 416 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 417 "$display", "TEST E: Write Miss (Write-Allocate Policy)" {0 0 0};
    %vpi_call/w 4 418 "$display", "============================================================" {0 0 0};
    %pushi/vec4 18, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 422 "$display", "\012E.1: Write 0xCAFEBABE to 0x800 - Expect MISS (write-allocate)" {0 0 0};
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v000002232979fc50_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v00000223297a0830_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000223297a06f0_0, 0, 4;
    %fork TD_tb_cache_system.do_write, S_00000223297497a0;
    %join;
    %load/vec4 v00000223297a0f10_0;
    %store/vec4 v00000223297a5f00_0, 0, 1;
    %load/vec4 v00000223297a5f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %vpi_call/w 4 425 "$display", "  *** ERROR E.1: Expected MISS on first write" {0 0 0};
    %load/vec4 v00000223297a6540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223297a6540_0, 0, 32;
T_18.6 ;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 431 "$display", "\012E.2: Read 0x800 - Expect HIT with written value" {0 0 0};
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4533810, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 436 "$display", "\012E.3: Read 0x804 - Should be original memory value" {0 0 0};
    %pushi/vec4 2052, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 2052, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4533811, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %vpi_call/w 4 439 "$display", "\012--- Test E Complete ---" {0 0 0};
    %vpi_call/w 4 440 "$display", "Hits: %0d, Misses: %0d\012", v00000223297a5fa0_0, v00000223297a6c20_0 {0 0 0};
    %vpi_call/w 4 484 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 485 "$display", "TEST G: Sequential Access Pattern" {0 0 0};
    %vpi_call/w 4 486 "$display", "============================================================" {0 0 0};
    %pushi/vec4 27, 0, 32;
    %store/vec4 v00000223297a7080_0, 0, 32;
    %vpi_call/w 4 490 "$display", "\012G.1-4: Sequential block reads" {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664881, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664882, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 4160, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 4160, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664883, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 4192, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 4192, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664884, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %vpi_call/w 4 497 "$display", "\012G.5-8: Re-access same blocks" {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664885, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664886, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 4160, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 4160, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664887, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %pushi/vec4 4192, 0, 32;
    %store/vec4 v000002232979f7f0_0, 0, 32;
    %pushi/vec4 4192, 0, 32;
    %store/vec4 v00000223297a0150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002232979fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4664888, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000223297a0ab0_0, 0, 256;
    %fork TD_tb_cache_system.check_read, S_00000223297490c0;
    %join;
    %vpi_call/w 4 503 "$display", "\012--- Test G Complete ---" {0 0 0};
    %vpi_call/w 4 504 "$display", "Hits: %0d, Misses: %0d\012", v00000223297a5fa0_0, v00000223297a6c20_0 {0 0 0};
    %vpi_call/w 4 509 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 510 "$display", "FINAL RESULTS" {0 0 0};
    %vpi_call/w 4 511 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 512 "$display", "Total Hits:   %0d", v00000223297a5fa0_0 {0 0 0};
    %vpi_call/w 4 513 "$display", "Total Misses: %0d", v00000223297a6c20_0 {0 0 0};
    %load/vec4 v00000223297a5fa0_0;
    %load/vec4 v00000223297a6c20_0;
    %add;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.8, 5;
    %load/vec4 v00000223297a5fa0_0;
    %muli 100, 0, 32;
    %load/vec4 v00000223297a5fa0_0;
    %load/vec4 v00000223297a6c20_0;
    %add;
    %div/s;
    %vpi_call/w 4 515 "$display", "Hit Rate:     %0d%%", S<0,vec4,s32> {1 0 0};
T_18.8 ;
    %vpi_call/w 4 516 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v00000223297a6540_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %vpi_call/w 4 519 "$display", "*** ALL TESTS PASSED ***" {0 0 0};
    %jmp T_18.11;
T_18.10 ;
    %vpi_call/w 4 521 "$display", "*** %0d ERRORS DETECTED ***", v00000223297a6540_0 {0 0 0};
T_18.11 ;
    %vpi_call/w 4 524 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 525 "$display", "Simulation Complete at time %0t", $time {0 0 0};
    %vpi_call/w 4 526 "$display", "============================================================\012" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 4 529 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000022329719c20;
T_19 ;
    %delay 500000000, 0;
    %vpi_call/w 4 537 "$display", "\012*** TIMEOUT: Simulation exceeded maximum time ***" {0 0 0};
    %vpi_call/w 4 538 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000022329719c20;
T_20 ;
    %vpi_call/w 4 545 "$dumpfile", "cache_system.vcd" {0 0 0};
    %vpi_call/w 4 546 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022329719c20 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "rtl/set_associative_cache.v";
    "tb/tb_cache_system.v";
    "rtl/cache_top.v";
    "rtl/direct_mapped_cache.v";
    "rtl/main_memory.v";
