module concat_module(
    input  [4:0] a,
    input  [4:0] b,
    input  [4:0] c,
    input  [4:0] d,
    input  [4:0] e,
    input  [4:0] f,
    output [7:0] w,
    output [7:0] x,
    output [7:0] y,
    output [7:0] z
);

  // Internal 32-bit wire to hold the combined input vectors and the appended two '1' bits.
  wire [31:0] combined;

  // Concatenate the six 5-bit inputs (in the specified order) and append two '1' bits.
  assign combined = {a, b, c, d, e, f, 2'b11};

  // Split the 32-bit combined vector into four 8-bit segments.
  assign w = combined[31:24];
  assign x = combined[23:16];
  assign y = combined[15:8];
  assign z = combined[7:0];

endmodule