## Implementation on Zedboard
Files uploaded on this rep have been end-to-end implemented on Zedboard and verified, each file contains all the required items along with simulation files if needed. The source and simulation files are written in Verilog.
