Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 11 14:01:04 2021
| Host         : DESKTOP-RPQ2DOT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_simple_timing_summary_routed.rpt -pb top_simple_timing_summary_routed.pb -rpx top_simple_timing_summary_routed.rpx -warn_on_violation
| Design       : top_simple
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.169    -1421.258                   1957                71221        0.050        0.000                      0                71221        3.750        0.000                       0                 27201  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -9.169    -1421.258                   1957                71221        0.050        0.000                      0                71221        3.750        0.000                       0                 27201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1957  Failing Endpoints,  Worst Slack       -9.169ns,  Total Violation    -1421.258ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.169ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.976ns  (logic 9.205ns (48.508%)  route 9.771ns (51.492%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.739     3.033    pool_layer2/pool_controller/CLK
    SLICE_X87Y4          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y4          FDRE (Prop_fdre_C_Q)         0.419     3.452 r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/Q
                         net (fo=4, routed)           0.482     3.934    pool_layer2/pool_controller/dataSet_reg[0][3]_5[3]
    SLICE_X87Y4          LUT3 (Prop_lut3_I0_O)        0.299     4.233 r  pool_layer2/pool_controller/avg_buff[11]_i_62/O
                         net (fo=1, routed)           0.926     5.159    pool_layer2/pool_controller/avg_buff[11]_i_62_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.709 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.709    pool_layer2/pool_controller/avg_buff_reg[11]_i_27_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.826 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.826    pool_layer2/pool_controller/avg_buff_reg[15]_i_27_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.943 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.943    pool_layer2/pool_controller/avg_buff_reg[19]_i_27_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.258 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_27/O[3]
                         net (fo=4, routed)           1.149     7.408    pool_layer2/pool_controller/avg_buff_reg[23]_i_27_n_4
    SLICE_X76Y8          LUT3 (Prop_lut3_I1_O)        0.333     7.741 r  pool_layer2/pool_controller/avg_buff[23]_i_30_replica/O
                         net (fo=2, routed)           0.649     8.389    pool_layer2/pool_controller/avg_buff[23]_i_30_n_0_repN
    SLICE_X79Y8          LUT6 (Prop_lut6_I0_O)        0.332     8.721 r  pool_layer2/pool_controller/avg_buff[23]_i_20/O
                         net (fo=1, routed)           0.000     8.721    pool_layer2/pool_controller/avg_buff[23]_i_20_n_0
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.253 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.253    pool_layer2/pool_controller/avg_buff_reg[23]_i_4_n_0
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.367 r  pool_layer2/pool_controller/avg_buff_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.367    pool_layer2/pool_controller/avg_buff_reg[27]_i_4_n_0
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.701 r  pool_layer2/pool_controller/avg_buff_reg[31]_i_2/O[1]
                         net (fo=19, routed)          0.990    10.691    pool_controller/avg_buff0[29]
    SLICE_X81Y7          LUT2 (Prop_lut2_I1_O)        0.303    10.994 r  avg_buff[7]_i_81/O
                         net (fo=1, routed)           0.000    10.994    avg_buff[7]_i_81_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.544 r  avg_buff_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.544    avg_buff_reg[7]_i_73_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  avg_buff_reg[28]_i_64/O[1]
                         net (fo=3, routed)           0.582    12.460    avg_buff_reg[28]_i_64_n_6
    SLICE_X85Y10         LUT3 (Prop_lut3_I0_O)        0.303    12.763 r  avg_buff[7]_i_39/O
                         net (fo=1, routed)           0.779    13.543    avg_buff[7]_i_39_n_0
    SLICE_X84Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.928 r  avg_buff_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.928    avg_buff_reg[7]_i_22_n_0
    SLICE_X84Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  avg_buff_reg[11]_i_22/O[2]
                         net (fo=3, routed)           0.522    14.688    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_0[2]
    SLICE_X87Y7          LUT3 (Prop_lut3_I1_O)        0.302    14.990 r  pool_layer2/pool_controller/avg_buff[11]_i_8/O
                         net (fo=1, routed)           0.628    15.618    pool_layer2/pool_controller/avg_buff[11]_i_8_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.144 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.457 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_3/O[3]
                         net (fo=5, routed)           0.634    17.090    pool_layer2/pool_controller/avg_buff_reg[15]_i_3_n_4
    SLICE_X78Y8          LUT2 (Prop_lut2_I0_O)        0.306    17.396 r  pool_layer2/pool_controller/avg_buff[28]_i_92/O
                         net (fo=1, routed)           0.000    17.396    pool_layer2/pool_controller/avg_buff[28]_i_92_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.946 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.946    pool_layer2/pool_controller/avg_buff_reg[28]_i_66_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.280 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=3, routed)           0.789    19.069    pool_layer2/pool_controller/avg_buff_reg[28]_i_49_n_6
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.303    19.372 r  pool_layer2/pool_controller/avg_buff[28]_i_62/O
                         net (fo=1, routed)           0.000    19.372    pool_layer2/pool_controller/avg_buff[28]_i_62_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.885 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.885    pool_layer2/pool_controller/avg_buff_reg[28]_i_27_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.002 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.002    pool_layer2/pool_controller/avg_buff_reg[28]_i_11_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.119 f  pool_layer2/pool_controller/avg_buff_reg[28]_i_8/CO[3]
                         net (fo=23, routed)          1.001    21.120    pool_layer2/pool_controller/avg_buff_reg[28]_i_8_n_0
    SLICE_X83Y11         LUT4 (Prop_lut4_I3_O)        0.124    21.244 r  pool_layer2/pool_controller/avg_buff[28]_i_2_replica_1/O
                         net (fo=2, routed)           0.641    21.885    pool_layer2/pool_controller/avg_buff[28]_i_2_n_0_repN_3
    SLICE_X72Y11         LUT6 (Prop_lut6_I0_O)        0.124    22.009 r  pool_layer2/pool_controller/avg_buff[17]_i_1/O
                         net (fo=1, routed)           0.000    22.009    pool_layer2/pool_controller/avg_buff0_out[17]
    SLICE_X72Y11         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.556    12.736    pool_layer2/pool_controller/CLK
    SLICE_X72Y11         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[17]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X72Y11         FDRE (Setup_fdre_C_D)        0.029    12.840    pool_layer2/pool_controller/avg_buff_reg[17]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -22.009    
  -------------------------------------------------------------------
                         slack                                 -9.169    

Slack (VIOLATED) :        -9.156ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.964ns  (logic 9.205ns (48.538%)  route 9.759ns (51.462%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.739     3.033    pool_layer2/pool_controller/CLK
    SLICE_X87Y4          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y4          FDRE (Prop_fdre_C_Q)         0.419     3.452 r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/Q
                         net (fo=4, routed)           0.482     3.934    pool_layer2/pool_controller/dataSet_reg[0][3]_5[3]
    SLICE_X87Y4          LUT3 (Prop_lut3_I0_O)        0.299     4.233 r  pool_layer2/pool_controller/avg_buff[11]_i_62/O
                         net (fo=1, routed)           0.926     5.159    pool_layer2/pool_controller/avg_buff[11]_i_62_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.709 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.709    pool_layer2/pool_controller/avg_buff_reg[11]_i_27_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.826 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.826    pool_layer2/pool_controller/avg_buff_reg[15]_i_27_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.943 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.943    pool_layer2/pool_controller/avg_buff_reg[19]_i_27_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.258 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_27/O[3]
                         net (fo=4, routed)           1.149     7.408    pool_layer2/pool_controller/avg_buff_reg[23]_i_27_n_4
    SLICE_X76Y8          LUT3 (Prop_lut3_I1_O)        0.333     7.741 r  pool_layer2/pool_controller/avg_buff[23]_i_30_replica/O
                         net (fo=2, routed)           0.649     8.389    pool_layer2/pool_controller/avg_buff[23]_i_30_n_0_repN
    SLICE_X79Y8          LUT6 (Prop_lut6_I0_O)        0.332     8.721 r  pool_layer2/pool_controller/avg_buff[23]_i_20/O
                         net (fo=1, routed)           0.000     8.721    pool_layer2/pool_controller/avg_buff[23]_i_20_n_0
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.253 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.253    pool_layer2/pool_controller/avg_buff_reg[23]_i_4_n_0
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.367 r  pool_layer2/pool_controller/avg_buff_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.367    pool_layer2/pool_controller/avg_buff_reg[27]_i_4_n_0
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.701 r  pool_layer2/pool_controller/avg_buff_reg[31]_i_2/O[1]
                         net (fo=19, routed)          0.990    10.691    pool_controller/avg_buff0[29]
    SLICE_X81Y7          LUT2 (Prop_lut2_I1_O)        0.303    10.994 r  avg_buff[7]_i_81/O
                         net (fo=1, routed)           0.000    10.994    avg_buff[7]_i_81_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.544 r  avg_buff_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.544    avg_buff_reg[7]_i_73_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  avg_buff_reg[28]_i_64/O[1]
                         net (fo=3, routed)           0.582    12.460    avg_buff_reg[28]_i_64_n_6
    SLICE_X85Y10         LUT3 (Prop_lut3_I0_O)        0.303    12.763 r  avg_buff[7]_i_39/O
                         net (fo=1, routed)           0.779    13.543    avg_buff[7]_i_39_n_0
    SLICE_X84Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.928 r  avg_buff_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.928    avg_buff_reg[7]_i_22_n_0
    SLICE_X84Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  avg_buff_reg[11]_i_22/O[2]
                         net (fo=3, routed)           0.522    14.688    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_0[2]
    SLICE_X87Y7          LUT3 (Prop_lut3_I1_O)        0.302    14.990 r  pool_layer2/pool_controller/avg_buff[11]_i_8/O
                         net (fo=1, routed)           0.628    15.618    pool_layer2/pool_controller/avg_buff[11]_i_8_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.144 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.457 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_3/O[3]
                         net (fo=5, routed)           0.634    17.090    pool_layer2/pool_controller/avg_buff_reg[15]_i_3_n_4
    SLICE_X78Y8          LUT2 (Prop_lut2_I0_O)        0.306    17.396 r  pool_layer2/pool_controller/avg_buff[28]_i_92/O
                         net (fo=1, routed)           0.000    17.396    pool_layer2/pool_controller/avg_buff[28]_i_92_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.946 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.946    pool_layer2/pool_controller/avg_buff_reg[28]_i_66_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.280 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=3, routed)           0.789    19.069    pool_layer2/pool_controller/avg_buff_reg[28]_i_49_n_6
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.303    19.372 r  pool_layer2/pool_controller/avg_buff[28]_i_62/O
                         net (fo=1, routed)           0.000    19.372    pool_layer2/pool_controller/avg_buff[28]_i_62_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.885 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.885    pool_layer2/pool_controller/avg_buff_reg[28]_i_27_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.002 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.002    pool_layer2/pool_controller/avg_buff_reg[28]_i_11_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.119 f  pool_layer2/pool_controller/avg_buff_reg[28]_i_8/CO[3]
                         net (fo=23, routed)          1.001    21.120    pool_layer2/pool_controller/avg_buff_reg[28]_i_8_n_0
    SLICE_X83Y11         LUT4 (Prop_lut4_I3_O)        0.124    21.244 r  pool_layer2/pool_controller/avg_buff[28]_i_2_replica_1/O
                         net (fo=2, routed)           0.630    21.873    pool_layer2/pool_controller/avg_buff[28]_i_2_n_0_repN_3
    SLICE_X72Y11         LUT6 (Prop_lut6_I0_O)        0.124    21.997 r  pool_layer2/pool_controller/avg_buff[18]_i_1/O
                         net (fo=1, routed)           0.000    21.997    pool_layer2/pool_controller/avg_buff0_out[18]
    SLICE_X72Y11         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.556    12.736    pool_layer2/pool_controller/CLK
    SLICE_X72Y11         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[18]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X72Y11         FDRE (Setup_fdre_C_D)        0.031    12.842    pool_layer2/pool_controller/avg_buff_reg[18]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -21.997    
  -------------------------------------------------------------------
                         slack                                 -9.156    

Slack (VIOLATED) :        -9.142ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.954ns  (logic 9.205ns (48.565%)  route 9.749ns (51.435%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.739     3.033    pool_layer2/pool_controller/CLK
    SLICE_X87Y4          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y4          FDRE (Prop_fdre_C_Q)         0.419     3.452 r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/Q
                         net (fo=4, routed)           0.482     3.934    pool_layer2/pool_controller/dataSet_reg[0][3]_5[3]
    SLICE_X87Y4          LUT3 (Prop_lut3_I0_O)        0.299     4.233 r  pool_layer2/pool_controller/avg_buff[11]_i_62/O
                         net (fo=1, routed)           0.926     5.159    pool_layer2/pool_controller/avg_buff[11]_i_62_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.709 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.709    pool_layer2/pool_controller/avg_buff_reg[11]_i_27_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.826 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.826    pool_layer2/pool_controller/avg_buff_reg[15]_i_27_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.943 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.943    pool_layer2/pool_controller/avg_buff_reg[19]_i_27_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.258 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_27/O[3]
                         net (fo=4, routed)           1.149     7.408    pool_layer2/pool_controller/avg_buff_reg[23]_i_27_n_4
    SLICE_X76Y8          LUT3 (Prop_lut3_I1_O)        0.333     7.741 r  pool_layer2/pool_controller/avg_buff[23]_i_30_replica/O
                         net (fo=2, routed)           0.649     8.389    pool_layer2/pool_controller/avg_buff[23]_i_30_n_0_repN
    SLICE_X79Y8          LUT6 (Prop_lut6_I0_O)        0.332     8.721 r  pool_layer2/pool_controller/avg_buff[23]_i_20/O
                         net (fo=1, routed)           0.000     8.721    pool_layer2/pool_controller/avg_buff[23]_i_20_n_0
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.253 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.253    pool_layer2/pool_controller/avg_buff_reg[23]_i_4_n_0
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.367 r  pool_layer2/pool_controller/avg_buff_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.367    pool_layer2/pool_controller/avg_buff_reg[27]_i_4_n_0
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.701 r  pool_layer2/pool_controller/avg_buff_reg[31]_i_2/O[1]
                         net (fo=19, routed)          0.990    10.691    pool_controller/avg_buff0[29]
    SLICE_X81Y7          LUT2 (Prop_lut2_I1_O)        0.303    10.994 r  avg_buff[7]_i_81/O
                         net (fo=1, routed)           0.000    10.994    avg_buff[7]_i_81_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.544 r  avg_buff_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.544    avg_buff_reg[7]_i_73_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  avg_buff_reg[28]_i_64/O[1]
                         net (fo=3, routed)           0.582    12.460    avg_buff_reg[28]_i_64_n_6
    SLICE_X85Y10         LUT3 (Prop_lut3_I0_O)        0.303    12.763 r  avg_buff[7]_i_39/O
                         net (fo=1, routed)           0.779    13.543    avg_buff[7]_i_39_n_0
    SLICE_X84Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.928 r  avg_buff_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.928    avg_buff_reg[7]_i_22_n_0
    SLICE_X84Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  avg_buff_reg[11]_i_22/O[2]
                         net (fo=3, routed)           0.522    14.688    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_0[2]
    SLICE_X87Y7          LUT3 (Prop_lut3_I1_O)        0.302    14.990 r  pool_layer2/pool_controller/avg_buff[11]_i_8/O
                         net (fo=1, routed)           0.628    15.618    pool_layer2/pool_controller/avg_buff[11]_i_8_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.144 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.457 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_3/O[3]
                         net (fo=5, routed)           0.634    17.090    pool_layer2/pool_controller/avg_buff_reg[15]_i_3_n_4
    SLICE_X78Y8          LUT2 (Prop_lut2_I0_O)        0.306    17.396 r  pool_layer2/pool_controller/avg_buff[28]_i_92/O
                         net (fo=1, routed)           0.000    17.396    pool_layer2/pool_controller/avg_buff[28]_i_92_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.946 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.946    pool_layer2/pool_controller/avg_buff_reg[28]_i_66_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.280 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=3, routed)           0.789    19.069    pool_layer2/pool_controller/avg_buff_reg[28]_i_49_n_6
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.303    19.372 r  pool_layer2/pool_controller/avg_buff[28]_i_62/O
                         net (fo=1, routed)           0.000    19.372    pool_layer2/pool_controller/avg_buff[28]_i_62_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.885 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.885    pool_layer2/pool_controller/avg_buff_reg[28]_i_27_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.002 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.002    pool_layer2/pool_controller/avg_buff_reg[28]_i_11_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.119 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_8/CO[3]
                         net (fo=23, routed)          0.693    20.812    pool_layer2/pool_controller/avg_buff_reg[28]_i_8_n_0
    SLICE_X81Y11         LUT4 (Prop_lut4_I2_O)        0.124    20.936 r  pool_layer2/pool_controller/avg_buff[28]_i_4/O
                         net (fo=21, routed)          0.927    21.863    pool_layer2/pool_controller/avg_buff[28]_i_4_n_0
    SLICE_X72Y5          LUT6 (Prop_lut6_I3_O)        0.124    21.987 r  pool_layer2/pool_controller/avg_buff[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.987    pool_layer2/pool_controller/avg_buff0_out[1]
    SLICE_X72Y5          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.559    12.738    pool_layer2/pool_controller/CLK
    SLICE_X72Y5          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[1]/C
                         clock pessimism              0.230    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X72Y5          FDRE (Setup_fdre_C_D)        0.031    12.845    pool_layer2/pool_controller/avg_buff_reg[1]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 -9.142    

Slack (VIOLATED) :        -9.136ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 9.205ns (48.577%)  route 9.744ns (51.423%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.739     3.033    pool_layer2/pool_controller/CLK
    SLICE_X87Y4          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y4          FDRE (Prop_fdre_C_Q)         0.419     3.452 r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/Q
                         net (fo=4, routed)           0.482     3.934    pool_layer2/pool_controller/dataSet_reg[0][3]_5[3]
    SLICE_X87Y4          LUT3 (Prop_lut3_I0_O)        0.299     4.233 r  pool_layer2/pool_controller/avg_buff[11]_i_62/O
                         net (fo=1, routed)           0.926     5.159    pool_layer2/pool_controller/avg_buff[11]_i_62_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.709 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.709    pool_layer2/pool_controller/avg_buff_reg[11]_i_27_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.826 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.826    pool_layer2/pool_controller/avg_buff_reg[15]_i_27_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.943 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.943    pool_layer2/pool_controller/avg_buff_reg[19]_i_27_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.258 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_27/O[3]
                         net (fo=4, routed)           1.149     7.408    pool_layer2/pool_controller/avg_buff_reg[23]_i_27_n_4
    SLICE_X76Y8          LUT3 (Prop_lut3_I1_O)        0.333     7.741 r  pool_layer2/pool_controller/avg_buff[23]_i_30_replica/O
                         net (fo=2, routed)           0.649     8.389    pool_layer2/pool_controller/avg_buff[23]_i_30_n_0_repN
    SLICE_X79Y8          LUT6 (Prop_lut6_I0_O)        0.332     8.721 r  pool_layer2/pool_controller/avg_buff[23]_i_20/O
                         net (fo=1, routed)           0.000     8.721    pool_layer2/pool_controller/avg_buff[23]_i_20_n_0
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.253 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.253    pool_layer2/pool_controller/avg_buff_reg[23]_i_4_n_0
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.367 r  pool_layer2/pool_controller/avg_buff_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.367    pool_layer2/pool_controller/avg_buff_reg[27]_i_4_n_0
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.701 r  pool_layer2/pool_controller/avg_buff_reg[31]_i_2/O[1]
                         net (fo=19, routed)          0.990    10.691    pool_controller/avg_buff0[29]
    SLICE_X81Y7          LUT2 (Prop_lut2_I1_O)        0.303    10.994 r  avg_buff[7]_i_81/O
                         net (fo=1, routed)           0.000    10.994    avg_buff[7]_i_81_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.544 r  avg_buff_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.544    avg_buff_reg[7]_i_73_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  avg_buff_reg[28]_i_64/O[1]
                         net (fo=3, routed)           0.582    12.460    avg_buff_reg[28]_i_64_n_6
    SLICE_X85Y10         LUT3 (Prop_lut3_I0_O)        0.303    12.763 r  avg_buff[7]_i_39/O
                         net (fo=1, routed)           0.779    13.543    avg_buff[7]_i_39_n_0
    SLICE_X84Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.928 r  avg_buff_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.928    avg_buff_reg[7]_i_22_n_0
    SLICE_X84Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  avg_buff_reg[11]_i_22/O[2]
                         net (fo=3, routed)           0.522    14.688    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_0[2]
    SLICE_X87Y7          LUT3 (Prop_lut3_I1_O)        0.302    14.990 r  pool_layer2/pool_controller/avg_buff[11]_i_8/O
                         net (fo=1, routed)           0.628    15.618    pool_layer2/pool_controller/avg_buff[11]_i_8_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.144 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.457 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_3/O[3]
                         net (fo=5, routed)           0.634    17.090    pool_layer2/pool_controller/avg_buff_reg[15]_i_3_n_4
    SLICE_X78Y8          LUT2 (Prop_lut2_I0_O)        0.306    17.396 r  pool_layer2/pool_controller/avg_buff[28]_i_92/O
                         net (fo=1, routed)           0.000    17.396    pool_layer2/pool_controller/avg_buff[28]_i_92_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.946 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.946    pool_layer2/pool_controller/avg_buff_reg[28]_i_66_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.280 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=3, routed)           0.789    19.069    pool_layer2/pool_controller/avg_buff_reg[28]_i_49_n_6
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.303    19.372 r  pool_layer2/pool_controller/avg_buff[28]_i_62/O
                         net (fo=1, routed)           0.000    19.372    pool_layer2/pool_controller/avg_buff[28]_i_62_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.885 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.885    pool_layer2/pool_controller/avg_buff_reg[28]_i_27_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.002 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.002    pool_layer2/pool_controller/avg_buff_reg[28]_i_11_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.119 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_8/CO[3]
                         net (fo=23, routed)          0.693    20.812    pool_layer2/pool_controller/avg_buff_reg[28]_i_8_n_0
    SLICE_X81Y11         LUT4 (Prop_lut4_I2_O)        0.124    20.936 r  pool_layer2/pool_controller/avg_buff[28]_i_4/O
                         net (fo=21, routed)          0.922    21.858    pool_layer2/pool_controller/avg_buff[28]_i_4_n_0
    SLICE_X72Y5          LUT6 (Prop_lut6_I3_O)        0.124    21.982 r  pool_layer2/pool_controller/avg_buff[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.982    pool_layer2/pool_controller/avg_buff0_out[4]
    SLICE_X72Y5          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.559    12.738    pool_layer2/pool_controller/CLK
    SLICE_X72Y5          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[4]/C
                         clock pessimism              0.230    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X72Y5          FDRE (Setup_fdre_C_D)        0.032    12.846    pool_layer2/pool_controller/avg_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -21.982    
  -------------------------------------------------------------------
                         slack                                 -9.136    

Slack (VIOLATED) :        -9.066ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.877ns  (logic 9.205ns (48.762%)  route 9.672ns (51.238%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.739     3.033    pool_layer2/pool_controller/CLK
    SLICE_X87Y4          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y4          FDRE (Prop_fdre_C_Q)         0.419     3.452 r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/Q
                         net (fo=4, routed)           0.482     3.934    pool_layer2/pool_controller/dataSet_reg[0][3]_5[3]
    SLICE_X87Y4          LUT3 (Prop_lut3_I0_O)        0.299     4.233 r  pool_layer2/pool_controller/avg_buff[11]_i_62/O
                         net (fo=1, routed)           0.926     5.159    pool_layer2/pool_controller/avg_buff[11]_i_62_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.709 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.709    pool_layer2/pool_controller/avg_buff_reg[11]_i_27_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.826 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.826    pool_layer2/pool_controller/avg_buff_reg[15]_i_27_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.943 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.943    pool_layer2/pool_controller/avg_buff_reg[19]_i_27_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.258 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_27/O[3]
                         net (fo=4, routed)           1.149     7.408    pool_layer2/pool_controller/avg_buff_reg[23]_i_27_n_4
    SLICE_X76Y8          LUT3 (Prop_lut3_I1_O)        0.333     7.741 r  pool_layer2/pool_controller/avg_buff[23]_i_30_replica/O
                         net (fo=2, routed)           0.649     8.389    pool_layer2/pool_controller/avg_buff[23]_i_30_n_0_repN
    SLICE_X79Y8          LUT6 (Prop_lut6_I0_O)        0.332     8.721 r  pool_layer2/pool_controller/avg_buff[23]_i_20/O
                         net (fo=1, routed)           0.000     8.721    pool_layer2/pool_controller/avg_buff[23]_i_20_n_0
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.253 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.253    pool_layer2/pool_controller/avg_buff_reg[23]_i_4_n_0
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.367 r  pool_layer2/pool_controller/avg_buff_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.367    pool_layer2/pool_controller/avg_buff_reg[27]_i_4_n_0
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.701 r  pool_layer2/pool_controller/avg_buff_reg[31]_i_2/O[1]
                         net (fo=19, routed)          0.990    10.691    pool_controller/avg_buff0[29]
    SLICE_X81Y7          LUT2 (Prop_lut2_I1_O)        0.303    10.994 r  avg_buff[7]_i_81/O
                         net (fo=1, routed)           0.000    10.994    avg_buff[7]_i_81_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.544 r  avg_buff_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.544    avg_buff_reg[7]_i_73_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  avg_buff_reg[28]_i_64/O[1]
                         net (fo=3, routed)           0.582    12.460    avg_buff_reg[28]_i_64_n_6
    SLICE_X85Y10         LUT3 (Prop_lut3_I0_O)        0.303    12.763 r  avg_buff[7]_i_39/O
                         net (fo=1, routed)           0.779    13.543    avg_buff[7]_i_39_n_0
    SLICE_X84Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.928 r  avg_buff_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.928    avg_buff_reg[7]_i_22_n_0
    SLICE_X84Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  avg_buff_reg[11]_i_22/O[2]
                         net (fo=3, routed)           0.522    14.688    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_0[2]
    SLICE_X87Y7          LUT3 (Prop_lut3_I1_O)        0.302    14.990 r  pool_layer2/pool_controller/avg_buff[11]_i_8/O
                         net (fo=1, routed)           0.628    15.618    pool_layer2/pool_controller/avg_buff[11]_i_8_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.144 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.457 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_3/O[3]
                         net (fo=5, routed)           0.634    17.090    pool_layer2/pool_controller/avg_buff_reg[15]_i_3_n_4
    SLICE_X78Y8          LUT2 (Prop_lut2_I0_O)        0.306    17.396 r  pool_layer2/pool_controller/avg_buff[28]_i_92/O
                         net (fo=1, routed)           0.000    17.396    pool_layer2/pool_controller/avg_buff[28]_i_92_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.946 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.946    pool_layer2/pool_controller/avg_buff_reg[28]_i_66_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.280 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=3, routed)           0.789    19.069    pool_layer2/pool_controller/avg_buff_reg[28]_i_49_n_6
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.303    19.372 r  pool_layer2/pool_controller/avg_buff[28]_i_62/O
                         net (fo=1, routed)           0.000    19.372    pool_layer2/pool_controller/avg_buff[28]_i_62_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.885 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.885    pool_layer2/pool_controller/avg_buff_reg[28]_i_27_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.002 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.002    pool_layer2/pool_controller/avg_buff_reg[28]_i_11_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.119 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_8/CO[3]
                         net (fo=23, routed)          0.693    20.812    pool_layer2/pool_controller/avg_buff_reg[28]_i_8_n_0
    SLICE_X81Y11         LUT4 (Prop_lut4_I2_O)        0.124    20.936 r  pool_layer2/pool_controller/avg_buff[28]_i_4/O
                         net (fo=21, routed)          0.850    21.786    pool_layer2/pool_controller/avg_buff[28]_i_4_n_0
    SLICE_X72Y7          LUT6 (Prop_lut6_I3_O)        0.124    21.910 r  pool_layer2/pool_controller/avg_buff[9]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.910    pool_layer2/pool_controller/avg_buff0_out[9]
    SLICE_X72Y7          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.558    12.738    pool_layer2/pool_controller/CLK
    SLICE_X72Y7          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[9]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X72Y7          FDRE (Setup_fdre_C_D)        0.031    12.844    pool_layer2/pool_controller/avg_buff_reg[9]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -21.910    
  -------------------------------------------------------------------
                         slack                                 -9.066    

Slack (VIOLATED) :        -9.064ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 9.205ns (48.772%)  route 9.668ns (51.228%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.739     3.033    pool_layer2/pool_controller/CLK
    SLICE_X87Y4          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y4          FDRE (Prop_fdre_C_Q)         0.419     3.452 r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/Q
                         net (fo=4, routed)           0.482     3.934    pool_layer2/pool_controller/dataSet_reg[0][3]_5[3]
    SLICE_X87Y4          LUT3 (Prop_lut3_I0_O)        0.299     4.233 r  pool_layer2/pool_controller/avg_buff[11]_i_62/O
                         net (fo=1, routed)           0.926     5.159    pool_layer2/pool_controller/avg_buff[11]_i_62_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.709 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.709    pool_layer2/pool_controller/avg_buff_reg[11]_i_27_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.826 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.826    pool_layer2/pool_controller/avg_buff_reg[15]_i_27_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.943 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.943    pool_layer2/pool_controller/avg_buff_reg[19]_i_27_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.258 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_27/O[3]
                         net (fo=4, routed)           1.149     7.408    pool_layer2/pool_controller/avg_buff_reg[23]_i_27_n_4
    SLICE_X76Y8          LUT3 (Prop_lut3_I1_O)        0.333     7.741 r  pool_layer2/pool_controller/avg_buff[23]_i_30_replica/O
                         net (fo=2, routed)           0.649     8.389    pool_layer2/pool_controller/avg_buff[23]_i_30_n_0_repN
    SLICE_X79Y8          LUT6 (Prop_lut6_I0_O)        0.332     8.721 r  pool_layer2/pool_controller/avg_buff[23]_i_20/O
                         net (fo=1, routed)           0.000     8.721    pool_layer2/pool_controller/avg_buff[23]_i_20_n_0
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.253 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.253    pool_layer2/pool_controller/avg_buff_reg[23]_i_4_n_0
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.367 r  pool_layer2/pool_controller/avg_buff_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.367    pool_layer2/pool_controller/avg_buff_reg[27]_i_4_n_0
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.701 r  pool_layer2/pool_controller/avg_buff_reg[31]_i_2/O[1]
                         net (fo=19, routed)          0.990    10.691    pool_controller/avg_buff0[29]
    SLICE_X81Y7          LUT2 (Prop_lut2_I1_O)        0.303    10.994 r  avg_buff[7]_i_81/O
                         net (fo=1, routed)           0.000    10.994    avg_buff[7]_i_81_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.544 r  avg_buff_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.544    avg_buff_reg[7]_i_73_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  avg_buff_reg[28]_i_64/O[1]
                         net (fo=3, routed)           0.582    12.460    avg_buff_reg[28]_i_64_n_6
    SLICE_X85Y10         LUT3 (Prop_lut3_I0_O)        0.303    12.763 r  avg_buff[7]_i_39/O
                         net (fo=1, routed)           0.779    13.543    avg_buff[7]_i_39_n_0
    SLICE_X84Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.928 r  avg_buff_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.928    avg_buff_reg[7]_i_22_n_0
    SLICE_X84Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  avg_buff_reg[11]_i_22/O[2]
                         net (fo=3, routed)           0.522    14.688    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_0[2]
    SLICE_X87Y7          LUT3 (Prop_lut3_I1_O)        0.302    14.990 r  pool_layer2/pool_controller/avg_buff[11]_i_8/O
                         net (fo=1, routed)           0.628    15.618    pool_layer2/pool_controller/avg_buff[11]_i_8_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.144 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.457 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_3/O[3]
                         net (fo=5, routed)           0.634    17.090    pool_layer2/pool_controller/avg_buff_reg[15]_i_3_n_4
    SLICE_X78Y8          LUT2 (Prop_lut2_I0_O)        0.306    17.396 r  pool_layer2/pool_controller/avg_buff[28]_i_92/O
                         net (fo=1, routed)           0.000    17.396    pool_layer2/pool_controller/avg_buff[28]_i_92_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.946 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.946    pool_layer2/pool_controller/avg_buff_reg[28]_i_66_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.280 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=3, routed)           0.789    19.069    pool_layer2/pool_controller/avg_buff_reg[28]_i_49_n_6
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.303    19.372 r  pool_layer2/pool_controller/avg_buff[28]_i_62/O
                         net (fo=1, routed)           0.000    19.372    pool_layer2/pool_controller/avg_buff[28]_i_62_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.885 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.885    pool_layer2/pool_controller/avg_buff_reg[28]_i_27_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.002 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.002    pool_layer2/pool_controller/avg_buff_reg[28]_i_11_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.119 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_8/CO[3]
                         net (fo=23, routed)          0.693    20.812    pool_layer2/pool_controller/avg_buff_reg[28]_i_8_n_0
    SLICE_X81Y11         LUT4 (Prop_lut4_I2_O)        0.124    20.936 r  pool_layer2/pool_controller/avg_buff[28]_i_4/O
                         net (fo=21, routed)          0.846    21.782    pool_layer2/pool_controller/avg_buff[28]_i_4_n_0
    SLICE_X72Y7          LUT6 (Prop_lut6_I3_O)        0.124    21.906 r  pool_layer2/pool_controller/avg_buff[15]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.906    pool_layer2/pool_controller/avg_buff0_out[15]
    SLICE_X72Y7          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.558    12.738    pool_layer2/pool_controller/CLK
    SLICE_X72Y7          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[15]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X72Y7          FDRE (Setup_fdre_C_D)        0.029    12.842    pool_layer2/pool_controller/avg_buff_reg[15]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                 -9.064    

Slack (VIOLATED) :        -9.035ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.841ns  (logic 9.205ns (48.857%)  route 9.636ns (51.143%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.739     3.033    pool_layer2/pool_controller/CLK
    SLICE_X87Y4          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y4          FDRE (Prop_fdre_C_Q)         0.419     3.452 r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/Q
                         net (fo=4, routed)           0.482     3.934    pool_layer2/pool_controller/dataSet_reg[0][3]_5[3]
    SLICE_X87Y4          LUT3 (Prop_lut3_I0_O)        0.299     4.233 r  pool_layer2/pool_controller/avg_buff[11]_i_62/O
                         net (fo=1, routed)           0.926     5.159    pool_layer2/pool_controller/avg_buff[11]_i_62_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.709 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.709    pool_layer2/pool_controller/avg_buff_reg[11]_i_27_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.826 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.826    pool_layer2/pool_controller/avg_buff_reg[15]_i_27_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.943 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.943    pool_layer2/pool_controller/avg_buff_reg[19]_i_27_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.258 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_27/O[3]
                         net (fo=4, routed)           1.149     7.408    pool_layer2/pool_controller/avg_buff_reg[23]_i_27_n_4
    SLICE_X76Y8          LUT3 (Prop_lut3_I1_O)        0.333     7.741 r  pool_layer2/pool_controller/avg_buff[23]_i_30_replica/O
                         net (fo=2, routed)           0.649     8.389    pool_layer2/pool_controller/avg_buff[23]_i_30_n_0_repN
    SLICE_X79Y8          LUT6 (Prop_lut6_I0_O)        0.332     8.721 r  pool_layer2/pool_controller/avg_buff[23]_i_20/O
                         net (fo=1, routed)           0.000     8.721    pool_layer2/pool_controller/avg_buff[23]_i_20_n_0
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.253 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.253    pool_layer2/pool_controller/avg_buff_reg[23]_i_4_n_0
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.367 r  pool_layer2/pool_controller/avg_buff_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.367    pool_layer2/pool_controller/avg_buff_reg[27]_i_4_n_0
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.701 r  pool_layer2/pool_controller/avg_buff_reg[31]_i_2/O[1]
                         net (fo=19, routed)          0.990    10.691    pool_controller/avg_buff0[29]
    SLICE_X81Y7          LUT2 (Prop_lut2_I1_O)        0.303    10.994 r  avg_buff[7]_i_81/O
                         net (fo=1, routed)           0.000    10.994    avg_buff[7]_i_81_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.544 r  avg_buff_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.544    avg_buff_reg[7]_i_73_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  avg_buff_reg[28]_i_64/O[1]
                         net (fo=3, routed)           0.582    12.460    avg_buff_reg[28]_i_64_n_6
    SLICE_X85Y10         LUT3 (Prop_lut3_I0_O)        0.303    12.763 r  avg_buff[7]_i_39/O
                         net (fo=1, routed)           0.779    13.543    avg_buff[7]_i_39_n_0
    SLICE_X84Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.928 r  avg_buff_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.928    avg_buff_reg[7]_i_22_n_0
    SLICE_X84Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  avg_buff_reg[11]_i_22/O[2]
                         net (fo=3, routed)           0.522    14.688    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_0[2]
    SLICE_X87Y7          LUT3 (Prop_lut3_I1_O)        0.302    14.990 r  pool_layer2/pool_controller/avg_buff[11]_i_8/O
                         net (fo=1, routed)           0.628    15.618    pool_layer2/pool_controller/avg_buff[11]_i_8_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.144 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.457 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_3/O[3]
                         net (fo=5, routed)           0.634    17.090    pool_layer2/pool_controller/avg_buff_reg[15]_i_3_n_4
    SLICE_X78Y8          LUT2 (Prop_lut2_I0_O)        0.306    17.396 r  pool_layer2/pool_controller/avg_buff[28]_i_92/O
                         net (fo=1, routed)           0.000    17.396    pool_layer2/pool_controller/avg_buff[28]_i_92_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.946 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.946    pool_layer2/pool_controller/avg_buff_reg[28]_i_66_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.280 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=3, routed)           0.789    19.069    pool_layer2/pool_controller/avg_buff_reg[28]_i_49_n_6
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.303    19.372 r  pool_layer2/pool_controller/avg_buff[28]_i_62/O
                         net (fo=1, routed)           0.000    19.372    pool_layer2/pool_controller/avg_buff[28]_i_62_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.885 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.885    pool_layer2/pool_controller/avg_buff_reg[28]_i_27_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.002 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.002    pool_layer2/pool_controller/avg_buff_reg[28]_i_11_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.119 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_8/CO[3]
                         net (fo=23, routed)          0.693    20.812    pool_layer2/pool_controller/avg_buff_reg[28]_i_8_n_0
    SLICE_X81Y11         LUT4 (Prop_lut4_I2_O)        0.124    20.936 r  pool_layer2/pool_controller/avg_buff[28]_i_4/O
                         net (fo=21, routed)          0.814    21.750    pool_layer2/pool_controller/avg_buff[28]_i_4_n_0
    SLICE_X74Y12         LUT6 (Prop_lut6_I3_O)        0.124    21.874 r  pool_layer2/pool_controller/avg_buff[20]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.874    pool_layer2/pool_controller/avg_buff0_out[20]
    SLICE_X74Y12         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.555    12.734    pool_layer2/pool_controller/CLK
    SLICE_X74Y12         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[20]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X74Y12         FDRE (Setup_fdre_C_D)        0.029    12.839    pool_layer2/pool_controller/avg_buff_reg[20]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -21.874    
  -------------------------------------------------------------------
                         slack                                 -9.035    

Slack (VIOLATED) :        -9.030ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.838ns  (logic 9.205ns (48.865%)  route 9.633ns (51.135%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.739     3.033    pool_layer2/pool_controller/CLK
    SLICE_X87Y4          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y4          FDRE (Prop_fdre_C_Q)         0.419     3.452 r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/Q
                         net (fo=4, routed)           0.482     3.934    pool_layer2/pool_controller/dataSet_reg[0][3]_5[3]
    SLICE_X87Y4          LUT3 (Prop_lut3_I0_O)        0.299     4.233 r  pool_layer2/pool_controller/avg_buff[11]_i_62/O
                         net (fo=1, routed)           0.926     5.159    pool_layer2/pool_controller/avg_buff[11]_i_62_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.709 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.709    pool_layer2/pool_controller/avg_buff_reg[11]_i_27_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.826 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.826    pool_layer2/pool_controller/avg_buff_reg[15]_i_27_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.943 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.943    pool_layer2/pool_controller/avg_buff_reg[19]_i_27_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.258 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_27/O[3]
                         net (fo=4, routed)           1.149     7.408    pool_layer2/pool_controller/avg_buff_reg[23]_i_27_n_4
    SLICE_X76Y8          LUT3 (Prop_lut3_I1_O)        0.333     7.741 r  pool_layer2/pool_controller/avg_buff[23]_i_30_replica/O
                         net (fo=2, routed)           0.649     8.389    pool_layer2/pool_controller/avg_buff[23]_i_30_n_0_repN
    SLICE_X79Y8          LUT6 (Prop_lut6_I0_O)        0.332     8.721 r  pool_layer2/pool_controller/avg_buff[23]_i_20/O
                         net (fo=1, routed)           0.000     8.721    pool_layer2/pool_controller/avg_buff[23]_i_20_n_0
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.253 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.253    pool_layer2/pool_controller/avg_buff_reg[23]_i_4_n_0
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.367 r  pool_layer2/pool_controller/avg_buff_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.367    pool_layer2/pool_controller/avg_buff_reg[27]_i_4_n_0
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.701 r  pool_layer2/pool_controller/avg_buff_reg[31]_i_2/O[1]
                         net (fo=19, routed)          0.990    10.691    pool_controller/avg_buff0[29]
    SLICE_X81Y7          LUT2 (Prop_lut2_I1_O)        0.303    10.994 r  avg_buff[7]_i_81/O
                         net (fo=1, routed)           0.000    10.994    avg_buff[7]_i_81_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.544 r  avg_buff_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.544    avg_buff_reg[7]_i_73_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  avg_buff_reg[28]_i_64/O[1]
                         net (fo=3, routed)           0.582    12.460    avg_buff_reg[28]_i_64_n_6
    SLICE_X85Y10         LUT3 (Prop_lut3_I0_O)        0.303    12.763 r  avg_buff[7]_i_39/O
                         net (fo=1, routed)           0.779    13.543    avg_buff[7]_i_39_n_0
    SLICE_X84Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.928 r  avg_buff_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.928    avg_buff_reg[7]_i_22_n_0
    SLICE_X84Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  avg_buff_reg[11]_i_22/O[2]
                         net (fo=3, routed)           0.522    14.688    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_0[2]
    SLICE_X87Y7          LUT3 (Prop_lut3_I1_O)        0.302    14.990 r  pool_layer2/pool_controller/avg_buff[11]_i_8/O
                         net (fo=1, routed)           0.628    15.618    pool_layer2/pool_controller/avg_buff[11]_i_8_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.144 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.457 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_3/O[3]
                         net (fo=5, routed)           0.634    17.090    pool_layer2/pool_controller/avg_buff_reg[15]_i_3_n_4
    SLICE_X78Y8          LUT2 (Prop_lut2_I0_O)        0.306    17.396 r  pool_layer2/pool_controller/avg_buff[28]_i_92/O
                         net (fo=1, routed)           0.000    17.396    pool_layer2/pool_controller/avg_buff[28]_i_92_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.946 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.946    pool_layer2/pool_controller/avg_buff_reg[28]_i_66_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.280 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=3, routed)           0.789    19.069    pool_layer2/pool_controller/avg_buff_reg[28]_i_49_n_6
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.303    19.372 r  pool_layer2/pool_controller/avg_buff[28]_i_62/O
                         net (fo=1, routed)           0.000    19.372    pool_layer2/pool_controller/avg_buff[28]_i_62_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.885 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.885    pool_layer2/pool_controller/avg_buff_reg[28]_i_27_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.002 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.002    pool_layer2/pool_controller/avg_buff_reg[28]_i_11_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.119 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_8/CO[3]
                         net (fo=23, routed)          0.693    20.812    pool_layer2/pool_controller/avg_buff_reg[28]_i_8_n_0
    SLICE_X81Y11         LUT4 (Prop_lut4_I2_O)        0.124    20.936 r  pool_layer2/pool_controller/avg_buff[28]_i_4/O
                         net (fo=21, routed)          0.811    21.747    pool_layer2/pool_controller/avg_buff[28]_i_4_n_0
    SLICE_X74Y12         LUT6 (Prop_lut6_I2_O)        0.124    21.871 r  pool_layer2/pool_controller/avg_buff[16]_i_1/O
                         net (fo=1, routed)           0.000    21.871    pool_layer2/pool_controller/avg_buff0_out[16]
    SLICE_X74Y12         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.555    12.734    pool_layer2/pool_controller/CLK
    SLICE_X74Y12         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[16]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X74Y12         FDRE (Setup_fdre_C_D)        0.031    12.841    pool_layer2/pool_controller/avg_buff_reg[16]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -21.871    
  -------------------------------------------------------------------
                         slack                                 -9.030    

Slack (VIOLATED) :        -9.027ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.833ns  (logic 9.205ns (48.876%)  route 9.628ns (51.124%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.739     3.033    pool_layer2/pool_controller/CLK
    SLICE_X87Y4          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y4          FDRE (Prop_fdre_C_Q)         0.419     3.452 r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/Q
                         net (fo=4, routed)           0.482     3.934    pool_layer2/pool_controller/dataSet_reg[0][3]_5[3]
    SLICE_X87Y4          LUT3 (Prop_lut3_I0_O)        0.299     4.233 r  pool_layer2/pool_controller/avg_buff[11]_i_62/O
                         net (fo=1, routed)           0.926     5.159    pool_layer2/pool_controller/avg_buff[11]_i_62_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.709 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.709    pool_layer2/pool_controller/avg_buff_reg[11]_i_27_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.826 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.826    pool_layer2/pool_controller/avg_buff_reg[15]_i_27_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.943 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.943    pool_layer2/pool_controller/avg_buff_reg[19]_i_27_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.258 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_27/O[3]
                         net (fo=4, routed)           1.149     7.408    pool_layer2/pool_controller/avg_buff_reg[23]_i_27_n_4
    SLICE_X76Y8          LUT3 (Prop_lut3_I1_O)        0.333     7.741 r  pool_layer2/pool_controller/avg_buff[23]_i_30_replica/O
                         net (fo=2, routed)           0.649     8.389    pool_layer2/pool_controller/avg_buff[23]_i_30_n_0_repN
    SLICE_X79Y8          LUT6 (Prop_lut6_I0_O)        0.332     8.721 r  pool_layer2/pool_controller/avg_buff[23]_i_20/O
                         net (fo=1, routed)           0.000     8.721    pool_layer2/pool_controller/avg_buff[23]_i_20_n_0
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.253 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.253    pool_layer2/pool_controller/avg_buff_reg[23]_i_4_n_0
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.367 r  pool_layer2/pool_controller/avg_buff_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.367    pool_layer2/pool_controller/avg_buff_reg[27]_i_4_n_0
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.701 r  pool_layer2/pool_controller/avg_buff_reg[31]_i_2/O[1]
                         net (fo=19, routed)          0.990    10.691    pool_controller/avg_buff0[29]
    SLICE_X81Y7          LUT2 (Prop_lut2_I1_O)        0.303    10.994 r  avg_buff[7]_i_81/O
                         net (fo=1, routed)           0.000    10.994    avg_buff[7]_i_81_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.544 r  avg_buff_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.544    avg_buff_reg[7]_i_73_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  avg_buff_reg[28]_i_64/O[1]
                         net (fo=3, routed)           0.582    12.460    avg_buff_reg[28]_i_64_n_6
    SLICE_X85Y10         LUT3 (Prop_lut3_I0_O)        0.303    12.763 r  avg_buff[7]_i_39/O
                         net (fo=1, routed)           0.779    13.543    avg_buff[7]_i_39_n_0
    SLICE_X84Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.928 r  avg_buff_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.928    avg_buff_reg[7]_i_22_n_0
    SLICE_X84Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  avg_buff_reg[11]_i_22/O[2]
                         net (fo=3, routed)           0.522    14.688    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_0[2]
    SLICE_X87Y7          LUT3 (Prop_lut3_I1_O)        0.302    14.990 r  pool_layer2/pool_controller/avg_buff[11]_i_8/O
                         net (fo=1, routed)           0.628    15.618    pool_layer2/pool_controller/avg_buff[11]_i_8_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.144 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.457 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_3/O[3]
                         net (fo=5, routed)           0.634    17.090    pool_layer2/pool_controller/avg_buff_reg[15]_i_3_n_4
    SLICE_X78Y8          LUT2 (Prop_lut2_I0_O)        0.306    17.396 r  pool_layer2/pool_controller/avg_buff[28]_i_92/O
                         net (fo=1, routed)           0.000    17.396    pool_layer2/pool_controller/avg_buff[28]_i_92_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.946 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.946    pool_layer2/pool_controller/avg_buff_reg[28]_i_66_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.280 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=3, routed)           0.789    19.069    pool_layer2/pool_controller/avg_buff_reg[28]_i_49_n_6
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.303    19.372 r  pool_layer2/pool_controller/avg_buff[28]_i_62/O
                         net (fo=1, routed)           0.000    19.372    pool_layer2/pool_controller/avg_buff[28]_i_62_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.885 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.885    pool_layer2/pool_controller/avg_buff_reg[28]_i_27_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.002 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.002    pool_layer2/pool_controller/avg_buff_reg[28]_i_11_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.119 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_8/CO[3]
                         net (fo=23, routed)          0.693    20.812    pool_layer2/pool_controller/avg_buff_reg[28]_i_8_n_0
    SLICE_X81Y11         LUT4 (Prop_lut4_I2_O)        0.124    20.936 r  pool_layer2/pool_controller/avg_buff[28]_i_4/O
                         net (fo=21, routed)          0.806    21.742    pool_layer2/pool_controller/avg_buff[28]_i_4_n_0
    SLICE_X75Y12         LUT6 (Prop_lut6_I2_O)        0.124    21.866 r  pool_layer2/pool_controller/avg_buff[25]_i_1/O
                         net (fo=1, routed)           0.000    21.866    pool_layer2/pool_controller/avg_buff0_out[25]
    SLICE_X75Y12         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.555    12.734    pool_layer2/pool_controller/CLK
    SLICE_X75Y12         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[25]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X75Y12         FDRE (Setup_fdre_C_D)        0.029    12.839    pool_layer2/pool_controller/avg_buff_reg[25]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -21.866    
  -------------------------------------------------------------------
                         slack                                 -9.027    

Slack (VIOLATED) :        -9.022ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.830ns  (logic 9.205ns (48.884%)  route 9.625ns (51.116%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.739     3.033    pool_layer2/pool_controller/CLK
    SLICE_X87Y4          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y4          FDRE (Prop_fdre_C_Q)         0.419     3.452 r  pool_layer2/pool_controller/dataSet_reg[0][3][3]/Q
                         net (fo=4, routed)           0.482     3.934    pool_layer2/pool_controller/dataSet_reg[0][3]_5[3]
    SLICE_X87Y4          LUT3 (Prop_lut3_I0_O)        0.299     4.233 r  pool_layer2/pool_controller/avg_buff[11]_i_62/O
                         net (fo=1, routed)           0.926     5.159    pool_layer2/pool_controller/avg_buff[11]_i_62_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.709 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.709    pool_layer2/pool_controller/avg_buff_reg[11]_i_27_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.826 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.826    pool_layer2/pool_controller/avg_buff_reg[15]_i_27_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.943 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.943    pool_layer2/pool_controller/avg_buff_reg[19]_i_27_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.258 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_27/O[3]
                         net (fo=4, routed)           1.149     7.408    pool_layer2/pool_controller/avg_buff_reg[23]_i_27_n_4
    SLICE_X76Y8          LUT3 (Prop_lut3_I1_O)        0.333     7.741 r  pool_layer2/pool_controller/avg_buff[23]_i_30_replica/O
                         net (fo=2, routed)           0.649     8.389    pool_layer2/pool_controller/avg_buff[23]_i_30_n_0_repN
    SLICE_X79Y8          LUT6 (Prop_lut6_I0_O)        0.332     8.721 r  pool_layer2/pool_controller/avg_buff[23]_i_20/O
                         net (fo=1, routed)           0.000     8.721    pool_layer2/pool_controller/avg_buff[23]_i_20_n_0
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.253 r  pool_layer2/pool_controller/avg_buff_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.253    pool_layer2/pool_controller/avg_buff_reg[23]_i_4_n_0
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.367 r  pool_layer2/pool_controller/avg_buff_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.367    pool_layer2/pool_controller/avg_buff_reg[27]_i_4_n_0
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.701 r  pool_layer2/pool_controller/avg_buff_reg[31]_i_2/O[1]
                         net (fo=19, routed)          0.990    10.691    pool_controller/avg_buff0[29]
    SLICE_X81Y7          LUT2 (Prop_lut2_I1_O)        0.303    10.994 r  avg_buff[7]_i_81/O
                         net (fo=1, routed)           0.000    10.994    avg_buff[7]_i_81_n_0
    SLICE_X81Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.544 r  avg_buff_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.544    avg_buff_reg[7]_i_73_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  avg_buff_reg[28]_i_64/O[1]
                         net (fo=3, routed)           0.582    12.460    avg_buff_reg[28]_i_64_n_6
    SLICE_X85Y10         LUT3 (Prop_lut3_I0_O)        0.303    12.763 r  avg_buff[7]_i_39/O
                         net (fo=1, routed)           0.779    13.543    avg_buff[7]_i_39_n_0
    SLICE_X84Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.928 r  avg_buff_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.928    avg_buff_reg[7]_i_22_n_0
    SLICE_X84Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  avg_buff_reg[11]_i_22/O[2]
                         net (fo=3, routed)           0.522    14.688    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_0[2]
    SLICE_X87Y7          LUT3 (Prop_lut3_I1_O)        0.302    14.990 r  pool_layer2/pool_controller/avg_buff[11]_i_8/O
                         net (fo=1, routed)           0.628    15.618    pool_layer2/pool_controller/avg_buff[11]_i_8_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.144 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    pool_layer2/pool_controller/avg_buff_reg[11]_i_3_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.457 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_3/O[3]
                         net (fo=5, routed)           0.634    17.090    pool_layer2/pool_controller/avg_buff_reg[15]_i_3_n_4
    SLICE_X78Y8          LUT2 (Prop_lut2_I0_O)        0.306    17.396 r  pool_layer2/pool_controller/avg_buff[28]_i_92/O
                         net (fo=1, routed)           0.000    17.396    pool_layer2/pool_controller/avg_buff[28]_i_92_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.946 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.946    pool_layer2/pool_controller/avg_buff_reg[28]_i_66_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.280 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=3, routed)           0.789    19.069    pool_layer2/pool_controller/avg_buff_reg[28]_i_49_n_6
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.303    19.372 r  pool_layer2/pool_controller/avg_buff[28]_i_62/O
                         net (fo=1, routed)           0.000    19.372    pool_layer2/pool_controller/avg_buff[28]_i_62_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.885 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.885    pool_layer2/pool_controller/avg_buff_reg[28]_i_27_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.002 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.002    pool_layer2/pool_controller/avg_buff_reg[28]_i_11_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.119 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_8/CO[3]
                         net (fo=23, routed)          0.693    20.812    pool_layer2/pool_controller/avg_buff_reg[28]_i_8_n_0
    SLICE_X81Y11         LUT4 (Prop_lut4_I2_O)        0.124    20.936 r  pool_layer2/pool_controller/avg_buff[28]_i_4/O
                         net (fo=21, routed)          0.803    21.739    pool_layer2/pool_controller/avg_buff[28]_i_4_n_0
    SLICE_X75Y12         LUT6 (Prop_lut6_I2_O)        0.124    21.863 r  pool_layer2/pool_controller/avg_buff[26]_i_1/O
                         net (fo=1, routed)           0.000    21.863    pool_layer2/pool_controller/avg_buff0_out[26]
    SLICE_X75Y12         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       1.555    12.734    pool_layer2/pool_controller/CLK
    SLICE_X75Y12         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[26]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X75Y12         FDRE (Setup_fdre_C_D)        0.031    12.841    pool_layer2/pool_controller/avg_buff_reg[26]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -21.863    
  -------------------------------------------------------------------
                         slack                                 -9.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][101]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.143%)  route 0.216ns (56.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.556     0.892    nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y55         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]/Q
                         net (fo=1, routed)           0.216     1.272    nolabel_line46/design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[100]
    SLICE_X52Y54         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X52Y54         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][101]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.071     1.222    nolabel_line46/design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][101]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1050]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.379%)  route 0.189ns (59.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.558     0.894    nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X48Y37         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1050]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1050]/Q
                         net (fo=4, routed)           0.189     1.210    nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_wdata[25]
    SLICE_X50Y38         FDRE                                         r  nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.823     1.189    nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X50Y38         FDRE                                         r  nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[25]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.006     1.160    nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1052]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.393%)  route 0.205ns (61.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.560     0.896    nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X48Y40         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1052]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1052]/Q
                         net (fo=4, routed)           0.205     1.229    nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[27]
    SLICE_X50Y40         FDRE                                         r  nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.824     1.190    nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X50Y40         FDRE                                         r  nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[27]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y40         FDRE (Hold_fdre_C_D)         0.023     1.178    nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.218%)  route 0.219ns (60.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.563     0.899    nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X43Y49         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1082]/Q
                         net (fo=2, routed)           0.219     1.258    nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[24]
    SLICE_X41Y52         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.825     1.191    nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X41Y52         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.046     1.207    nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.810%)  route 0.175ns (54.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.555     0.891    nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y58         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/Q
                         net (fo=1, routed)           0.175     1.214    nolabel_line46/design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[109]
    SLICE_X51Y58         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.819     1.185    nolabel_line46/design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X51Y58         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.012     1.162    nolabel_line46/design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1063]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.993%)  route 0.193ns (54.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.558     0.894    nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X42Y36         FDRE                                         r  nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[4]/Q
                         net (fo=2, routed)           0.193     1.250    nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1090]_0[6]
    SLICE_X53Y36         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1063]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X53Y36         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1063]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y36         FDRE (Hold_fdre_C_D)         0.047     1.198    nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1063]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.278%)  route 0.295ns (69.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.577     0.913    nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X61Y60         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1067]/Q
                         net (fo=1, routed)           0.295     1.335    nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X58Y48         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.853     1.219    nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X58Y48         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.283    nolabel_line46/design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1068]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.552%)  route 0.245ns (63.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.558     0.894    nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X41Y36         FDRE                                         r  nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  nolabel_line46/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[9]/Q
                         net (fo=2, routed)           0.245     1.279    nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1090]_0[11]
    SLICE_X53Y36         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1068]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X53Y36         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1068]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y36         FDRE (Hold_fdre_C_D)         0.075     1.226    nolabel_line46/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1068]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.545%)  route 0.169ns (54.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.552     0.888    nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y53         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.197    nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X50Y53         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y53         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.901    
    SLICE_X50Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.545%)  route 0.169ns (54.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.552     0.888    nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y53         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.197    nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X50Y53         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27202, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y53         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.285     0.901    
    SLICE_X50Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    nolabel_line46/design_2_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y1   pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y2   pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y0   pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y0   conv_layer3/conv_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y2   conv_layer3/conv_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y1   conv_layer3/conv_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   conv_layer1/conv_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0   conv_layer1/conv_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   conv_layer1/conv_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6   pool_layer4/pool_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_55/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_55/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



